
ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000110  00800100  00002d5c  00002df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002d5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000021  00800210  00800210  00002f00  2**0
                  ALLOC
  3 .stab         00002424  00000000  00000000  00002f00  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000018f6  00000000  00000000  00005324  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  00006c1a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00006dba  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  00006fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  000093b7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000a73d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000b914  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f7  00000000  00000000  0000bad4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000bdcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000c739  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 4c 0c 	jmp	0x1898	; 0x1898 <__vector_9>
      28:	0c 94 85 0c 	jmp	0x190a	; 0x190a <__vector_10>
      2c:	0c 94 0a 0a 	jmp	0x1414	; 0x1414 <__vector_11>
      30:	0c 94 be 0c 	jmp	0x197c	; 0x197c <__vector_12>
      34:	0c 94 f7 0c 	jmp	0x19ee	; 0x19ee <__vector_13>
      38:	0c 94 69 0d 	jmp	0x1ad2	; 0x1ad2 <__vector_14>
      3c:	0c 94 da 0b 	jmp	0x17b4	; 0x17b4 <__vector_15>
      40:	0c 94 13 0c 	jmp	0x1826	; 0x1826 <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 30 0d 	jmp	0x1a60	; 0x1a60 <__vector_24>
      64:	0c 94 43 0a 	jmp	0x1486	; 0x1486 <__vector_25>
      68:	0c 94 a2 0d 	jmp	0x1b44	; 0x1b44 <__vector_26>
      6c:	0c 94 db 0d 	jmp	0x1bb6	; 0x1bb6 <__vector_27>
      70:	0c 94 14 0e 	jmp	0x1c28	; 0x1c28 <__vector_28>
      74:	0c 94 4d 0e 	jmp	0x1c9a	; 0x1c9a <__vector_29>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ec e5       	ldi	r30, 0x5C	; 92
      a0:	fd e2       	ldi	r31, 0x2D	; 45
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a0 31       	cpi	r26, 0x10	; 16
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a0 e1       	ldi	r26, 0x10	; 16
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a1 33       	cpi	r26, 0x31	; 49
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 35 07 	call	0xe6a	; 0xe6a <main>
      c6:	0c 94 ac 16 	jmp	0x2d58	; 0x2d58 <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 13 04 	call	0x826	; 0x826 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 df 01 	call	0x3be	; 0x3be <__subsf3>
      fa:	0e 94 73 04 	call	0x8e6	; 0x8e6 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 73 04 	call	0x8e6	; 0x8e6 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <_fpadd_parts>:
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 75 16 	jmp	0x2cea	; 0x2cea <__prologue_saves__>
     132:	dc 01       	movw	r26, r24
     134:	2b 01       	movw	r4, r22
     136:	fa 01       	movw	r30, r20
     138:	9c 91       	ld	r25, X
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	08 f4       	brcc	.+2      	; 0x140 <_fpadd_parts+0x1a>
     13e:	39 c1       	rjmp	.+626    	; 0x3b2 <_fpadd_parts+0x28c>
     140:	eb 01       	movw	r28, r22
     142:	88 81       	ld	r24, Y
     144:	82 30       	cpi	r24, 0x02	; 2
     146:	08 f4       	brcc	.+2      	; 0x14a <_fpadd_parts+0x24>
     148:	33 c1       	rjmp	.+614    	; 0x3b0 <_fpadd_parts+0x28a>
     14a:	94 30       	cpi	r25, 0x04	; 4
     14c:	69 f4       	brne	.+26     	; 0x168 <_fpadd_parts+0x42>
     14e:	84 30       	cpi	r24, 0x04	; 4
     150:	09 f0       	breq	.+2      	; 0x154 <_fpadd_parts+0x2e>
     152:	2f c1       	rjmp	.+606    	; 0x3b2 <_fpadd_parts+0x28c>
     154:	11 96       	adiw	r26, 0x01	; 1
     156:	9c 91       	ld	r25, X
     158:	11 97       	sbiw	r26, 0x01	; 1
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	98 17       	cp	r25, r24
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x3c>
     160:	28 c1       	rjmp	.+592    	; 0x3b2 <_fpadd_parts+0x28c>
     162:	a0 e0       	ldi	r26, 0x00	; 0
     164:	b1 e0       	ldi	r27, 0x01	; 1
     166:	25 c1       	rjmp	.+586    	; 0x3b2 <_fpadd_parts+0x28c>
     168:	84 30       	cpi	r24, 0x04	; 4
     16a:	09 f4       	brne	.+2      	; 0x16e <_fpadd_parts+0x48>
     16c:	21 c1       	rjmp	.+578    	; 0x3b0 <_fpadd_parts+0x28a>
     16e:	82 30       	cpi	r24, 0x02	; 2
     170:	a9 f4       	brne	.+42     	; 0x19c <_fpadd_parts+0x76>
     172:	92 30       	cpi	r25, 0x02	; 2
     174:	09 f0       	breq	.+2      	; 0x178 <_fpadd_parts+0x52>
     176:	1d c1       	rjmp	.+570    	; 0x3b2 <_fpadd_parts+0x28c>
     178:	9a 01       	movw	r18, r20
     17a:	ad 01       	movw	r20, r26
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	ea 01       	movw	r28, r20
     180:	09 90       	ld	r0, Y+
     182:	ae 01       	movw	r20, r28
     184:	e9 01       	movw	r28, r18
     186:	09 92       	st	Y+, r0
     188:	9e 01       	movw	r18, r28
     18a:	81 50       	subi	r24, 0x01	; 1
     18c:	c1 f7       	brne	.-16     	; 0x17e <_fpadd_parts+0x58>
     18e:	e2 01       	movw	r28, r4
     190:	89 81       	ldd	r24, Y+1	; 0x01
     192:	11 96       	adiw	r26, 0x01	; 1
     194:	9c 91       	ld	r25, X
     196:	89 23       	and	r24, r25
     198:	81 83       	std	Z+1, r24	; 0x01
     19a:	08 c1       	rjmp	.+528    	; 0x3ac <_fpadd_parts+0x286>
     19c:	92 30       	cpi	r25, 0x02	; 2
     19e:	09 f4       	brne	.+2      	; 0x1a2 <_fpadd_parts+0x7c>
     1a0:	07 c1       	rjmp	.+526    	; 0x3b0 <_fpadd_parts+0x28a>
     1a2:	12 96       	adiw	r26, 0x02	; 2
     1a4:	2d 90       	ld	r2, X+
     1a6:	3c 90       	ld	r3, X
     1a8:	13 97       	sbiw	r26, 0x03	; 3
     1aa:	eb 01       	movw	r28, r22
     1ac:	8a 81       	ldd	r24, Y+2	; 0x02
     1ae:	9b 81       	ldd	r25, Y+3	; 0x03
     1b0:	14 96       	adiw	r26, 0x04	; 4
     1b2:	ad 90       	ld	r10, X+
     1b4:	bd 90       	ld	r11, X+
     1b6:	cd 90       	ld	r12, X+
     1b8:	dc 90       	ld	r13, X
     1ba:	17 97       	sbiw	r26, 0x07	; 7
     1bc:	ec 80       	ldd	r14, Y+4	; 0x04
     1be:	fd 80       	ldd	r15, Y+5	; 0x05
     1c0:	0e 81       	ldd	r16, Y+6	; 0x06
     1c2:	1f 81       	ldd	r17, Y+7	; 0x07
     1c4:	91 01       	movw	r18, r2
     1c6:	28 1b       	sub	r18, r24
     1c8:	39 0b       	sbc	r19, r25
     1ca:	b9 01       	movw	r22, r18
     1cc:	37 ff       	sbrs	r19, 7
     1ce:	04 c0       	rjmp	.+8      	; 0x1d8 <_fpadd_parts+0xb2>
     1d0:	66 27       	eor	r22, r22
     1d2:	77 27       	eor	r23, r23
     1d4:	62 1b       	sub	r22, r18
     1d6:	73 0b       	sbc	r23, r19
     1d8:	60 32       	cpi	r22, 0x20	; 32
     1da:	71 05       	cpc	r23, r1
     1dc:	0c f0       	brlt	.+2      	; 0x1e0 <_fpadd_parts+0xba>
     1de:	61 c0       	rjmp	.+194    	; 0x2a2 <_fpadd_parts+0x17c>
     1e0:	12 16       	cp	r1, r18
     1e2:	13 06       	cpc	r1, r19
     1e4:	6c f5       	brge	.+90     	; 0x240 <_fpadd_parts+0x11a>
     1e6:	37 01       	movw	r6, r14
     1e8:	48 01       	movw	r8, r16
     1ea:	06 2e       	mov	r0, r22
     1ec:	04 c0       	rjmp	.+8      	; 0x1f6 <_fpadd_parts+0xd0>
     1ee:	96 94       	lsr	r9
     1f0:	87 94       	ror	r8
     1f2:	77 94       	ror	r7
     1f4:	67 94       	ror	r6
     1f6:	0a 94       	dec	r0
     1f8:	d2 f7       	brpl	.-12     	; 0x1ee <_fpadd_parts+0xc8>
     1fa:	21 e0       	ldi	r18, 0x01	; 1
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	50 e0       	ldi	r21, 0x00	; 0
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0xe6>
     204:	22 0f       	add	r18, r18
     206:	33 1f       	adc	r19, r19
     208:	44 1f       	adc	r20, r20
     20a:	55 1f       	adc	r21, r21
     20c:	6a 95       	dec	r22
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0xde>
     210:	21 50       	subi	r18, 0x01	; 1
     212:	30 40       	sbci	r19, 0x00	; 0
     214:	40 40       	sbci	r20, 0x00	; 0
     216:	50 40       	sbci	r21, 0x00	; 0
     218:	2e 21       	and	r18, r14
     21a:	3f 21       	and	r19, r15
     21c:	40 23       	and	r20, r16
     21e:	51 23       	and	r21, r17
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	41 05       	cpc	r20, r1
     226:	51 05       	cpc	r21, r1
     228:	21 f0       	breq	.+8      	; 0x232 <_fpadd_parts+0x10c>
     22a:	21 e0       	ldi	r18, 0x01	; 1
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	79 01       	movw	r14, r18
     234:	8a 01       	movw	r16, r20
     236:	e6 28       	or	r14, r6
     238:	f7 28       	or	r15, r7
     23a:	08 29       	or	r16, r8
     23c:	19 29       	or	r17, r9
     23e:	3c c0       	rjmp	.+120    	; 0x2b8 <_fpadd_parts+0x192>
     240:	23 2b       	or	r18, r19
     242:	d1 f1       	breq	.+116    	; 0x2b8 <_fpadd_parts+0x192>
     244:	26 0e       	add	r2, r22
     246:	37 1e       	adc	r3, r23
     248:	35 01       	movw	r6, r10
     24a:	46 01       	movw	r8, r12
     24c:	06 2e       	mov	r0, r22
     24e:	04 c0       	rjmp	.+8      	; 0x258 <_fpadd_parts+0x132>
     250:	96 94       	lsr	r9
     252:	87 94       	ror	r8
     254:	77 94       	ror	r7
     256:	67 94       	ror	r6
     258:	0a 94       	dec	r0
     25a:	d2 f7       	brpl	.-12     	; 0x250 <_fpadd_parts+0x12a>
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e0       	ldi	r20, 0x00	; 0
     262:	50 e0       	ldi	r21, 0x00	; 0
     264:	04 c0       	rjmp	.+8      	; 0x26e <_fpadd_parts+0x148>
     266:	22 0f       	add	r18, r18
     268:	33 1f       	adc	r19, r19
     26a:	44 1f       	adc	r20, r20
     26c:	55 1f       	adc	r21, r21
     26e:	6a 95       	dec	r22
     270:	d2 f7       	brpl	.-12     	; 0x266 <_fpadd_parts+0x140>
     272:	21 50       	subi	r18, 0x01	; 1
     274:	30 40       	sbci	r19, 0x00	; 0
     276:	40 40       	sbci	r20, 0x00	; 0
     278:	50 40       	sbci	r21, 0x00	; 0
     27a:	2a 21       	and	r18, r10
     27c:	3b 21       	and	r19, r11
     27e:	4c 21       	and	r20, r12
     280:	5d 21       	and	r21, r13
     282:	21 15       	cp	r18, r1
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	21 f0       	breq	.+8      	; 0x294 <_fpadd_parts+0x16e>
     28c:	21 e0       	ldi	r18, 0x01	; 1
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	59 01       	movw	r10, r18
     296:	6a 01       	movw	r12, r20
     298:	a6 28       	or	r10, r6
     29a:	b7 28       	or	r11, r7
     29c:	c8 28       	or	r12, r8
     29e:	d9 28       	or	r13, r9
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <_fpadd_parts+0x192>
     2a2:	82 15       	cp	r24, r2
     2a4:	93 05       	cpc	r25, r3
     2a6:	2c f0       	brlt	.+10     	; 0x2b2 <_fpadd_parts+0x18c>
     2a8:	1c 01       	movw	r2, r24
     2aa:	aa 24       	eor	r10, r10
     2ac:	bb 24       	eor	r11, r11
     2ae:	65 01       	movw	r12, r10
     2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <_fpadd_parts+0x192>
     2b2:	ee 24       	eor	r14, r14
     2b4:	ff 24       	eor	r15, r15
     2b6:	87 01       	movw	r16, r14
     2b8:	11 96       	adiw	r26, 0x01	; 1
     2ba:	9c 91       	ld	r25, X
     2bc:	d2 01       	movw	r26, r4
     2be:	11 96       	adiw	r26, 0x01	; 1
     2c0:	8c 91       	ld	r24, X
     2c2:	98 17       	cp	r25, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <_fpadd_parts+0x1a2>
     2c6:	45 c0       	rjmp	.+138    	; 0x352 <_fpadd_parts+0x22c>
     2c8:	99 23       	and	r25, r25
     2ca:	39 f0       	breq	.+14     	; 0x2da <_fpadd_parts+0x1b4>
     2cc:	a8 01       	movw	r20, r16
     2ce:	97 01       	movw	r18, r14
     2d0:	2a 19       	sub	r18, r10
     2d2:	3b 09       	sbc	r19, r11
     2d4:	4c 09       	sbc	r20, r12
     2d6:	5d 09       	sbc	r21, r13
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <_fpadd_parts+0x1c0>
     2da:	a6 01       	movw	r20, r12
     2dc:	95 01       	movw	r18, r10
     2de:	2e 19       	sub	r18, r14
     2e0:	3f 09       	sbc	r19, r15
     2e2:	40 0b       	sbc	r20, r16
     2e4:	51 0b       	sbc	r21, r17
     2e6:	57 fd       	sbrc	r21, 7
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <_fpadd_parts+0x1d4>
     2ea:	11 82       	std	Z+1, r1	; 0x01
     2ec:	33 82       	std	Z+3, r3	; 0x03
     2ee:	22 82       	std	Z+2, r2	; 0x02
     2f0:	24 83       	std	Z+4, r18	; 0x04
     2f2:	35 83       	std	Z+5, r19	; 0x05
     2f4:	46 83       	std	Z+6, r20	; 0x06
     2f6:	57 83       	std	Z+7, r21	; 0x07
     2f8:	1d c0       	rjmp	.+58     	; 0x334 <_fpadd_parts+0x20e>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	81 83       	std	Z+1, r24	; 0x01
     2fe:	33 82       	std	Z+3, r3	; 0x03
     300:	22 82       	std	Z+2, r2	; 0x02
     302:	88 27       	eor	r24, r24
     304:	99 27       	eor	r25, r25
     306:	dc 01       	movw	r26, r24
     308:	82 1b       	sub	r24, r18
     30a:	93 0b       	sbc	r25, r19
     30c:	a4 0b       	sbc	r26, r20
     30e:	b5 0b       	sbc	r27, r21
     310:	84 83       	std	Z+4, r24	; 0x04
     312:	95 83       	std	Z+5, r25	; 0x05
     314:	a6 83       	std	Z+6, r26	; 0x06
     316:	b7 83       	std	Z+7, r27	; 0x07
     318:	0d c0       	rjmp	.+26     	; 0x334 <_fpadd_parts+0x20e>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	24 83       	std	Z+4, r18	; 0x04
     324:	35 83       	std	Z+5, r19	; 0x05
     326:	46 83       	std	Z+6, r20	; 0x06
     328:	57 83       	std	Z+7, r21	; 0x07
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	93 83       	std	Z+3, r25	; 0x03
     332:	82 83       	std	Z+2, r24	; 0x02
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	da 01       	movw	r26, r20
     33e:	c9 01       	movw	r24, r18
     340:	01 97       	sbiw	r24, 0x01	; 1
     342:	a1 09       	sbc	r26, r1
     344:	b1 09       	sbc	r27, r1
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	af 4f       	sbci	r26, 0xFF	; 255
     34c:	bf 43       	sbci	r27, 0x3F	; 63
     34e:	28 f3       	brcs	.-54     	; 0x31a <_fpadd_parts+0x1f4>
     350:	0b c0       	rjmp	.+22     	; 0x368 <_fpadd_parts+0x242>
     352:	91 83       	std	Z+1, r25	; 0x01
     354:	33 82       	std	Z+3, r3	; 0x03
     356:	22 82       	std	Z+2, r2	; 0x02
     358:	ea 0c       	add	r14, r10
     35a:	fb 1c       	adc	r15, r11
     35c:	0c 1d       	adc	r16, r12
     35e:	1d 1d       	adc	r17, r13
     360:	e4 82       	std	Z+4, r14	; 0x04
     362:	f5 82       	std	Z+5, r15	; 0x05
     364:	06 83       	std	Z+6, r16	; 0x06
     366:	17 83       	std	Z+7, r17	; 0x07
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	80 83       	st	Z, r24
     36c:	24 81       	ldd	r18, Z+4	; 0x04
     36e:	35 81       	ldd	r19, Z+5	; 0x05
     370:	46 81       	ldd	r20, Z+6	; 0x06
     372:	57 81       	ldd	r21, Z+7	; 0x07
     374:	57 ff       	sbrs	r21, 7
     376:	1a c0       	rjmp	.+52     	; 0x3ac <_fpadd_parts+0x286>
     378:	c9 01       	movw	r24, r18
     37a:	aa 27       	eor	r26, r26
     37c:	97 fd       	sbrc	r25, 7
     37e:	a0 95       	com	r26
     380:	ba 2f       	mov	r27, r26
     382:	81 70       	andi	r24, 0x01	; 1
     384:	90 70       	andi	r25, 0x00	; 0
     386:	a0 70       	andi	r26, 0x00	; 0
     388:	b0 70       	andi	r27, 0x00	; 0
     38a:	56 95       	lsr	r21
     38c:	47 95       	ror	r20
     38e:	37 95       	ror	r19
     390:	27 95       	ror	r18
     392:	82 2b       	or	r24, r18
     394:	93 2b       	or	r25, r19
     396:	a4 2b       	or	r26, r20
     398:	b5 2b       	or	r27, r21
     39a:	84 83       	std	Z+4, r24	; 0x04
     39c:	95 83       	std	Z+5, r25	; 0x05
     39e:	a6 83       	std	Z+6, r26	; 0x06
     3a0:	b7 83       	std	Z+7, r27	; 0x07
     3a2:	82 81       	ldd	r24, Z+2	; 0x02
     3a4:	93 81       	ldd	r25, Z+3	; 0x03
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	93 83       	std	Z+3, r25	; 0x03
     3aa:	82 83       	std	Z+2, r24	; 0x02
     3ac:	df 01       	movw	r26, r30
     3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <_fpadd_parts+0x28c>
     3b0:	d2 01       	movw	r26, r4
     3b2:	cd 01       	movw	r24, r26
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
     3b8:	e2 e1       	ldi	r30, 0x12	; 18
     3ba:	0c 94 91 16 	jmp	0x2d22	; 0x2d22 <__epilogue_restores__>

000003be <__subsf3>:
     3be:	a0 e2       	ldi	r26, 0x20	; 32
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	e5 ee       	ldi	r30, 0xE5	; 229
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     3ca:	69 83       	std	Y+1, r22	; 0x01
     3cc:	7a 83       	std	Y+2, r23	; 0x02
     3ce:	8b 83       	std	Y+3, r24	; 0x03
     3d0:	9c 83       	std	Y+4, r25	; 0x04
     3d2:	2d 83       	std	Y+5, r18	; 0x05
     3d4:	3e 83       	std	Y+6, r19	; 0x06
     3d6:	4f 83       	std	Y+7, r20	; 0x07
     3d8:	58 87       	std	Y+8, r21	; 0x08
     3da:	e9 e0       	ldi	r30, 0x09	; 9
     3dc:	ee 2e       	mov	r14, r30
     3de:	f1 2c       	mov	r15, r1
     3e0:	ec 0e       	add	r14, r28
     3e2:	fd 1e       	adc	r15, r29
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	b7 01       	movw	r22, r14
     3ea:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0f 5e       	subi	r16, 0xEF	; 239
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	ce 01       	movw	r24, r28
     3f6:	05 96       	adiw	r24, 0x05	; 5
     3f8:	b8 01       	movw	r22, r16
     3fa:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     3fe:	8a 89       	ldd	r24, Y+18	; 0x12
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	89 27       	eor	r24, r25
     404:	8a 8b       	std	Y+18, r24	; 0x12
     406:	c7 01       	movw	r24, r14
     408:	b8 01       	movw	r22, r16
     40a:	ae 01       	movw	r20, r28
     40c:	47 5e       	subi	r20, 0xE7	; 231
     40e:	5f 4f       	sbci	r21, 0xFF	; 255
     410:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     414:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__pack_f>
     418:	a0 96       	adiw	r28, 0x20	; 32
     41a:	e6 e0       	ldi	r30, 0x06	; 6
     41c:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

00000420 <__addsf3>:
     420:	a0 e2       	ldi	r26, 0x20	; 32
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e6 e1       	ldi	r30, 0x16	; 22
     426:	f2 e0       	ldi	r31, 0x02	; 2
     428:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     42c:	69 83       	std	Y+1, r22	; 0x01
     42e:	7a 83       	std	Y+2, r23	; 0x02
     430:	8b 83       	std	Y+3, r24	; 0x03
     432:	9c 83       	std	Y+4, r25	; 0x04
     434:	2d 83       	std	Y+5, r18	; 0x05
     436:	3e 83       	std	Y+6, r19	; 0x06
     438:	4f 83       	std	Y+7, r20	; 0x07
     43a:	58 87       	std	Y+8, r21	; 0x08
     43c:	f9 e0       	ldi	r31, 0x09	; 9
     43e:	ef 2e       	mov	r14, r31
     440:	f1 2c       	mov	r15, r1
     442:	ec 0e       	add	r14, r28
     444:	fd 1e       	adc	r15, r29
     446:	ce 01       	movw	r24, r28
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	b7 01       	movw	r22, r14
     44c:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     450:	8e 01       	movw	r16, r28
     452:	0f 5e       	subi	r16, 0xEF	; 239
     454:	1f 4f       	sbci	r17, 0xFF	; 255
     456:	ce 01       	movw	r24, r28
     458:	05 96       	adiw	r24, 0x05	; 5
     45a:	b8 01       	movw	r22, r16
     45c:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     460:	c7 01       	movw	r24, r14
     462:	b8 01       	movw	r22, r16
     464:	ae 01       	movw	r20, r28
     466:	47 5e       	subi	r20, 0xE7	; 231
     468:	5f 4f       	sbci	r21, 0xFF	; 255
     46a:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     46e:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__pack_f>
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

0000047a <__mulsf3>:
     47a:	a0 e2       	ldi	r26, 0x20	; 32
     47c:	b0 e0       	ldi	r27, 0x00	; 0
     47e:	e3 e4       	ldi	r30, 0x43	; 67
     480:	f2 e0       	ldi	r31, 0x02	; 2
     482:	0c 94 75 16 	jmp	0x2cea	; 0x2cea <__prologue_saves__>
     486:	69 83       	std	Y+1, r22	; 0x01
     488:	7a 83       	std	Y+2, r23	; 0x02
     48a:	8b 83       	std	Y+3, r24	; 0x03
     48c:	9c 83       	std	Y+4, r25	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	ce 01       	movw	r24, r28
     498:	01 96       	adiw	r24, 0x01	; 1
     49a:	be 01       	movw	r22, r28
     49c:	67 5f       	subi	r22, 0xF7	; 247
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     4a4:	ce 01       	movw	r24, r28
     4a6:	05 96       	adiw	r24, 0x05	; 5
     4a8:	be 01       	movw	r22, r28
     4aa:	6f 5e       	subi	r22, 0xEF	; 239
     4ac:	7f 4f       	sbci	r23, 0xFF	; 255
     4ae:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     4b2:	99 85       	ldd	r25, Y+9	; 0x09
     4b4:	92 30       	cpi	r25, 0x02	; 2
     4b6:	88 f0       	brcs	.+34     	; 0x4da <__mulsf3+0x60>
     4b8:	89 89       	ldd	r24, Y+17	; 0x11
     4ba:	82 30       	cpi	r24, 0x02	; 2
     4bc:	c8 f0       	brcs	.+50     	; 0x4f0 <__mulsf3+0x76>
     4be:	94 30       	cpi	r25, 0x04	; 4
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__mulsf3+0x4e>
     4c2:	82 30       	cpi	r24, 0x02	; 2
     4c4:	51 f4       	brne	.+20     	; 0x4da <__mulsf3+0x60>
     4c6:	04 c0       	rjmp	.+8      	; 0x4d0 <__mulsf3+0x56>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	29 f4       	brne	.+10     	; 0x4d6 <__mulsf3+0x5c>
     4cc:	92 30       	cpi	r25, 0x02	; 2
     4ce:	81 f4       	brne	.+32     	; 0x4f0 <__mulsf3+0x76>
     4d0:	80 e0       	ldi	r24, 0x00	; 0
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	c6 c0       	rjmp	.+396    	; 0x662 <__mulsf3+0x1e8>
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	49 f4       	brne	.+18     	; 0x4ec <__mulsf3+0x72>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     4de:	8a 89       	ldd	r24, Y+18	; 0x12
     4e0:	98 13       	cpse	r25, r24
     4e2:	21 e0       	ldi	r18, 0x01	; 1
     4e4:	2a 87       	std	Y+10, r18	; 0x0a
     4e6:	ce 01       	movw	r24, r28
     4e8:	09 96       	adiw	r24, 0x09	; 9
     4ea:	bb c0       	rjmp	.+374    	; 0x662 <__mulsf3+0x1e8>
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	49 f4       	brne	.+18     	; 0x502 <__mulsf3+0x88>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4f4:	8a 89       	ldd	r24, Y+18	; 0x12
     4f6:	98 13       	cpse	r25, r24
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	2a 8b       	std	Y+18, r18	; 0x12
     4fc:	ce 01       	movw	r24, r28
     4fe:	41 96       	adiw	r24, 0x11	; 17
     500:	b0 c0       	rjmp	.+352    	; 0x662 <__mulsf3+0x1e8>
     502:	2d 84       	ldd	r2, Y+13	; 0x0d
     504:	3e 84       	ldd	r3, Y+14	; 0x0e
     506:	4f 84       	ldd	r4, Y+15	; 0x0f
     508:	58 88       	ldd	r5, Y+16	; 0x10
     50a:	6d 88       	ldd	r6, Y+21	; 0x15
     50c:	7e 88       	ldd	r7, Y+22	; 0x16
     50e:	8f 88       	ldd	r8, Y+23	; 0x17
     510:	98 8c       	ldd	r9, Y+24	; 0x18
     512:	ee 24       	eor	r14, r14
     514:	ff 24       	eor	r15, r15
     516:	87 01       	movw	r16, r14
     518:	aa 24       	eor	r10, r10
     51a:	bb 24       	eor	r11, r11
     51c:	65 01       	movw	r12, r10
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e0       	ldi	r21, 0x00	; 0
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	70 e0       	ldi	r23, 0x00	; 0
     526:	e0 e0       	ldi	r30, 0x00	; 0
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	c1 01       	movw	r24, r2
     52c:	81 70       	andi	r24, 0x01	; 1
     52e:	90 70       	andi	r25, 0x00	; 0
     530:	89 2b       	or	r24, r25
     532:	e9 f0       	breq	.+58     	; 0x56e <__mulsf3+0xf4>
     534:	e6 0c       	add	r14, r6
     536:	f7 1c       	adc	r15, r7
     538:	08 1d       	adc	r16, r8
     53a:	19 1d       	adc	r17, r9
     53c:	9a 01       	movw	r18, r20
     53e:	ab 01       	movw	r20, r22
     540:	2a 0d       	add	r18, r10
     542:	3b 1d       	adc	r19, r11
     544:	4c 1d       	adc	r20, r12
     546:	5d 1d       	adc	r21, r13
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	a0 e0       	ldi	r26, 0x00	; 0
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e6 14       	cp	r14, r6
     552:	f7 04       	cpc	r15, r7
     554:	08 05       	cpc	r16, r8
     556:	19 05       	cpc	r17, r9
     558:	20 f4       	brcc	.+8      	; 0x562 <__mulsf3+0xe8>
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	a0 e0       	ldi	r26, 0x00	; 0
     560:	b0 e0       	ldi	r27, 0x00	; 0
     562:	ba 01       	movw	r22, r20
     564:	a9 01       	movw	r20, r18
     566:	48 0f       	add	r20, r24
     568:	59 1f       	adc	r21, r25
     56a:	6a 1f       	adc	r22, r26
     56c:	7b 1f       	adc	r23, r27
     56e:	aa 0c       	add	r10, r10
     570:	bb 1c       	adc	r11, r11
     572:	cc 1c       	adc	r12, r12
     574:	dd 1c       	adc	r13, r13
     576:	97 fe       	sbrs	r9, 7
     578:	08 c0       	rjmp	.+16     	; 0x58a <__mulsf3+0x110>
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	a0 e0       	ldi	r26, 0x00	; 0
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	a8 2a       	or	r10, r24
     584:	b9 2a       	or	r11, r25
     586:	ca 2a       	or	r12, r26
     588:	db 2a       	or	r13, r27
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	e0 32       	cpi	r30, 0x20	; 32
     58e:	f1 05       	cpc	r31, r1
     590:	49 f0       	breq	.+18     	; 0x5a4 <__mulsf3+0x12a>
     592:	66 0c       	add	r6, r6
     594:	77 1c       	adc	r7, r7
     596:	88 1c       	adc	r8, r8
     598:	99 1c       	adc	r9, r9
     59a:	56 94       	lsr	r5
     59c:	47 94       	ror	r4
     59e:	37 94       	ror	r3
     5a0:	27 94       	ror	r2
     5a2:	c3 cf       	rjmp	.-122    	; 0x52a <__mulsf3+0xb0>
     5a4:	fa 85       	ldd	r31, Y+10	; 0x0a
     5a6:	ea 89       	ldd	r30, Y+18	; 0x12
     5a8:	2b 89       	ldd	r18, Y+19	; 0x13
     5aa:	3c 89       	ldd	r19, Y+20	; 0x14
     5ac:	8b 85       	ldd	r24, Y+11	; 0x0b
     5ae:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b0:	28 0f       	add	r18, r24
     5b2:	39 1f       	adc	r19, r25
     5b4:	2e 5f       	subi	r18, 0xFE	; 254
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	17 c0       	rjmp	.+46     	; 0x5e8 <__mulsf3+0x16e>
     5ba:	ca 01       	movw	r24, r20
     5bc:	81 70       	andi	r24, 0x01	; 1
     5be:	90 70       	andi	r25, 0x00	; 0
     5c0:	89 2b       	or	r24, r25
     5c2:	61 f0       	breq	.+24     	; 0x5dc <__mulsf3+0x162>
     5c4:	16 95       	lsr	r17
     5c6:	07 95       	ror	r16
     5c8:	f7 94       	ror	r15
     5ca:	e7 94       	ror	r14
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a0 e0       	ldi	r26, 0x00	; 0
     5d2:	b0 e8       	ldi	r27, 0x80	; 128
     5d4:	e8 2a       	or	r14, r24
     5d6:	f9 2a       	or	r15, r25
     5d8:	0a 2b       	or	r16, r26
     5da:	1b 2b       	or	r17, r27
     5dc:	76 95       	lsr	r23
     5de:	67 95       	ror	r22
     5e0:	57 95       	ror	r21
     5e2:	47 95       	ror	r20
     5e4:	2f 5f       	subi	r18, 0xFF	; 255
     5e6:	3f 4f       	sbci	r19, 0xFF	; 255
     5e8:	77 fd       	sbrc	r23, 7
     5ea:	e7 cf       	rjmp	.-50     	; 0x5ba <__mulsf3+0x140>
     5ec:	0c c0       	rjmp	.+24     	; 0x606 <__mulsf3+0x18c>
     5ee:	44 0f       	add	r20, r20
     5f0:	55 1f       	adc	r21, r21
     5f2:	66 1f       	adc	r22, r22
     5f4:	77 1f       	adc	r23, r23
     5f6:	17 fd       	sbrc	r17, 7
     5f8:	41 60       	ori	r20, 0x01	; 1
     5fa:	ee 0c       	add	r14, r14
     5fc:	ff 1c       	adc	r15, r15
     5fe:	00 1f       	adc	r16, r16
     600:	11 1f       	adc	r17, r17
     602:	21 50       	subi	r18, 0x01	; 1
     604:	30 40       	sbci	r19, 0x00	; 0
     606:	40 30       	cpi	r20, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	59 07       	cpc	r21, r25
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	69 07       	cpc	r22, r25
     610:	90 e4       	ldi	r25, 0x40	; 64
     612:	79 07       	cpc	r23, r25
     614:	60 f3       	brcs	.-40     	; 0x5ee <__mulsf3+0x174>
     616:	2b 8f       	std	Y+27, r18	; 0x1b
     618:	3c 8f       	std	Y+28, r19	; 0x1c
     61a:	db 01       	movw	r26, r22
     61c:	ca 01       	movw	r24, r20
     61e:	8f 77       	andi	r24, 0x7F	; 127
     620:	90 70       	andi	r25, 0x00	; 0
     622:	a0 70       	andi	r26, 0x00	; 0
     624:	b0 70       	andi	r27, 0x00	; 0
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	a1 05       	cpc	r26, r1
     62c:	b1 05       	cpc	r27, r1
     62e:	61 f4       	brne	.+24     	; 0x648 <__mulsf3+0x1ce>
     630:	47 fd       	sbrc	r20, 7
     632:	0a c0       	rjmp	.+20     	; 0x648 <__mulsf3+0x1ce>
     634:	e1 14       	cp	r14, r1
     636:	f1 04       	cpc	r15, r1
     638:	01 05       	cpc	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	29 f0       	breq	.+10     	; 0x648 <__mulsf3+0x1ce>
     63e:	40 5c       	subi	r20, 0xC0	; 192
     640:	5f 4f       	sbci	r21, 0xFF	; 255
     642:	6f 4f       	sbci	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	40 78       	andi	r20, 0x80	; 128
     648:	1a 8e       	std	Y+26, r1	; 0x1a
     64a:	fe 17       	cp	r31, r30
     64c:	11 f0       	breq	.+4      	; 0x652 <__mulsf3+0x1d8>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	8a 8f       	std	Y+26, r24	; 0x1a
     652:	4d 8f       	std	Y+29, r20	; 0x1d
     654:	5e 8f       	std	Y+30, r21	; 0x1e
     656:	6f 8f       	std	Y+31, r22	; 0x1f
     658:	78 a3       	std	Y+32, r23	; 0x20
     65a:	83 e0       	ldi	r24, 0x03	; 3
     65c:	89 8f       	std	Y+25, r24	; 0x19
     65e:	ce 01       	movw	r24, r28
     660:	49 96       	adiw	r24, 0x19	; 25
     662:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__pack_f>
     666:	a0 96       	adiw	r28, 0x20	; 32
     668:	e2 e1       	ldi	r30, 0x12	; 18
     66a:	0c 94 91 16 	jmp	0x2d22	; 0x2d22 <__epilogue_restores__>

0000066e <__divsf3>:
     66e:	a8 e1       	ldi	r26, 0x18	; 24
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	ed e3       	ldi	r30, 0x3D	; 61
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	0c 94 7d 16 	jmp	0x2cfa	; 0x2cfa <__prologue_saves__+0x10>
     67a:	69 83       	std	Y+1, r22	; 0x01
     67c:	7a 83       	std	Y+2, r23	; 0x02
     67e:	8b 83       	std	Y+3, r24	; 0x03
     680:	9c 83       	std	Y+4, r25	; 0x04
     682:	2d 83       	std	Y+5, r18	; 0x05
     684:	3e 83       	std	Y+6, r19	; 0x06
     686:	4f 83       	std	Y+7, r20	; 0x07
     688:	58 87       	std	Y+8, r21	; 0x08
     68a:	b9 e0       	ldi	r27, 0x09	; 9
     68c:	eb 2e       	mov	r14, r27
     68e:	f1 2c       	mov	r15, r1
     690:	ec 0e       	add	r14, r28
     692:	fd 1e       	adc	r15, r29
     694:	ce 01       	movw	r24, r28
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	b7 01       	movw	r22, r14
     69a:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     69e:	8e 01       	movw	r16, r28
     6a0:	0f 5e       	subi	r16, 0xEF	; 239
     6a2:	1f 4f       	sbci	r17, 0xFF	; 255
     6a4:	ce 01       	movw	r24, r28
     6a6:	05 96       	adiw	r24, 0x05	; 5
     6a8:	b8 01       	movw	r22, r16
     6aa:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     6ae:	29 85       	ldd	r18, Y+9	; 0x09
     6b0:	22 30       	cpi	r18, 0x02	; 2
     6b2:	08 f4       	brcc	.+2      	; 0x6b6 <__divsf3+0x48>
     6b4:	7e c0       	rjmp	.+252    	; 0x7b2 <__divsf3+0x144>
     6b6:	39 89       	ldd	r19, Y+17	; 0x11
     6b8:	32 30       	cpi	r19, 0x02	; 2
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <__divsf3+0x52>
     6bc:	b8 01       	movw	r22, r16
     6be:	7c c0       	rjmp	.+248    	; 0x7b8 <__divsf3+0x14a>
     6c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     6c2:	9a 89       	ldd	r25, Y+18	; 0x12
     6c4:	89 27       	eor	r24, r25
     6c6:	8a 87       	std	Y+10, r24	; 0x0a
     6c8:	24 30       	cpi	r18, 0x04	; 4
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__divsf3+0x62>
     6cc:	22 30       	cpi	r18, 0x02	; 2
     6ce:	31 f4       	brne	.+12     	; 0x6dc <__divsf3+0x6e>
     6d0:	23 17       	cp	r18, r19
     6d2:	09 f0       	breq	.+2      	; 0x6d6 <__divsf3+0x68>
     6d4:	6e c0       	rjmp	.+220    	; 0x7b2 <__divsf3+0x144>
     6d6:	60 e0       	ldi	r22, 0x00	; 0
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	6e c0       	rjmp	.+220    	; 0x7b8 <__divsf3+0x14a>
     6dc:	34 30       	cpi	r19, 0x04	; 4
     6de:	39 f4       	brne	.+14     	; 0x6ee <__divsf3+0x80>
     6e0:	1d 86       	std	Y+13, r1	; 0x0d
     6e2:	1e 86       	std	Y+14, r1	; 0x0e
     6e4:	1f 86       	std	Y+15, r1	; 0x0f
     6e6:	18 8a       	std	Y+16, r1	; 0x10
     6e8:	1c 86       	std	Y+12, r1	; 0x0c
     6ea:	1b 86       	std	Y+11, r1	; 0x0b
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__divsf3+0x88>
     6ee:	32 30       	cpi	r19, 0x02	; 2
     6f0:	21 f4       	brne	.+8      	; 0x6fa <__divsf3+0x8c>
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	89 87       	std	Y+9, r24	; 0x09
     6f6:	b7 01       	movw	r22, r14
     6f8:	5f c0       	rjmp	.+190    	; 0x7b8 <__divsf3+0x14a>
     6fa:	2b 85       	ldd	r18, Y+11	; 0x0b
     6fc:	3c 85       	ldd	r19, Y+12	; 0x0c
     6fe:	8b 89       	ldd	r24, Y+19	; 0x13
     700:	9c 89       	ldd	r25, Y+20	; 0x14
     702:	28 1b       	sub	r18, r24
     704:	39 0b       	sbc	r19, r25
     706:	3c 87       	std	Y+12, r19	; 0x0c
     708:	2b 87       	std	Y+11, r18	; 0x0b
     70a:	ed 84       	ldd	r14, Y+13	; 0x0d
     70c:	fe 84       	ldd	r15, Y+14	; 0x0e
     70e:	0f 85       	ldd	r16, Y+15	; 0x0f
     710:	18 89       	ldd	r17, Y+16	; 0x10
     712:	ad 88       	ldd	r10, Y+21	; 0x15
     714:	be 88       	ldd	r11, Y+22	; 0x16
     716:	cf 88       	ldd	r12, Y+23	; 0x17
     718:	d8 8c       	ldd	r13, Y+24	; 0x18
     71a:	ea 14       	cp	r14, r10
     71c:	fb 04       	cpc	r15, r11
     71e:	0c 05       	cpc	r16, r12
     720:	1d 05       	cpc	r17, r13
     722:	40 f4       	brcc	.+16     	; 0x734 <__divsf3+0xc6>
     724:	ee 0c       	add	r14, r14
     726:	ff 1c       	adc	r15, r15
     728:	00 1f       	adc	r16, r16
     72a:	11 1f       	adc	r17, r17
     72c:	21 50       	subi	r18, 0x01	; 1
     72e:	30 40       	sbci	r19, 0x00	; 0
     730:	3c 87       	std	Y+12, r19	; 0x0c
     732:	2b 87       	std	Y+11, r18	; 0x0b
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	a0 e0       	ldi	r26, 0x00	; 0
     742:	b0 e4       	ldi	r27, 0x40	; 64
     744:	60 e0       	ldi	r22, 0x00	; 0
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	ea 14       	cp	r14, r10
     74a:	fb 04       	cpc	r15, r11
     74c:	0c 05       	cpc	r16, r12
     74e:	1d 05       	cpc	r17, r13
     750:	40 f0       	brcs	.+16     	; 0x762 <__divsf3+0xf4>
     752:	28 2b       	or	r18, r24
     754:	39 2b       	or	r19, r25
     756:	4a 2b       	or	r20, r26
     758:	5b 2b       	or	r21, r27
     75a:	ea 18       	sub	r14, r10
     75c:	fb 08       	sbc	r15, r11
     75e:	0c 09       	sbc	r16, r12
     760:	1d 09       	sbc	r17, r13
     762:	b6 95       	lsr	r27
     764:	a7 95       	ror	r26
     766:	97 95       	ror	r25
     768:	87 95       	ror	r24
     76a:	ee 0c       	add	r14, r14
     76c:	ff 1c       	adc	r15, r15
     76e:	00 1f       	adc	r16, r16
     770:	11 1f       	adc	r17, r17
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	6f 31       	cpi	r22, 0x1F	; 31
     778:	71 05       	cpc	r23, r1
     77a:	31 f7       	brne	.-52     	; 0x748 <__divsf3+0xda>
     77c:	da 01       	movw	r26, r20
     77e:	c9 01       	movw	r24, r18
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	90 70       	andi	r25, 0x00	; 0
     784:	a0 70       	andi	r26, 0x00	; 0
     786:	b0 70       	andi	r27, 0x00	; 0
     788:	80 34       	cpi	r24, 0x40	; 64
     78a:	91 05       	cpc	r25, r1
     78c:	a1 05       	cpc	r26, r1
     78e:	b1 05       	cpc	r27, r1
     790:	61 f4       	brne	.+24     	; 0x7aa <__divsf3+0x13c>
     792:	27 fd       	sbrc	r18, 7
     794:	0a c0       	rjmp	.+20     	; 0x7aa <__divsf3+0x13c>
     796:	e1 14       	cp	r14, r1
     798:	f1 04       	cpc	r15, r1
     79a:	01 05       	cpc	r16, r1
     79c:	11 05       	cpc	r17, r1
     79e:	29 f0       	breq	.+10     	; 0x7aa <__divsf3+0x13c>
     7a0:	20 5c       	subi	r18, 0xC0	; 192
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	4f 4f       	sbci	r20, 0xFF	; 255
     7a6:	5f 4f       	sbci	r21, 0xFF	; 255
     7a8:	20 78       	andi	r18, 0x80	; 128
     7aa:	2d 87       	std	Y+13, r18	; 0x0d
     7ac:	3e 87       	std	Y+14, r19	; 0x0e
     7ae:	4f 87       	std	Y+15, r20	; 0x0f
     7b0:	58 8b       	std	Y+16, r21	; 0x10
     7b2:	be 01       	movw	r22, r28
     7b4:	67 5f       	subi	r22, 0xF7	; 247
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	cb 01       	movw	r24, r22
     7ba:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__pack_f>
     7be:	68 96       	adiw	r28, 0x18	; 24
     7c0:	ea e0       	ldi	r30, 0x0A	; 10
     7c2:	0c 94 99 16 	jmp	0x2d32	; 0x2d32 <__epilogue_restores__+0x10>

000007c6 <__gtsf2>:
     7c6:	a8 e1       	ldi	r26, 0x18	; 24
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e9 ee       	ldi	r30, 0xE9	; 233
     7cc:	f3 e0       	ldi	r31, 0x03	; 3
     7ce:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     7d2:	69 83       	std	Y+1, r22	; 0x01
     7d4:	7a 83       	std	Y+2, r23	; 0x02
     7d6:	8b 83       	std	Y+3, r24	; 0x03
     7d8:	9c 83       	std	Y+4, r25	; 0x04
     7da:	2d 83       	std	Y+5, r18	; 0x05
     7dc:	3e 83       	std	Y+6, r19	; 0x06
     7de:	4f 83       	std	Y+7, r20	; 0x07
     7e0:	58 87       	std	Y+8, r21	; 0x08
     7e2:	89 e0       	ldi	r24, 0x09	; 9
     7e4:	e8 2e       	mov	r14, r24
     7e6:	f1 2c       	mov	r15, r1
     7e8:	ec 0e       	add	r14, r28
     7ea:	fd 1e       	adc	r15, r29
     7ec:	ce 01       	movw	r24, r28
     7ee:	01 96       	adiw	r24, 0x01	; 1
     7f0:	b7 01       	movw	r22, r14
     7f2:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     7f6:	8e 01       	movw	r16, r28
     7f8:	0f 5e       	subi	r16, 0xEF	; 239
     7fa:	1f 4f       	sbci	r17, 0xFF	; 255
     7fc:	ce 01       	movw	r24, r28
     7fe:	05 96       	adiw	r24, 0x05	; 5
     800:	b8 01       	movw	r22, r16
     802:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     806:	89 85       	ldd	r24, Y+9	; 0x09
     808:	82 30       	cpi	r24, 0x02	; 2
     80a:	40 f0       	brcs	.+16     	; 0x81c <__gtsf2+0x56>
     80c:	89 89       	ldd	r24, Y+17	; 0x11
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	28 f0       	brcs	.+10     	; 0x81c <__gtsf2+0x56>
     812:	c7 01       	movw	r24, r14
     814:	b8 01       	movw	r22, r16
     816:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <__fpcmp_parts_f>
     81a:	01 c0       	rjmp	.+2      	; 0x81e <__gtsf2+0x58>
     81c:	8f ef       	ldi	r24, 0xFF	; 255
     81e:	68 96       	adiw	r28, 0x18	; 24
     820:	e6 e0       	ldi	r30, 0x06	; 6
     822:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

00000826 <__gesf2>:
     826:	a8 e1       	ldi	r26, 0x18	; 24
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	e9 e1       	ldi	r30, 0x19	; 25
     82c:	f4 e0       	ldi	r31, 0x04	; 4
     82e:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     832:	69 83       	std	Y+1, r22	; 0x01
     834:	7a 83       	std	Y+2, r23	; 0x02
     836:	8b 83       	std	Y+3, r24	; 0x03
     838:	9c 83       	std	Y+4, r25	; 0x04
     83a:	2d 83       	std	Y+5, r18	; 0x05
     83c:	3e 83       	std	Y+6, r19	; 0x06
     83e:	4f 83       	std	Y+7, r20	; 0x07
     840:	58 87       	std	Y+8, r21	; 0x08
     842:	89 e0       	ldi	r24, 0x09	; 9
     844:	e8 2e       	mov	r14, r24
     846:	f1 2c       	mov	r15, r1
     848:	ec 0e       	add	r14, r28
     84a:	fd 1e       	adc	r15, r29
     84c:	ce 01       	movw	r24, r28
     84e:	01 96       	adiw	r24, 0x01	; 1
     850:	b7 01       	movw	r22, r14
     852:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     856:	8e 01       	movw	r16, r28
     858:	0f 5e       	subi	r16, 0xEF	; 239
     85a:	1f 4f       	sbci	r17, 0xFF	; 255
     85c:	ce 01       	movw	r24, r28
     85e:	05 96       	adiw	r24, 0x05	; 5
     860:	b8 01       	movw	r22, r16
     862:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     866:	89 85       	ldd	r24, Y+9	; 0x09
     868:	82 30       	cpi	r24, 0x02	; 2
     86a:	40 f0       	brcs	.+16     	; 0x87c <__gesf2+0x56>
     86c:	89 89       	ldd	r24, Y+17	; 0x11
     86e:	82 30       	cpi	r24, 0x02	; 2
     870:	28 f0       	brcs	.+10     	; 0x87c <__gesf2+0x56>
     872:	c7 01       	movw	r24, r14
     874:	b8 01       	movw	r22, r16
     876:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <__fpcmp_parts_f>
     87a:	01 c0       	rjmp	.+2      	; 0x87e <__gesf2+0x58>
     87c:	8f ef       	ldi	r24, 0xFF	; 255
     87e:	68 96       	adiw	r28, 0x18	; 24
     880:	e6 e0       	ldi	r30, 0x06	; 6
     882:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

00000886 <__ltsf2>:
     886:	a8 e1       	ldi	r26, 0x18	; 24
     888:	b0 e0       	ldi	r27, 0x00	; 0
     88a:	e9 e4       	ldi	r30, 0x49	; 73
     88c:	f4 e0       	ldi	r31, 0x04	; 4
     88e:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     892:	69 83       	std	Y+1, r22	; 0x01
     894:	7a 83       	std	Y+2, r23	; 0x02
     896:	8b 83       	std	Y+3, r24	; 0x03
     898:	9c 83       	std	Y+4, r25	; 0x04
     89a:	2d 83       	std	Y+5, r18	; 0x05
     89c:	3e 83       	std	Y+6, r19	; 0x06
     89e:	4f 83       	std	Y+7, r20	; 0x07
     8a0:	58 87       	std	Y+8, r21	; 0x08
     8a2:	89 e0       	ldi	r24, 0x09	; 9
     8a4:	e8 2e       	mov	r14, r24
     8a6:	f1 2c       	mov	r15, r1
     8a8:	ec 0e       	add	r14, r28
     8aa:	fd 1e       	adc	r15, r29
     8ac:	ce 01       	movw	r24, r28
     8ae:	01 96       	adiw	r24, 0x01	; 1
     8b0:	b7 01       	movw	r22, r14
     8b2:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     8b6:	8e 01       	movw	r16, r28
     8b8:	0f 5e       	subi	r16, 0xEF	; 239
     8ba:	1f 4f       	sbci	r17, 0xFF	; 255
     8bc:	ce 01       	movw	r24, r28
     8be:	05 96       	adiw	r24, 0x05	; 5
     8c0:	b8 01       	movw	r22, r16
     8c2:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     8c6:	89 85       	ldd	r24, Y+9	; 0x09
     8c8:	82 30       	cpi	r24, 0x02	; 2
     8ca:	40 f0       	brcs	.+16     	; 0x8dc <__ltsf2+0x56>
     8cc:	89 89       	ldd	r24, Y+17	; 0x11
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	28 f0       	brcs	.+10     	; 0x8dc <__ltsf2+0x56>
     8d2:	c7 01       	movw	r24, r14
     8d4:	b8 01       	movw	r22, r16
     8d6:	0e 94 dc 06 	call	0xdb8	; 0xdb8 <__fpcmp_parts_f>
     8da:	01 c0       	rjmp	.+2      	; 0x8de <__ltsf2+0x58>
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	68 96       	adiw	r28, 0x18	; 24
     8e0:	e6 e0       	ldi	r30, 0x06	; 6
     8e2:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

000008e6 <__fixsfsi>:
     8e6:	ac e0       	ldi	r26, 0x0C	; 12
     8e8:	b0 e0       	ldi	r27, 0x00	; 0
     8ea:	e9 e7       	ldi	r30, 0x79	; 121
     8ec:	f4 e0       	ldi	r31, 0x04	; 4
     8ee:	0c 94 85 16 	jmp	0x2d0a	; 0x2d0a <__prologue_saves__+0x20>
     8f2:	69 83       	std	Y+1, r22	; 0x01
     8f4:	7a 83       	std	Y+2, r23	; 0x02
     8f6:	8b 83       	std	Y+3, r24	; 0x03
     8f8:	9c 83       	std	Y+4, r25	; 0x04
     8fa:	ce 01       	movw	r24, r28
     8fc:	01 96       	adiw	r24, 0x01	; 1
     8fe:	be 01       	movw	r22, r28
     900:	6b 5f       	subi	r22, 0xFB	; 251
     902:	7f 4f       	sbci	r23, 0xFF	; 255
     904:	0e 94 64 06 	call	0xcc8	; 0xcc8 <__unpack_f>
     908:	8d 81       	ldd	r24, Y+5	; 0x05
     90a:	82 30       	cpi	r24, 0x02	; 2
     90c:	61 f1       	breq	.+88     	; 0x966 <__fixsfsi+0x80>
     90e:	82 30       	cpi	r24, 0x02	; 2
     910:	50 f1       	brcs	.+84     	; 0x966 <__fixsfsi+0x80>
     912:	84 30       	cpi	r24, 0x04	; 4
     914:	21 f4       	brne	.+8      	; 0x91e <__fixsfsi+0x38>
     916:	8e 81       	ldd	r24, Y+6	; 0x06
     918:	88 23       	and	r24, r24
     91a:	51 f1       	breq	.+84     	; 0x970 <__fixsfsi+0x8a>
     91c:	2e c0       	rjmp	.+92     	; 0x97a <__fixsfsi+0x94>
     91e:	2f 81       	ldd	r18, Y+7	; 0x07
     920:	38 85       	ldd	r19, Y+8	; 0x08
     922:	37 fd       	sbrc	r19, 7
     924:	20 c0       	rjmp	.+64     	; 0x966 <__fixsfsi+0x80>
     926:	6e 81       	ldd	r22, Y+6	; 0x06
     928:	2f 31       	cpi	r18, 0x1F	; 31
     92a:	31 05       	cpc	r19, r1
     92c:	1c f0       	brlt	.+6      	; 0x934 <__fixsfsi+0x4e>
     92e:	66 23       	and	r22, r22
     930:	f9 f0       	breq	.+62     	; 0x970 <__fixsfsi+0x8a>
     932:	23 c0       	rjmp	.+70     	; 0x97a <__fixsfsi+0x94>
     934:	8e e1       	ldi	r24, 0x1E	; 30
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	82 1b       	sub	r24, r18
     93a:	93 0b       	sbc	r25, r19
     93c:	29 85       	ldd	r18, Y+9	; 0x09
     93e:	3a 85       	ldd	r19, Y+10	; 0x0a
     940:	4b 85       	ldd	r20, Y+11	; 0x0b
     942:	5c 85       	ldd	r21, Y+12	; 0x0c
     944:	04 c0       	rjmp	.+8      	; 0x94e <__fixsfsi+0x68>
     946:	56 95       	lsr	r21
     948:	47 95       	ror	r20
     94a:	37 95       	ror	r19
     94c:	27 95       	ror	r18
     94e:	8a 95       	dec	r24
     950:	d2 f7       	brpl	.-12     	; 0x946 <__fixsfsi+0x60>
     952:	66 23       	and	r22, r22
     954:	b1 f0       	breq	.+44     	; 0x982 <__fixsfsi+0x9c>
     956:	50 95       	com	r21
     958:	40 95       	com	r20
     95a:	30 95       	com	r19
     95c:	21 95       	neg	r18
     95e:	3f 4f       	sbci	r19, 0xFF	; 255
     960:	4f 4f       	sbci	r20, 0xFF	; 255
     962:	5f 4f       	sbci	r21, 0xFF	; 255
     964:	0e c0       	rjmp	.+28     	; 0x982 <__fixsfsi+0x9c>
     966:	20 e0       	ldi	r18, 0x00	; 0
     968:	30 e0       	ldi	r19, 0x00	; 0
     96a:	40 e0       	ldi	r20, 0x00	; 0
     96c:	50 e0       	ldi	r21, 0x00	; 0
     96e:	09 c0       	rjmp	.+18     	; 0x982 <__fixsfsi+0x9c>
     970:	2f ef       	ldi	r18, 0xFF	; 255
     972:	3f ef       	ldi	r19, 0xFF	; 255
     974:	4f ef       	ldi	r20, 0xFF	; 255
     976:	5f e7       	ldi	r21, 0x7F	; 127
     978:	04 c0       	rjmp	.+8      	; 0x982 <__fixsfsi+0x9c>
     97a:	20 e0       	ldi	r18, 0x00	; 0
     97c:	30 e0       	ldi	r19, 0x00	; 0
     97e:	40 e0       	ldi	r20, 0x00	; 0
     980:	50 e8       	ldi	r21, 0x80	; 128
     982:	b9 01       	movw	r22, r18
     984:	ca 01       	movw	r24, r20
     986:	2c 96       	adiw	r28, 0x0c	; 12
     988:	e2 e0       	ldi	r30, 0x02	; 2
     98a:	0c 94 a1 16 	jmp	0x2d42	; 0x2d42 <__epilogue_restores__+0x20>

0000098e <__floatunsisf>:
     98e:	a8 e0       	ldi	r26, 0x08	; 8
     990:	b0 e0       	ldi	r27, 0x00	; 0
     992:	ed ec       	ldi	r30, 0xCD	; 205
     994:	f4 e0       	ldi	r31, 0x04	; 4
     996:	0c 94 7d 16 	jmp	0x2cfa	; 0x2cfa <__prologue_saves__+0x10>
     99a:	7b 01       	movw	r14, r22
     99c:	8c 01       	movw	r16, r24
     99e:	61 15       	cp	r22, r1
     9a0:	71 05       	cpc	r23, r1
     9a2:	81 05       	cpc	r24, r1
     9a4:	91 05       	cpc	r25, r1
     9a6:	19 f4       	brne	.+6      	; 0x9ae <__floatunsisf+0x20>
     9a8:	82 e0       	ldi	r24, 0x02	; 2
     9aa:	89 83       	std	Y+1, r24	; 0x01
     9ac:	60 c0       	rjmp	.+192    	; 0xa6e <__floatunsisf+0xe0>
     9ae:	83 e0       	ldi	r24, 0x03	; 3
     9b0:	89 83       	std	Y+1, r24	; 0x01
     9b2:	8e e1       	ldi	r24, 0x1E	; 30
     9b4:	c8 2e       	mov	r12, r24
     9b6:	d1 2c       	mov	r13, r1
     9b8:	dc 82       	std	Y+4, r13	; 0x04
     9ba:	cb 82       	std	Y+3, r12	; 0x03
     9bc:	ed 82       	std	Y+5, r14	; 0x05
     9be:	fe 82       	std	Y+6, r15	; 0x06
     9c0:	0f 83       	std	Y+7, r16	; 0x07
     9c2:	18 87       	std	Y+8, r17	; 0x08
     9c4:	c8 01       	movw	r24, r16
     9c6:	b7 01       	movw	r22, r14
     9c8:	0e 94 40 05 	call	0xa80	; 0xa80 <__clzsi2>
     9cc:	fc 01       	movw	r30, r24
     9ce:	31 97       	sbiw	r30, 0x01	; 1
     9d0:	f7 ff       	sbrs	r31, 7
     9d2:	3b c0       	rjmp	.+118    	; 0xa4a <__floatunsisf+0xbc>
     9d4:	22 27       	eor	r18, r18
     9d6:	33 27       	eor	r19, r19
     9d8:	2e 1b       	sub	r18, r30
     9da:	3f 0b       	sbc	r19, r31
     9dc:	57 01       	movw	r10, r14
     9de:	68 01       	movw	r12, r16
     9e0:	02 2e       	mov	r0, r18
     9e2:	04 c0       	rjmp	.+8      	; 0x9ec <__floatunsisf+0x5e>
     9e4:	d6 94       	lsr	r13
     9e6:	c7 94       	ror	r12
     9e8:	b7 94       	ror	r11
     9ea:	a7 94       	ror	r10
     9ec:	0a 94       	dec	r0
     9ee:	d2 f7       	brpl	.-12     	; 0x9e4 <__floatunsisf+0x56>
     9f0:	40 e0       	ldi	r20, 0x00	; 0
     9f2:	50 e0       	ldi	r21, 0x00	; 0
     9f4:	60 e0       	ldi	r22, 0x00	; 0
     9f6:	70 e0       	ldi	r23, 0x00	; 0
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	04 c0       	rjmp	.+8      	; 0xa0a <__floatunsisf+0x7c>
     a02:	88 0f       	add	r24, r24
     a04:	99 1f       	adc	r25, r25
     a06:	aa 1f       	adc	r26, r26
     a08:	bb 1f       	adc	r27, r27
     a0a:	2a 95       	dec	r18
     a0c:	d2 f7       	brpl	.-12     	; 0xa02 <__floatunsisf+0x74>
     a0e:	01 97       	sbiw	r24, 0x01	; 1
     a10:	a1 09       	sbc	r26, r1
     a12:	b1 09       	sbc	r27, r1
     a14:	8e 21       	and	r24, r14
     a16:	9f 21       	and	r25, r15
     a18:	a0 23       	and	r26, r16
     a1a:	b1 23       	and	r27, r17
     a1c:	00 97       	sbiw	r24, 0x00	; 0
     a1e:	a1 05       	cpc	r26, r1
     a20:	b1 05       	cpc	r27, r1
     a22:	21 f0       	breq	.+8      	; 0xa2c <__floatunsisf+0x9e>
     a24:	41 e0       	ldi	r20, 0x01	; 1
     a26:	50 e0       	ldi	r21, 0x00	; 0
     a28:	60 e0       	ldi	r22, 0x00	; 0
     a2a:	70 e0       	ldi	r23, 0x00	; 0
     a2c:	4a 29       	or	r20, r10
     a2e:	5b 29       	or	r21, r11
     a30:	6c 29       	or	r22, r12
     a32:	7d 29       	or	r23, r13
     a34:	4d 83       	std	Y+5, r20	; 0x05
     a36:	5e 83       	std	Y+6, r21	; 0x06
     a38:	6f 83       	std	Y+7, r22	; 0x07
     a3a:	78 87       	std	Y+8, r23	; 0x08
     a3c:	8e e1       	ldi	r24, 0x1E	; 30
     a3e:	90 e0       	ldi	r25, 0x00	; 0
     a40:	8e 1b       	sub	r24, r30
     a42:	9f 0b       	sbc	r25, r31
     a44:	9c 83       	std	Y+4, r25	; 0x04
     a46:	8b 83       	std	Y+3, r24	; 0x03
     a48:	12 c0       	rjmp	.+36     	; 0xa6e <__floatunsisf+0xe0>
     a4a:	30 97       	sbiw	r30, 0x00	; 0
     a4c:	81 f0       	breq	.+32     	; 0xa6e <__floatunsisf+0xe0>
     a4e:	0e 2e       	mov	r0, r30
     a50:	04 c0       	rjmp	.+8      	; 0xa5a <__floatunsisf+0xcc>
     a52:	ee 0c       	add	r14, r14
     a54:	ff 1c       	adc	r15, r15
     a56:	00 1f       	adc	r16, r16
     a58:	11 1f       	adc	r17, r17
     a5a:	0a 94       	dec	r0
     a5c:	d2 f7       	brpl	.-12     	; 0xa52 <__floatunsisf+0xc4>
     a5e:	ed 82       	std	Y+5, r14	; 0x05
     a60:	fe 82       	std	Y+6, r15	; 0x06
     a62:	0f 83       	std	Y+7, r16	; 0x07
     a64:	18 87       	std	Y+8, r17	; 0x08
     a66:	ce 1a       	sub	r12, r30
     a68:	df 0a       	sbc	r13, r31
     a6a:	dc 82       	std	Y+4, r13	; 0x04
     a6c:	cb 82       	std	Y+3, r12	; 0x03
     a6e:	1a 82       	std	Y+2, r1	; 0x02
     a70:	ce 01       	movw	r24, r28
     a72:	01 96       	adiw	r24, 0x01	; 1
     a74:	0e 94 8f 05 	call	0xb1e	; 0xb1e <__pack_f>
     a78:	28 96       	adiw	r28, 0x08	; 8
     a7a:	ea e0       	ldi	r30, 0x0A	; 10
     a7c:	0c 94 99 16 	jmp	0x2d32	; 0x2d32 <__epilogue_restores__+0x10>

00000a80 <__clzsi2>:
     a80:	ef 92       	push	r14
     a82:	ff 92       	push	r15
     a84:	0f 93       	push	r16
     a86:	1f 93       	push	r17
     a88:	7b 01       	movw	r14, r22
     a8a:	8c 01       	movw	r16, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	e8 16       	cp	r14, r24
     a90:	80 e0       	ldi	r24, 0x00	; 0
     a92:	f8 06       	cpc	r15, r24
     a94:	81 e0       	ldi	r24, 0x01	; 1
     a96:	08 07       	cpc	r16, r24
     a98:	80 e0       	ldi	r24, 0x00	; 0
     a9a:	18 07       	cpc	r17, r24
     a9c:	88 f4       	brcc	.+34     	; 0xac0 <__clzsi2+0x40>
     a9e:	8f ef       	ldi	r24, 0xFF	; 255
     aa0:	e8 16       	cp	r14, r24
     aa2:	f1 04       	cpc	r15, r1
     aa4:	01 05       	cpc	r16, r1
     aa6:	11 05       	cpc	r17, r1
     aa8:	31 f0       	breq	.+12     	; 0xab6 <__clzsi2+0x36>
     aaa:	28 f0       	brcs	.+10     	; 0xab6 <__clzsi2+0x36>
     aac:	88 e0       	ldi	r24, 0x08	; 8
     aae:	90 e0       	ldi	r25, 0x00	; 0
     ab0:	a0 e0       	ldi	r26, 0x00	; 0
     ab2:	b0 e0       	ldi	r27, 0x00	; 0
     ab4:	17 c0       	rjmp	.+46     	; 0xae4 <__clzsi2+0x64>
     ab6:	80 e0       	ldi	r24, 0x00	; 0
     ab8:	90 e0       	ldi	r25, 0x00	; 0
     aba:	a0 e0       	ldi	r26, 0x00	; 0
     abc:	b0 e0       	ldi	r27, 0x00	; 0
     abe:	12 c0       	rjmp	.+36     	; 0xae4 <__clzsi2+0x64>
     ac0:	80 e0       	ldi	r24, 0x00	; 0
     ac2:	e8 16       	cp	r14, r24
     ac4:	80 e0       	ldi	r24, 0x00	; 0
     ac6:	f8 06       	cpc	r15, r24
     ac8:	80 e0       	ldi	r24, 0x00	; 0
     aca:	08 07       	cpc	r16, r24
     acc:	81 e0       	ldi	r24, 0x01	; 1
     ace:	18 07       	cpc	r17, r24
     ad0:	28 f0       	brcs	.+10     	; 0xadc <__clzsi2+0x5c>
     ad2:	88 e1       	ldi	r24, 0x18	; 24
     ad4:	90 e0       	ldi	r25, 0x00	; 0
     ad6:	a0 e0       	ldi	r26, 0x00	; 0
     ad8:	b0 e0       	ldi	r27, 0x00	; 0
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <__clzsi2+0x64>
     adc:	80 e1       	ldi	r24, 0x10	; 16
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	a0 e0       	ldi	r26, 0x00	; 0
     ae2:	b0 e0       	ldi	r27, 0x00	; 0
     ae4:	20 e2       	ldi	r18, 0x20	; 32
     ae6:	30 e0       	ldi	r19, 0x00	; 0
     ae8:	40 e0       	ldi	r20, 0x00	; 0
     aea:	50 e0       	ldi	r21, 0x00	; 0
     aec:	28 1b       	sub	r18, r24
     aee:	39 0b       	sbc	r19, r25
     af0:	4a 0b       	sbc	r20, r26
     af2:	5b 0b       	sbc	r21, r27
     af4:	04 c0       	rjmp	.+8      	; 0xafe <__clzsi2+0x7e>
     af6:	16 95       	lsr	r17
     af8:	07 95       	ror	r16
     afa:	f7 94       	ror	r15
     afc:	e7 94       	ror	r14
     afe:	8a 95       	dec	r24
     b00:	d2 f7       	brpl	.-12     	; 0xaf6 <__clzsi2+0x76>
     b02:	f7 01       	movw	r30, r14
     b04:	e8 5f       	subi	r30, 0xF8	; 248
     b06:	fe 4f       	sbci	r31, 0xFE	; 254
     b08:	80 81       	ld	r24, Z
     b0a:	28 1b       	sub	r18, r24
     b0c:	31 09       	sbc	r19, r1
     b0e:	41 09       	sbc	r20, r1
     b10:	51 09       	sbc	r21, r1
     b12:	c9 01       	movw	r24, r18
     b14:	1f 91       	pop	r17
     b16:	0f 91       	pop	r16
     b18:	ff 90       	pop	r15
     b1a:	ef 90       	pop	r14
     b1c:	08 95       	ret

00000b1e <__pack_f>:
     b1e:	df 92       	push	r13
     b20:	ef 92       	push	r14
     b22:	ff 92       	push	r15
     b24:	0f 93       	push	r16
     b26:	1f 93       	push	r17
     b28:	fc 01       	movw	r30, r24
     b2a:	e4 80       	ldd	r14, Z+4	; 0x04
     b2c:	f5 80       	ldd	r15, Z+5	; 0x05
     b2e:	06 81       	ldd	r16, Z+6	; 0x06
     b30:	17 81       	ldd	r17, Z+7	; 0x07
     b32:	d1 80       	ldd	r13, Z+1	; 0x01
     b34:	80 81       	ld	r24, Z
     b36:	82 30       	cpi	r24, 0x02	; 2
     b38:	48 f4       	brcc	.+18     	; 0xb4c <__pack_f+0x2e>
     b3a:	80 e0       	ldi	r24, 0x00	; 0
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	a0 e1       	ldi	r26, 0x10	; 16
     b40:	b0 e0       	ldi	r27, 0x00	; 0
     b42:	e8 2a       	or	r14, r24
     b44:	f9 2a       	or	r15, r25
     b46:	0a 2b       	or	r16, r26
     b48:	1b 2b       	or	r17, r27
     b4a:	a5 c0       	rjmp	.+330    	; 0xc96 <__pack_f+0x178>
     b4c:	84 30       	cpi	r24, 0x04	; 4
     b4e:	09 f4       	brne	.+2      	; 0xb52 <__pack_f+0x34>
     b50:	9f c0       	rjmp	.+318    	; 0xc90 <__pack_f+0x172>
     b52:	82 30       	cpi	r24, 0x02	; 2
     b54:	21 f4       	brne	.+8      	; 0xb5e <__pack_f+0x40>
     b56:	ee 24       	eor	r14, r14
     b58:	ff 24       	eor	r15, r15
     b5a:	87 01       	movw	r16, r14
     b5c:	05 c0       	rjmp	.+10     	; 0xb68 <__pack_f+0x4a>
     b5e:	e1 14       	cp	r14, r1
     b60:	f1 04       	cpc	r15, r1
     b62:	01 05       	cpc	r16, r1
     b64:	11 05       	cpc	r17, r1
     b66:	19 f4       	brne	.+6      	; 0xb6e <__pack_f+0x50>
     b68:	e0 e0       	ldi	r30, 0x00	; 0
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	96 c0       	rjmp	.+300    	; 0xc9a <__pack_f+0x17c>
     b6e:	62 81       	ldd	r22, Z+2	; 0x02
     b70:	73 81       	ldd	r23, Z+3	; 0x03
     b72:	9f ef       	ldi	r25, 0xFF	; 255
     b74:	62 38       	cpi	r22, 0x82	; 130
     b76:	79 07       	cpc	r23, r25
     b78:	0c f0       	brlt	.+2      	; 0xb7c <__pack_f+0x5e>
     b7a:	5b c0       	rjmp	.+182    	; 0xc32 <__pack_f+0x114>
     b7c:	22 e8       	ldi	r18, 0x82	; 130
     b7e:	3f ef       	ldi	r19, 0xFF	; 255
     b80:	26 1b       	sub	r18, r22
     b82:	37 0b       	sbc	r19, r23
     b84:	2a 31       	cpi	r18, 0x1A	; 26
     b86:	31 05       	cpc	r19, r1
     b88:	2c f0       	brlt	.+10     	; 0xb94 <__pack_f+0x76>
     b8a:	20 e0       	ldi	r18, 0x00	; 0
     b8c:	30 e0       	ldi	r19, 0x00	; 0
     b8e:	40 e0       	ldi	r20, 0x00	; 0
     b90:	50 e0       	ldi	r21, 0x00	; 0
     b92:	2a c0       	rjmp	.+84     	; 0xbe8 <__pack_f+0xca>
     b94:	b8 01       	movw	r22, r16
     b96:	a7 01       	movw	r20, r14
     b98:	02 2e       	mov	r0, r18
     b9a:	04 c0       	rjmp	.+8      	; 0xba4 <__pack_f+0x86>
     b9c:	76 95       	lsr	r23
     b9e:	67 95       	ror	r22
     ba0:	57 95       	ror	r21
     ba2:	47 95       	ror	r20
     ba4:	0a 94       	dec	r0
     ba6:	d2 f7       	brpl	.-12     	; 0xb9c <__pack_f+0x7e>
     ba8:	81 e0       	ldi	r24, 0x01	; 1
     baa:	90 e0       	ldi	r25, 0x00	; 0
     bac:	a0 e0       	ldi	r26, 0x00	; 0
     bae:	b0 e0       	ldi	r27, 0x00	; 0
     bb0:	04 c0       	rjmp	.+8      	; 0xbba <__pack_f+0x9c>
     bb2:	88 0f       	add	r24, r24
     bb4:	99 1f       	adc	r25, r25
     bb6:	aa 1f       	adc	r26, r26
     bb8:	bb 1f       	adc	r27, r27
     bba:	2a 95       	dec	r18
     bbc:	d2 f7       	brpl	.-12     	; 0xbb2 <__pack_f+0x94>
     bbe:	01 97       	sbiw	r24, 0x01	; 1
     bc0:	a1 09       	sbc	r26, r1
     bc2:	b1 09       	sbc	r27, r1
     bc4:	8e 21       	and	r24, r14
     bc6:	9f 21       	and	r25, r15
     bc8:	a0 23       	and	r26, r16
     bca:	b1 23       	and	r27, r17
     bcc:	00 97       	sbiw	r24, 0x00	; 0
     bce:	a1 05       	cpc	r26, r1
     bd0:	b1 05       	cpc	r27, r1
     bd2:	21 f0       	breq	.+8      	; 0xbdc <__pack_f+0xbe>
     bd4:	81 e0       	ldi	r24, 0x01	; 1
     bd6:	90 e0       	ldi	r25, 0x00	; 0
     bd8:	a0 e0       	ldi	r26, 0x00	; 0
     bda:	b0 e0       	ldi	r27, 0x00	; 0
     bdc:	9a 01       	movw	r18, r20
     bde:	ab 01       	movw	r20, r22
     be0:	28 2b       	or	r18, r24
     be2:	39 2b       	or	r19, r25
     be4:	4a 2b       	or	r20, r26
     be6:	5b 2b       	or	r21, r27
     be8:	da 01       	movw	r26, r20
     bea:	c9 01       	movw	r24, r18
     bec:	8f 77       	andi	r24, 0x7F	; 127
     bee:	90 70       	andi	r25, 0x00	; 0
     bf0:	a0 70       	andi	r26, 0x00	; 0
     bf2:	b0 70       	andi	r27, 0x00	; 0
     bf4:	80 34       	cpi	r24, 0x40	; 64
     bf6:	91 05       	cpc	r25, r1
     bf8:	a1 05       	cpc	r26, r1
     bfa:	b1 05       	cpc	r27, r1
     bfc:	39 f4       	brne	.+14     	; 0xc0c <__pack_f+0xee>
     bfe:	27 ff       	sbrs	r18, 7
     c00:	09 c0       	rjmp	.+18     	; 0xc14 <__pack_f+0xf6>
     c02:	20 5c       	subi	r18, 0xC0	; 192
     c04:	3f 4f       	sbci	r19, 0xFF	; 255
     c06:	4f 4f       	sbci	r20, 0xFF	; 255
     c08:	5f 4f       	sbci	r21, 0xFF	; 255
     c0a:	04 c0       	rjmp	.+8      	; 0xc14 <__pack_f+0xf6>
     c0c:	21 5c       	subi	r18, 0xC1	; 193
     c0e:	3f 4f       	sbci	r19, 0xFF	; 255
     c10:	4f 4f       	sbci	r20, 0xFF	; 255
     c12:	5f 4f       	sbci	r21, 0xFF	; 255
     c14:	e0 e0       	ldi	r30, 0x00	; 0
     c16:	f0 e0       	ldi	r31, 0x00	; 0
     c18:	20 30       	cpi	r18, 0x00	; 0
     c1a:	a0 e0       	ldi	r26, 0x00	; 0
     c1c:	3a 07       	cpc	r19, r26
     c1e:	a0 e0       	ldi	r26, 0x00	; 0
     c20:	4a 07       	cpc	r20, r26
     c22:	a0 e4       	ldi	r26, 0x40	; 64
     c24:	5a 07       	cpc	r21, r26
     c26:	10 f0       	brcs	.+4      	; 0xc2c <__pack_f+0x10e>
     c28:	e1 e0       	ldi	r30, 0x01	; 1
     c2a:	f0 e0       	ldi	r31, 0x00	; 0
     c2c:	79 01       	movw	r14, r18
     c2e:	8a 01       	movw	r16, r20
     c30:	27 c0       	rjmp	.+78     	; 0xc80 <__pack_f+0x162>
     c32:	60 38       	cpi	r22, 0x80	; 128
     c34:	71 05       	cpc	r23, r1
     c36:	64 f5       	brge	.+88     	; 0xc90 <__pack_f+0x172>
     c38:	fb 01       	movw	r30, r22
     c3a:	e1 58       	subi	r30, 0x81	; 129
     c3c:	ff 4f       	sbci	r31, 0xFF	; 255
     c3e:	d8 01       	movw	r26, r16
     c40:	c7 01       	movw	r24, r14
     c42:	8f 77       	andi	r24, 0x7F	; 127
     c44:	90 70       	andi	r25, 0x00	; 0
     c46:	a0 70       	andi	r26, 0x00	; 0
     c48:	b0 70       	andi	r27, 0x00	; 0
     c4a:	80 34       	cpi	r24, 0x40	; 64
     c4c:	91 05       	cpc	r25, r1
     c4e:	a1 05       	cpc	r26, r1
     c50:	b1 05       	cpc	r27, r1
     c52:	39 f4       	brne	.+14     	; 0xc62 <__pack_f+0x144>
     c54:	e7 fe       	sbrs	r14, 7
     c56:	0d c0       	rjmp	.+26     	; 0xc72 <__pack_f+0x154>
     c58:	80 e4       	ldi	r24, 0x40	; 64
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	a0 e0       	ldi	r26, 0x00	; 0
     c5e:	b0 e0       	ldi	r27, 0x00	; 0
     c60:	04 c0       	rjmp	.+8      	; 0xc6a <__pack_f+0x14c>
     c62:	8f e3       	ldi	r24, 0x3F	; 63
     c64:	90 e0       	ldi	r25, 0x00	; 0
     c66:	a0 e0       	ldi	r26, 0x00	; 0
     c68:	b0 e0       	ldi	r27, 0x00	; 0
     c6a:	e8 0e       	add	r14, r24
     c6c:	f9 1e       	adc	r15, r25
     c6e:	0a 1f       	adc	r16, r26
     c70:	1b 1f       	adc	r17, r27
     c72:	17 ff       	sbrs	r17, 7
     c74:	05 c0       	rjmp	.+10     	; 0xc80 <__pack_f+0x162>
     c76:	16 95       	lsr	r17
     c78:	07 95       	ror	r16
     c7a:	f7 94       	ror	r15
     c7c:	e7 94       	ror	r14
     c7e:	31 96       	adiw	r30, 0x01	; 1
     c80:	87 e0       	ldi	r24, 0x07	; 7
     c82:	16 95       	lsr	r17
     c84:	07 95       	ror	r16
     c86:	f7 94       	ror	r15
     c88:	e7 94       	ror	r14
     c8a:	8a 95       	dec	r24
     c8c:	d1 f7       	brne	.-12     	; 0xc82 <__pack_f+0x164>
     c8e:	05 c0       	rjmp	.+10     	; 0xc9a <__pack_f+0x17c>
     c90:	ee 24       	eor	r14, r14
     c92:	ff 24       	eor	r15, r15
     c94:	87 01       	movw	r16, r14
     c96:	ef ef       	ldi	r30, 0xFF	; 255
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	6e 2f       	mov	r22, r30
     c9c:	67 95       	ror	r22
     c9e:	66 27       	eor	r22, r22
     ca0:	67 95       	ror	r22
     ca2:	90 2f       	mov	r25, r16
     ca4:	9f 77       	andi	r25, 0x7F	; 127
     ca6:	d7 94       	ror	r13
     ca8:	dd 24       	eor	r13, r13
     caa:	d7 94       	ror	r13
     cac:	8e 2f       	mov	r24, r30
     cae:	86 95       	lsr	r24
     cb0:	49 2f       	mov	r20, r25
     cb2:	46 2b       	or	r20, r22
     cb4:	58 2f       	mov	r21, r24
     cb6:	5d 29       	or	r21, r13
     cb8:	b7 01       	movw	r22, r14
     cba:	ca 01       	movw	r24, r20
     cbc:	1f 91       	pop	r17
     cbe:	0f 91       	pop	r16
     cc0:	ff 90       	pop	r15
     cc2:	ef 90       	pop	r14
     cc4:	df 90       	pop	r13
     cc6:	08 95       	ret

00000cc8 <__unpack_f>:
     cc8:	fc 01       	movw	r30, r24
     cca:	db 01       	movw	r26, r22
     ccc:	40 81       	ld	r20, Z
     cce:	51 81       	ldd	r21, Z+1	; 0x01
     cd0:	22 81       	ldd	r18, Z+2	; 0x02
     cd2:	62 2f       	mov	r22, r18
     cd4:	6f 77       	andi	r22, 0x7F	; 127
     cd6:	70 e0       	ldi	r23, 0x00	; 0
     cd8:	22 1f       	adc	r18, r18
     cda:	22 27       	eor	r18, r18
     cdc:	22 1f       	adc	r18, r18
     cde:	93 81       	ldd	r25, Z+3	; 0x03
     ce0:	89 2f       	mov	r24, r25
     ce2:	88 0f       	add	r24, r24
     ce4:	82 2b       	or	r24, r18
     ce6:	28 2f       	mov	r18, r24
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	99 1f       	adc	r25, r25
     cec:	99 27       	eor	r25, r25
     cee:	99 1f       	adc	r25, r25
     cf0:	11 96       	adiw	r26, 0x01	; 1
     cf2:	9c 93       	st	X, r25
     cf4:	11 97       	sbiw	r26, 0x01	; 1
     cf6:	21 15       	cp	r18, r1
     cf8:	31 05       	cpc	r19, r1
     cfa:	a9 f5       	brne	.+106    	; 0xd66 <__unpack_f+0x9e>
     cfc:	41 15       	cp	r20, r1
     cfe:	51 05       	cpc	r21, r1
     d00:	61 05       	cpc	r22, r1
     d02:	71 05       	cpc	r23, r1
     d04:	11 f4       	brne	.+4      	; 0xd0a <__unpack_f+0x42>
     d06:	82 e0       	ldi	r24, 0x02	; 2
     d08:	37 c0       	rjmp	.+110    	; 0xd78 <__unpack_f+0xb0>
     d0a:	82 e8       	ldi	r24, 0x82	; 130
     d0c:	9f ef       	ldi	r25, 0xFF	; 255
     d0e:	13 96       	adiw	r26, 0x03	; 3
     d10:	9c 93       	st	X, r25
     d12:	8e 93       	st	-X, r24
     d14:	12 97       	sbiw	r26, 0x02	; 2
     d16:	9a 01       	movw	r18, r20
     d18:	ab 01       	movw	r20, r22
     d1a:	67 e0       	ldi	r22, 0x07	; 7
     d1c:	22 0f       	add	r18, r18
     d1e:	33 1f       	adc	r19, r19
     d20:	44 1f       	adc	r20, r20
     d22:	55 1f       	adc	r21, r21
     d24:	6a 95       	dec	r22
     d26:	d1 f7       	brne	.-12     	; 0xd1c <__unpack_f+0x54>
     d28:	83 e0       	ldi	r24, 0x03	; 3
     d2a:	8c 93       	st	X, r24
     d2c:	0d c0       	rjmp	.+26     	; 0xd48 <__unpack_f+0x80>
     d2e:	22 0f       	add	r18, r18
     d30:	33 1f       	adc	r19, r19
     d32:	44 1f       	adc	r20, r20
     d34:	55 1f       	adc	r21, r21
     d36:	12 96       	adiw	r26, 0x02	; 2
     d38:	8d 91       	ld	r24, X+
     d3a:	9c 91       	ld	r25, X
     d3c:	13 97       	sbiw	r26, 0x03	; 3
     d3e:	01 97       	sbiw	r24, 0x01	; 1
     d40:	13 96       	adiw	r26, 0x03	; 3
     d42:	9c 93       	st	X, r25
     d44:	8e 93       	st	-X, r24
     d46:	12 97       	sbiw	r26, 0x02	; 2
     d48:	20 30       	cpi	r18, 0x00	; 0
     d4a:	80 e0       	ldi	r24, 0x00	; 0
     d4c:	38 07       	cpc	r19, r24
     d4e:	80 e0       	ldi	r24, 0x00	; 0
     d50:	48 07       	cpc	r20, r24
     d52:	80 e4       	ldi	r24, 0x40	; 64
     d54:	58 07       	cpc	r21, r24
     d56:	58 f3       	brcs	.-42     	; 0xd2e <__unpack_f+0x66>
     d58:	14 96       	adiw	r26, 0x04	; 4
     d5a:	2d 93       	st	X+, r18
     d5c:	3d 93       	st	X+, r19
     d5e:	4d 93       	st	X+, r20
     d60:	5c 93       	st	X, r21
     d62:	17 97       	sbiw	r26, 0x07	; 7
     d64:	08 95       	ret
     d66:	2f 3f       	cpi	r18, 0xFF	; 255
     d68:	31 05       	cpc	r19, r1
     d6a:	79 f4       	brne	.+30     	; 0xd8a <__unpack_f+0xc2>
     d6c:	41 15       	cp	r20, r1
     d6e:	51 05       	cpc	r21, r1
     d70:	61 05       	cpc	r22, r1
     d72:	71 05       	cpc	r23, r1
     d74:	19 f4       	brne	.+6      	; 0xd7c <__unpack_f+0xb4>
     d76:	84 e0       	ldi	r24, 0x04	; 4
     d78:	8c 93       	st	X, r24
     d7a:	08 95       	ret
     d7c:	64 ff       	sbrs	r22, 4
     d7e:	03 c0       	rjmp	.+6      	; 0xd86 <__unpack_f+0xbe>
     d80:	81 e0       	ldi	r24, 0x01	; 1
     d82:	8c 93       	st	X, r24
     d84:	12 c0       	rjmp	.+36     	; 0xdaa <__unpack_f+0xe2>
     d86:	1c 92       	st	X, r1
     d88:	10 c0       	rjmp	.+32     	; 0xdaa <__unpack_f+0xe2>
     d8a:	2f 57       	subi	r18, 0x7F	; 127
     d8c:	30 40       	sbci	r19, 0x00	; 0
     d8e:	13 96       	adiw	r26, 0x03	; 3
     d90:	3c 93       	st	X, r19
     d92:	2e 93       	st	-X, r18
     d94:	12 97       	sbiw	r26, 0x02	; 2
     d96:	83 e0       	ldi	r24, 0x03	; 3
     d98:	8c 93       	st	X, r24
     d9a:	87 e0       	ldi	r24, 0x07	; 7
     d9c:	44 0f       	add	r20, r20
     d9e:	55 1f       	adc	r21, r21
     da0:	66 1f       	adc	r22, r22
     da2:	77 1f       	adc	r23, r23
     da4:	8a 95       	dec	r24
     da6:	d1 f7       	brne	.-12     	; 0xd9c <__unpack_f+0xd4>
     da8:	70 64       	ori	r23, 0x40	; 64
     daa:	14 96       	adiw	r26, 0x04	; 4
     dac:	4d 93       	st	X+, r20
     dae:	5d 93       	st	X+, r21
     db0:	6d 93       	st	X+, r22
     db2:	7c 93       	st	X, r23
     db4:	17 97       	sbiw	r26, 0x07	; 7
     db6:	08 95       	ret

00000db8 <__fpcmp_parts_f>:
     db8:	1f 93       	push	r17
     dba:	dc 01       	movw	r26, r24
     dbc:	fb 01       	movw	r30, r22
     dbe:	9c 91       	ld	r25, X
     dc0:	92 30       	cpi	r25, 0x02	; 2
     dc2:	08 f4       	brcc	.+2      	; 0xdc6 <__fpcmp_parts_f+0xe>
     dc4:	47 c0       	rjmp	.+142    	; 0xe54 <__fpcmp_parts_f+0x9c>
     dc6:	80 81       	ld	r24, Z
     dc8:	82 30       	cpi	r24, 0x02	; 2
     dca:	08 f4       	brcc	.+2      	; 0xdce <__fpcmp_parts_f+0x16>
     dcc:	43 c0       	rjmp	.+134    	; 0xe54 <__fpcmp_parts_f+0x9c>
     dce:	94 30       	cpi	r25, 0x04	; 4
     dd0:	51 f4       	brne	.+20     	; 0xde6 <__fpcmp_parts_f+0x2e>
     dd2:	11 96       	adiw	r26, 0x01	; 1
     dd4:	1c 91       	ld	r17, X
     dd6:	84 30       	cpi	r24, 0x04	; 4
     dd8:	99 f5       	brne	.+102    	; 0xe40 <__fpcmp_parts_f+0x88>
     dda:	81 81       	ldd	r24, Z+1	; 0x01
     ddc:	68 2f       	mov	r22, r24
     dde:	70 e0       	ldi	r23, 0x00	; 0
     de0:	61 1b       	sub	r22, r17
     de2:	71 09       	sbc	r23, r1
     de4:	3f c0       	rjmp	.+126    	; 0xe64 <__fpcmp_parts_f+0xac>
     de6:	84 30       	cpi	r24, 0x04	; 4
     de8:	21 f0       	breq	.+8      	; 0xdf2 <__fpcmp_parts_f+0x3a>
     dea:	92 30       	cpi	r25, 0x02	; 2
     dec:	31 f4       	brne	.+12     	; 0xdfa <__fpcmp_parts_f+0x42>
     dee:	82 30       	cpi	r24, 0x02	; 2
     df0:	b9 f1       	breq	.+110    	; 0xe60 <__fpcmp_parts_f+0xa8>
     df2:	81 81       	ldd	r24, Z+1	; 0x01
     df4:	88 23       	and	r24, r24
     df6:	89 f1       	breq	.+98     	; 0xe5a <__fpcmp_parts_f+0xa2>
     df8:	2d c0       	rjmp	.+90     	; 0xe54 <__fpcmp_parts_f+0x9c>
     dfa:	11 96       	adiw	r26, 0x01	; 1
     dfc:	1c 91       	ld	r17, X
     dfe:	11 97       	sbiw	r26, 0x01	; 1
     e00:	82 30       	cpi	r24, 0x02	; 2
     e02:	f1 f0       	breq	.+60     	; 0xe40 <__fpcmp_parts_f+0x88>
     e04:	81 81       	ldd	r24, Z+1	; 0x01
     e06:	18 17       	cp	r17, r24
     e08:	d9 f4       	brne	.+54     	; 0xe40 <__fpcmp_parts_f+0x88>
     e0a:	12 96       	adiw	r26, 0x02	; 2
     e0c:	2d 91       	ld	r18, X+
     e0e:	3c 91       	ld	r19, X
     e10:	13 97       	sbiw	r26, 0x03	; 3
     e12:	82 81       	ldd	r24, Z+2	; 0x02
     e14:	93 81       	ldd	r25, Z+3	; 0x03
     e16:	82 17       	cp	r24, r18
     e18:	93 07       	cpc	r25, r19
     e1a:	94 f0       	brlt	.+36     	; 0xe40 <__fpcmp_parts_f+0x88>
     e1c:	28 17       	cp	r18, r24
     e1e:	39 07       	cpc	r19, r25
     e20:	bc f0       	brlt	.+46     	; 0xe50 <__fpcmp_parts_f+0x98>
     e22:	14 96       	adiw	r26, 0x04	; 4
     e24:	8d 91       	ld	r24, X+
     e26:	9d 91       	ld	r25, X+
     e28:	0d 90       	ld	r0, X+
     e2a:	bc 91       	ld	r27, X
     e2c:	a0 2d       	mov	r26, r0
     e2e:	24 81       	ldd	r18, Z+4	; 0x04
     e30:	35 81       	ldd	r19, Z+5	; 0x05
     e32:	46 81       	ldd	r20, Z+6	; 0x06
     e34:	57 81       	ldd	r21, Z+7	; 0x07
     e36:	28 17       	cp	r18, r24
     e38:	39 07       	cpc	r19, r25
     e3a:	4a 07       	cpc	r20, r26
     e3c:	5b 07       	cpc	r21, r27
     e3e:	18 f4       	brcc	.+6      	; 0xe46 <__fpcmp_parts_f+0x8e>
     e40:	11 23       	and	r17, r17
     e42:	41 f0       	breq	.+16     	; 0xe54 <__fpcmp_parts_f+0x9c>
     e44:	0a c0       	rjmp	.+20     	; 0xe5a <__fpcmp_parts_f+0xa2>
     e46:	82 17       	cp	r24, r18
     e48:	93 07       	cpc	r25, r19
     e4a:	a4 07       	cpc	r26, r20
     e4c:	b5 07       	cpc	r27, r21
     e4e:	40 f4       	brcc	.+16     	; 0xe60 <__fpcmp_parts_f+0xa8>
     e50:	11 23       	and	r17, r17
     e52:	19 f0       	breq	.+6      	; 0xe5a <__fpcmp_parts_f+0xa2>
     e54:	61 e0       	ldi	r22, 0x01	; 1
     e56:	70 e0       	ldi	r23, 0x00	; 0
     e58:	05 c0       	rjmp	.+10     	; 0xe64 <__fpcmp_parts_f+0xac>
     e5a:	6f ef       	ldi	r22, 0xFF	; 255
     e5c:	7f ef       	ldi	r23, 0xFF	; 255
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <__fpcmp_parts_f+0xac>
     e60:	60 e0       	ldi	r22, 0x00	; 0
     e62:	70 e0       	ldi	r23, 0x00	; 0
     e64:	cb 01       	movw	r24, r22
     e66:	1f 91       	pop	r17
     e68:	08 95       	ret

00000e6a <main>:
/*-------------------------------------------------------------------------
                             Main Function
 --------------------------------------------------------------------------*/

uint8 main (void)
{
     e6a:	df 93       	push	r29
     e6c:	cf 93       	push	r28
     e6e:	cd b7       	in	r28, 0x3d	; 61
     e70:	de b7       	in	r29, 0x3e	; 62
     e72:	6c 97       	sbiw	r28, 0x1c	; 28
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	f8 94       	cli
     e78:	de bf       	out	0x3e, r29	; 62
     e7a:	0f be       	out	0x3f, r0	; 63
     e7c:	cd bf       	out	0x3d, r28	; 61
	sei();
     e7e:	78 94       	sei

	ICU_ConfigType icu3_config = {.clock=ICU_F_CPU_8, .edge=FALLING};
     e80:	82 e0       	ldi	r24, 0x02	; 2
     e82:	89 83       	std	Y+1, r24	; 0x01
     e84:	1a 82       	std	Y+2, r1	; 0x02
	ICU3_init(&icu3_config);
     e86:	ce 01       	movw	r24, r28
     e88:	01 96       	adiw	r24, 0x01	; 1
     e8a:	0e 94 2b 0b 	call	0x1656	; 0x1656 <ICU3_init>
	ICU3_setCallBack(APP_edgeProcessing);
     e8e:	8d e9       	ldi	r24, 0x9D	; 157
     e90:	99 e0       	ldi	r25, 0x09	; 9
     e92:	0e 94 74 0b 	call	0x16e8	; 0x16e8 <ICU3_setCallBack>

	TIMER_ConfigType timer2_config = { .clock=EXTERNAL_RISING_EDGE, .mode=COMP, .OCRValue = 60};
     e96:	8d e0       	ldi	r24, 0x0D	; 13
     e98:	fe 01       	movw	r30, r28
     e9a:	33 96       	adiw	r30, 0x03	; 3
     e9c:	df 01       	movw	r26, r30
     e9e:	98 2f       	mov	r25, r24
     ea0:	1d 92       	st	X+, r1
     ea2:	9a 95       	dec	r25
     ea4:	e9 f7       	brne	.-6      	; 0xea0 <main+0x36>
     ea6:	87 e0       	ldi	r24, 0x07	; 7
     ea8:	8b 83       	std	Y+3, r24	; 0x03
     eaa:	82 e0       	ldi	r24, 0x02	; 2
     eac:	8c 83       	std	Y+4, r24	; 0x04
     eae:	8c e3       	ldi	r24, 0x3C	; 60
     eb0:	90 e0       	ldi	r25, 0x00	; 0
     eb2:	9e 83       	std	Y+6, r25	; 0x06
     eb4:	8d 83       	std	Y+5, r24	; 0x05
	TIMER2_init(&timer2_config);
     eb6:	ce 01       	movw	r24, r28
     eb8:	03 96       	adiw	r24, 0x03	; 3
     eba:	0e 94 8f 0f 	call	0x1f1e	; 0x1f1e <TIMER2_init>
	TIMER2_callBack(revCounter_TIMER2);
     ebe:	88 ef       	ldi	r24, 0xF8	; 248
     ec0:	99 e0       	ldi	r25, 0x09	; 9
     ec2:	0e 94 55 10 	call	0x20aa	; 0x20aa <TIMER2_callBack>
	/*--------------------- Description ----------------------
	 - Channel A -> Injection
	 - Channel B -> Ignition
	 ---------------------------------------------------------*/
	TIMER_ConfigType timer1_config = { .clock=EXTERNAL_RISING_EDGE, .mode=PWM, .ICR1Value=60 ,.OCRValue =ignition_duty_cycle, .OC=NON_INVERTING,
	                                   .OCR1BValue=injection_duty_cycle , .OC1B=NON_INVERTING};
     ec6:	80 91 08 02 	lds	r24, 0x0208
     eca:	90 91 09 02 	lds	r25, 0x0209
     ece:	a0 91 0a 02 	lds	r26, 0x020A
     ed2:	b0 91 0b 02 	lds	r27, 0x020B
     ed6:	bc 01       	movw	r22, r24
     ed8:	cd 01       	movw	r24, r26
     eda:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
     ede:	dc 01       	movw	r26, r24
     ee0:	cb 01       	movw	r24, r22
     ee2:	9c 01       	movw	r18, r24
     ee4:	80 91 2e 02 	lds	r24, 0x022E
     ee8:	48 2f       	mov	r20, r24
     eea:	50 e0       	ldi	r21, 0x00	; 0
     eec:	8d e0       	ldi	r24, 0x0D	; 13
     eee:	fe 01       	movw	r30, r28
     ef0:	70 96       	adiw	r30, 0x10	; 16
     ef2:	df 01       	movw	r26, r30
     ef4:	98 2f       	mov	r25, r24
     ef6:	1d 92       	st	X+, r1
     ef8:	9a 95       	dec	r25
     efa:	e9 f7       	brne	.-6      	; 0xef6 <main+0x8c>
     efc:	87 e0       	ldi	r24, 0x07	; 7
     efe:	88 8b       	std	Y+16, r24	; 0x10
     f00:	83 e0       	ldi	r24, 0x03	; 3
     f02:	89 8b       	std	Y+17, r24	; 0x11
     f04:	3b 8b       	std	Y+19, r19	; 0x13
     f06:	2a 8b       	std	Y+18, r18	; 0x12
     f08:	82 e0       	ldi	r24, 0x02	; 2
     f0a:	8c 8b       	std	Y+20, r24	; 0x14
     f0c:	5e 8b       	std	Y+22, r21	; 0x16
     f0e:	4d 8b       	std	Y+21, r20	; 0x15
     f10:	82 e0       	ldi	r24, 0x02	; 2
     f12:	8f 8b       	std	Y+23, r24	; 0x17
     f14:	8c e3       	ldi	r24, 0x3C	; 60
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	9c 8f       	std	Y+28, r25	; 0x1c
     f1a:	8b 8f       	std	Y+27, r24	; 0x1b
	TIMER1_init(&timer1_config);
     f1c:	ce 01       	movw	r24, r28
     f1e:	40 96       	adiw	r24, 0x10	; 16
     f20:	0e 94 71 10 	call	0x20e2	; 0x20e2 <TIMER1_init>
	TIMER1_stopTimer();
     f24:	0e 94 00 12 	call	0x2400	; 0x2400 <TIMER1_stopTimer>

	DDRA = 0xFF;
     f28:	ea e3       	ldi	r30, 0x3A	; 58
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	8f ef       	ldi	r24, 0xFF	; 255
     f2e:	80 83       	st	Z, r24
		 - PA2 -> Injection 4
		 - PA3 -> Injection 2
		 - PA4 -> Ignition Cylinder 1 & 4
		 - PA5 -> Ignition Cylinder 2 & 3
		 ----------------------------------------------------------- */
		if (rev==0)
     f30:	80 91 10 02 	lds	r24, 0x0210
     f34:	88 23       	and	r24, r24
     f36:	09 f0       	breq	.+2      	; 0xf3a <main+0xd0>
     f38:	7b c0       	rjmp	.+246    	; 0x1030 <main+0x1c6>
		{
			/**/
			if(TCNT2 == ignition_cylinder1_4_angle_on)
     f3a:	e4 e4       	ldi	r30, 0x44	; 68
     f3c:	f0 e0       	ldi	r31, 0x00	; 0
     f3e:	90 81       	ld	r25, Z
     f40:	80 91 0c 02 	lds	r24, 0x020C
     f44:	98 17       	cp	r25, r24
     f46:	51 f4       	brne	.+20     	; 0xf5c <main+0xf2>
			{
				TIMER1_restartTimer();
     f48:	0e 94 0e 12 	call	0x241c	; 0x241c <TIMER1_restartTimer>
				SET_BIT(PORTA,PA4);
     f4c:	ab e3       	ldi	r26, 0x3B	; 59
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	eb e3       	ldi	r30, 0x3B	; 59
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	80 61       	ori	r24, 0x10	; 16
     f58:	8c 93       	st	X, r24
     f5a:	ea cf       	rjmp	.-44     	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == ignition_cylinder1_4_angle_off)
     f5c:	e4 e4       	ldi	r30, 0x44	; 68
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	90 81       	ld	r25, Z
     f62:	80 91 0d 02 	lds	r24, 0x020D
     f66:	98 17       	cp	r25, r24
     f68:	41 f4       	brne	.+16     	; 0xf7a <main+0x110>
			{
				CLEAR_BIT(PORTA,PA4);
     f6a:	ab e3       	ldi	r26, 0x3B	; 59
     f6c:	b0 e0       	ldi	r27, 0x00	; 0
     f6e:	eb e3       	ldi	r30, 0x3B	; 59
     f70:	f0 e0       	ldi	r31, 0x00	; 0
     f72:	80 81       	ld	r24, Z
     f74:	8f 7e       	andi	r24, 0xEF	; 239
     f76:	8c 93       	st	X, r24
     f78:	db cf       	rjmp	.-74     	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == injection_cylinder1_4_angle_on)
     f7a:	e4 e4       	ldi	r30, 0x44	; 68
     f7c:	f0 e0       	ldi	r31, 0x00	; 0
     f7e:	90 81       	ld	r25, Z
     f80:	80 91 2f 02 	lds	r24, 0x022F
     f84:	98 17       	cp	r25, r24
     f86:	41 f4       	brne	.+16     	; 0xf98 <main+0x12e>
			{
				SET_BIT(PORTA,PA2);
     f88:	ab e3       	ldi	r26, 0x3B	; 59
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	eb e3       	ldi	r30, 0x3B	; 59
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	84 60       	ori	r24, 0x04	; 4
     f94:	8c 93       	st	X, r24
     f96:	cc cf       	rjmp	.-104    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == injection_cylinder1_4_angle_off)
     f98:	e4 e4       	ldi	r30, 0x44	; 68
     f9a:	f0 e0       	ldi	r31, 0x00	; 0
     f9c:	90 81       	ld	r25, Z
     f9e:	80 91 2c 02 	lds	r24, 0x022C
     fa2:	98 17       	cp	r25, r24
     fa4:	41 f4       	brne	.+16     	; 0xfb6 <main+0x14c>
			{
				CLEAR_BIT(PORTA,PA2);
     fa6:	ab e3       	ldi	r26, 0x3B	; 59
     fa8:	b0 e0       	ldi	r27, 0x00	; 0
     faa:	eb e3       	ldi	r30, 0x3B	; 59
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	8b 7f       	andi	r24, 0xFB	; 251
     fb2:	8c 93       	st	X, r24
     fb4:	bd cf       	rjmp	.-134    	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == ignition_cylinder2_3_angle_on)
     fb6:	e4 e4       	ldi	r30, 0x44	; 68
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	90 81       	ld	r25, Z
     fbc:	80 91 0e 02 	lds	r24, 0x020E
     fc0:	98 17       	cp	r25, r24
     fc2:	41 f4       	brne	.+16     	; 0xfd4 <main+0x16a>
			{
				SET_BIT(PORTA,PA5);
     fc4:	ab e3       	ldi	r26, 0x3B	; 59
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	eb e3       	ldi	r30, 0x3B	; 59
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	80 62       	ori	r24, 0x20	; 32
     fd0:	8c 93       	st	X, r24
     fd2:	ae cf       	rjmp	.-164    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == ignition_cylinder2_3_angle_off)
     fd4:	e4 e4       	ldi	r30, 0x44	; 68
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	90 81       	ld	r25, Z
     fda:	80 91 0f 02 	lds	r24, 0x020F
     fde:	98 17       	cp	r25, r24
     fe0:	41 f4       	brne	.+16     	; 0xff2 <main+0x188>
			{
				CLEAR_BIT(PORTA,PA5);
     fe2:	ab e3       	ldi	r26, 0x3B	; 59
     fe4:	b0 e0       	ldi	r27, 0x00	; 0
     fe6:	eb e3       	ldi	r30, 0x3B	; 59
     fe8:	f0 e0       	ldi	r31, 0x00	; 0
     fea:	80 81       	ld	r24, Z
     fec:	8f 7d       	andi	r24, 0xDF	; 223
     fee:	8c 93       	st	X, r24
     ff0:	9f cf       	rjmp	.-194    	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == injection_cylinder2_3_angle_on)
     ff2:	e4 e4       	ldi	r30, 0x44	; 68
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	90 81       	ld	r25, Z
     ff8:	80 91 2d 02 	lds	r24, 0x022D
     ffc:	98 17       	cp	r25, r24
     ffe:	41 f4       	brne	.+16     	; 0x1010 <main+0x1a6>
			{
				SET_BIT(PORTA,PA3);
    1000:	ab e3       	ldi	r26, 0x3B	; 59
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	eb e3       	ldi	r30, 0x3B	; 59
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	88 60       	ori	r24, 0x08	; 8
    100c:	8c 93       	st	X, r24
    100e:	90 cf       	rjmp	.-224    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == injection_cylinder2_3_angle_off)
    1010:	e4 e4       	ldi	r30, 0x44	; 68
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	90 81       	ld	r25, Z
    1016:	80 91 30 02 	lds	r24, 0x0230
    101a:	98 17       	cp	r25, r24
    101c:	09 f0       	breq	.+2      	; 0x1020 <main+0x1b6>
    101e:	88 cf       	rjmp	.-240    	; 0xf30 <main+0xc6>
			{
				CLEAR_BIT(PORTA,PA3);
    1020:	ab e3       	ldi	r26, 0x3B	; 59
    1022:	b0 e0       	ldi	r27, 0x00	; 0
    1024:	eb e3       	ldi	r30, 0x3B	; 59
    1026:	f0 e0       	ldi	r31, 0x00	; 0
    1028:	80 81       	ld	r24, Z
    102a:	87 7f       	andi	r24, 0xF7	; 247
    102c:	8c 93       	st	X, r24
    102e:	80 cf       	rjmp	.-256    	; 0xf30 <main+0xc6>
			}
		}

		/**/
		else if (rev==1)
    1030:	80 91 10 02 	lds	r24, 0x0210
    1034:	81 30       	cpi	r24, 0x01	; 1
    1036:	09 f0       	breq	.+2      	; 0x103a <main+0x1d0>
    1038:	7b cf       	rjmp	.-266    	; 0xf30 <main+0xc6>
		{
			/**/
			if(TCNT2 == ignition_cylinder1_4_angle_on)
    103a:	e4 e4       	ldi	r30, 0x44	; 68
    103c:	f0 e0       	ldi	r31, 0x00	; 0
    103e:	90 81       	ld	r25, Z
    1040:	80 91 0c 02 	lds	r24, 0x020C
    1044:	98 17       	cp	r25, r24
    1046:	41 f4       	brne	.+16     	; 0x1058 <main+0x1ee>
			{
				SET_BIT(PORTA,PA4);
    1048:	ab e3       	ldi	r26, 0x3B	; 59
    104a:	b0 e0       	ldi	r27, 0x00	; 0
    104c:	eb e3       	ldi	r30, 0x3B	; 59
    104e:	f0 e0       	ldi	r31, 0x00	; 0
    1050:	80 81       	ld	r24, Z
    1052:	80 61       	ori	r24, 0x10	; 16
    1054:	8c 93       	st	X, r24
    1056:	6c cf       	rjmp	.-296    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == ignition_cylinder1_4_angle_off)
    1058:	e4 e4       	ldi	r30, 0x44	; 68
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	90 81       	ld	r25, Z
    105e:	80 91 0d 02 	lds	r24, 0x020D
    1062:	98 17       	cp	r25, r24
    1064:	41 f4       	brne	.+16     	; 0x1076 <main+0x20c>
			{
				CLEAR_BIT(PORTA,PA4);
    1066:	ab e3       	ldi	r26, 0x3B	; 59
    1068:	b0 e0       	ldi	r27, 0x00	; 0
    106a:	eb e3       	ldi	r30, 0x3B	; 59
    106c:	f0 e0       	ldi	r31, 0x00	; 0
    106e:	80 81       	ld	r24, Z
    1070:	8f 7e       	andi	r24, 0xEF	; 239
    1072:	8c 93       	st	X, r24
    1074:	5d cf       	rjmp	.-326    	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == injection_cylinder1_4_angle_on)
    1076:	e4 e4       	ldi	r30, 0x44	; 68
    1078:	f0 e0       	ldi	r31, 0x00	; 0
    107a:	90 81       	ld	r25, Z
    107c:	80 91 2f 02 	lds	r24, 0x022F
    1080:	98 17       	cp	r25, r24
    1082:	41 f4       	brne	.+16     	; 0x1094 <main+0x22a>
			{
				SET_BIT(PORTA,PA0);
    1084:	ab e3       	ldi	r26, 0x3B	; 59
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	eb e3       	ldi	r30, 0x3B	; 59
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	81 60       	ori	r24, 0x01	; 1
    1090:	8c 93       	st	X, r24
    1092:	4e cf       	rjmp	.-356    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == injection_cylinder1_4_angle_off)
    1094:	e4 e4       	ldi	r30, 0x44	; 68
    1096:	f0 e0       	ldi	r31, 0x00	; 0
    1098:	90 81       	ld	r25, Z
    109a:	80 91 2c 02 	lds	r24, 0x022C
    109e:	98 17       	cp	r25, r24
    10a0:	41 f4       	brne	.+16     	; 0x10b2 <main+0x248>
			{
				CLEAR_BIT(PORTA,PA0);
    10a2:	ab e3       	ldi	r26, 0x3B	; 59
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	eb e3       	ldi	r30, 0x3B	; 59
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	8e 7f       	andi	r24, 0xFE	; 254
    10ae:	8c 93       	st	X, r24
    10b0:	3f cf       	rjmp	.-386    	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == ignition_cylinder2_3_angle_on)
    10b2:	e4 e4       	ldi	r30, 0x44	; 68
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	90 81       	ld	r25, Z
    10b8:	80 91 0e 02 	lds	r24, 0x020E
    10bc:	98 17       	cp	r25, r24
    10be:	41 f4       	brne	.+16     	; 0x10d0 <main+0x266>
			{
				SET_BIT(PORTA,PA5);
    10c0:	ab e3       	ldi	r26, 0x3B	; 59
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	eb e3       	ldi	r30, 0x3B	; 59
    10c6:	f0 e0       	ldi	r31, 0x00	; 0
    10c8:	80 81       	ld	r24, Z
    10ca:	80 62       	ori	r24, 0x20	; 32
    10cc:	8c 93       	st	X, r24
    10ce:	30 cf       	rjmp	.-416    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == ignition_cylinder2_3_angle_off)
    10d0:	e4 e4       	ldi	r30, 0x44	; 68
    10d2:	f0 e0       	ldi	r31, 0x00	; 0
    10d4:	90 81       	ld	r25, Z
    10d6:	80 91 0f 02 	lds	r24, 0x020F
    10da:	98 17       	cp	r25, r24
    10dc:	41 f4       	brne	.+16     	; 0x10ee <main+0x284>
			{
				CLEAR_BIT(PORTA,PA5);
    10de:	ab e3       	ldi	r26, 0x3B	; 59
    10e0:	b0 e0       	ldi	r27, 0x00	; 0
    10e2:	eb e3       	ldi	r30, 0x3B	; 59
    10e4:	f0 e0       	ldi	r31, 0x00	; 0
    10e6:	80 81       	ld	r24, Z
    10e8:	8f 7d       	andi	r24, 0xDF	; 223
    10ea:	8c 93       	st	X, r24
    10ec:	21 cf       	rjmp	.-446    	; 0xf30 <main+0xc6>
			}
			/**/
			else if(TCNT2 == injection_cylinder2_3_angle_on)
    10ee:	e4 e4       	ldi	r30, 0x44	; 68
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	90 81       	ld	r25, Z
    10f4:	80 91 2d 02 	lds	r24, 0x022D
    10f8:	98 17       	cp	r25, r24
    10fa:	41 f4       	brne	.+16     	; 0x110c <__stack+0xd>
			{
				SET_BIT(PORTA,PA1);
    10fc:	ab e3       	ldi	r26, 0x3B	; 59
    10fe:	b0 e0       	ldi	r27, 0x00	; 0
    1100:	eb e3       	ldi	r30, 0x3B	; 59
    1102:	f0 e0       	ldi	r31, 0x00	; 0
    1104:	80 81       	ld	r24, Z
    1106:	82 60       	ori	r24, 0x02	; 2
    1108:	8c 93       	st	X, r24
    110a:	12 cf       	rjmp	.-476    	; 0xf30 <main+0xc6>
			}
			else if(TCNT2 == injection_cylinder2_3_angle_off)
    110c:	e4 e4       	ldi	r30, 0x44	; 68
    110e:	f0 e0       	ldi	r31, 0x00	; 0
    1110:	90 81       	ld	r25, Z
    1112:	80 91 30 02 	lds	r24, 0x0230
    1116:	98 17       	cp	r25, r24
    1118:	09 f0       	breq	.+2      	; 0x111c <__stack+0x1d>
    111a:	0a cf       	rjmp	.-492    	; 0xf30 <main+0xc6>
			{
				CLEAR_BIT(PORTA,PA1);
    111c:	ab e3       	ldi	r26, 0x3B	; 59
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	eb e3       	ldi	r30, 0x3B	; 59
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	8d 7f       	andi	r24, 0xFD	; 253
    1128:	8c 93       	st	X, r24
    112a:	02 cf       	rjmp	.-508    	; 0xf30 <main+0xc6>

0000112c <startEngine>:
/*-------------------------------------------------------------------------
                              Functions
 --------------------------------------------------------------------------*/

void startEngine (void)
{
    112c:	af 92       	push	r10
    112e:	bf 92       	push	r11
    1130:	cf 92       	push	r12
    1132:	df 92       	push	r13
    1134:	ef 92       	push	r14
    1136:	ff 92       	push	r15
    1138:	0f 93       	push	r16
    113a:	1f 93       	push	r17
    113c:	df 93       	push	r29
    113e:	cf 93       	push	r28
    1140:	cd b7       	in	r28, 0x3d	; 61
    1142:	de b7       	in	r29, 0x3e	; 62
    1144:	2e 97       	sbiw	r28, 0x0e	; 14
    1146:	0f b6       	in	r0, 0x3f	; 63
    1148:	f8 94       	cli
    114a:	de bf       	out	0x3e, r29	; 62
    114c:	0f be       	out	0x3f, r0	; 63
    114e:	cd bf       	out	0x3d, r28	; 61

		/* Set the Call back function pointer in the ICU driver */


		SET_BIT(PORTA,PA0);
    1150:	ab e3       	ldi	r26, 0x3B	; 59
    1152:	b0 e0       	ldi	r27, 0x00	; 0
    1154:	eb e3       	ldi	r30, 0x3B	; 59
    1156:	f0 e0       	ldi	r31, 0x00	; 0
    1158:	80 81       	ld	r24, Z
    115a:	81 60       	ori	r24, 0x01	; 1
    115c:	8c 93       	st	X, r24
    115e:	80 e0       	ldi	r24, 0x00	; 0
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	aa ef       	ldi	r26, 0xFA	; 250
    1164:	b3 e4       	ldi	r27, 0x43	; 67
    1166:	8b 87       	std	Y+11, r24	; 0x0b
    1168:	9c 87       	std	Y+12, r25	; 0x0c
    116a:	ad 87       	std	Y+13, r26	; 0x0d
    116c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    116e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1170:	7c 85       	ldd	r23, Y+12	; 0x0c
    1172:	8d 85       	ldd	r24, Y+13	; 0x0d
    1174:	9e 85       	ldd	r25, Y+14	; 0x0e
    1176:	20 e0       	ldi	r18, 0x00	; 0
    1178:	30 e0       	ldi	r19, 0x00	; 0
    117a:	4a e7       	ldi	r20, 0x7A	; 122
    117c:	55 e4       	ldi	r21, 0x45	; 69
    117e:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
    1182:	dc 01       	movw	r26, r24
    1184:	cb 01       	movw	r24, r22
    1186:	8f 83       	std	Y+7, r24	; 0x07
    1188:	98 87       	std	Y+8, r25	; 0x08
    118a:	a9 87       	std	Y+9, r26	; 0x09
    118c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    118e:	6f 81       	ldd	r22, Y+7	; 0x07
    1190:	78 85       	ldd	r23, Y+8	; 0x08
    1192:	89 85       	ldd	r24, Y+9	; 0x09
    1194:	9a 85       	ldd	r25, Y+10	; 0x0a
    1196:	20 e0       	ldi	r18, 0x00	; 0
    1198:	30 e0       	ldi	r19, 0x00	; 0
    119a:	40 e8       	ldi	r20, 0x80	; 128
    119c:	5f e3       	ldi	r21, 0x3F	; 63
    119e:	0e 94 43 04 	call	0x886	; 0x886 <__ltsf2>
    11a2:	88 23       	and	r24, r24
    11a4:	2c f4       	brge	.+10     	; 0x11b0 <startEngine+0x84>
		__ticks = 1;
    11a6:	81 e0       	ldi	r24, 0x01	; 1
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	9e 83       	std	Y+6, r25	; 0x06
    11ac:	8d 83       	std	Y+5, r24	; 0x05
    11ae:	3f c0       	rjmp	.+126    	; 0x122e <startEngine+0x102>
	else if (__tmp > 65535)
    11b0:	6f 81       	ldd	r22, Y+7	; 0x07
    11b2:	78 85       	ldd	r23, Y+8	; 0x08
    11b4:	89 85       	ldd	r24, Y+9	; 0x09
    11b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    11b8:	20 e0       	ldi	r18, 0x00	; 0
    11ba:	3f ef       	ldi	r19, 0xFF	; 255
    11bc:	4f e7       	ldi	r20, 0x7F	; 127
    11be:	57 e4       	ldi	r21, 0x47	; 71
    11c0:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__gtsf2>
    11c4:	18 16       	cp	r1, r24
    11c6:	4c f5       	brge	.+82     	; 0x121a <startEngine+0xee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    11c8:	6b 85       	ldd	r22, Y+11	; 0x0b
    11ca:	7c 85       	ldd	r23, Y+12	; 0x0c
    11cc:	8d 85       	ldd	r24, Y+13	; 0x0d
    11ce:	9e 85       	ldd	r25, Y+14	; 0x0e
    11d0:	20 e0       	ldi	r18, 0x00	; 0
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	40 e2       	ldi	r20, 0x20	; 32
    11d6:	51 e4       	ldi	r21, 0x41	; 65
    11d8:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
    11dc:	dc 01       	movw	r26, r24
    11de:	cb 01       	movw	r24, r22
    11e0:	bc 01       	movw	r22, r24
    11e2:	cd 01       	movw	r24, r26
    11e4:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    11e8:	dc 01       	movw	r26, r24
    11ea:	cb 01       	movw	r24, r22
    11ec:	9e 83       	std	Y+6, r25	; 0x06
    11ee:	8d 83       	std	Y+5, r24	; 0x05
    11f0:	0f c0       	rjmp	.+30     	; 0x1210 <startEngine+0xe4>
    11f2:	80 e9       	ldi	r24, 0x90	; 144
    11f4:	91 e0       	ldi	r25, 0x01	; 1
    11f6:	9c 83       	std	Y+4, r25	; 0x04
    11f8:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	9c 81       	ldd	r25, Y+4	; 0x04
    11fe:	01 97       	sbiw	r24, 0x01	; 1
    1200:	f1 f7       	brne	.-4      	; 0x11fe <startEngine+0xd2>
    1202:	9c 83       	std	Y+4, r25	; 0x04
    1204:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1206:	8d 81       	ldd	r24, Y+5	; 0x05
    1208:	9e 81       	ldd	r25, Y+6	; 0x06
    120a:	01 97       	sbiw	r24, 0x01	; 1
    120c:	9e 83       	std	Y+6, r25	; 0x06
    120e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1210:	8d 81       	ldd	r24, Y+5	; 0x05
    1212:	9e 81       	ldd	r25, Y+6	; 0x06
    1214:	00 97       	sbiw	r24, 0x00	; 0
    1216:	69 f7       	brne	.-38     	; 0x11f2 <startEngine+0xc6>
    1218:	14 c0       	rjmp	.+40     	; 0x1242 <startEngine+0x116>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    121a:	6f 81       	ldd	r22, Y+7	; 0x07
    121c:	78 85       	ldd	r23, Y+8	; 0x08
    121e:	89 85       	ldd	r24, Y+9	; 0x09
    1220:	9a 85       	ldd	r25, Y+10	; 0x0a
    1222:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
    1226:	dc 01       	movw	r26, r24
    1228:	cb 01       	movw	r24, r22
    122a:	9e 83       	std	Y+6, r25	; 0x06
    122c:	8d 83       	std	Y+5, r24	; 0x05
    122e:	8d 81       	ldd	r24, Y+5	; 0x05
    1230:	9e 81       	ldd	r25, Y+6	; 0x06
    1232:	9a 83       	std	Y+2, r25	; 0x02
    1234:	89 83       	std	Y+1, r24	; 0x01
    1236:	89 81       	ldd	r24, Y+1	; 0x01
    1238:	9a 81       	ldd	r25, Y+2	; 0x02
    123a:	01 97       	sbiw	r24, 0x01	; 1
    123c:	f1 f7       	brne	.-4      	; 0x123a <startEngine+0x10e>
    123e:	9a 83       	std	Y+2, r25	; 0x02
    1240:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(500);
		CLEAR_BIT(PORTA,PA0);
    1242:	ab e3       	ldi	r26, 0x3B	; 59
    1244:	b0 e0       	ldi	r27, 0x00	; 0
    1246:	eb e3       	ldi	r30, 0x3B	; 59
    1248:	f0 e0       	ldi	r31, 0x00	; 0
    124a:	80 81       	ld	r24, Z
    124c:	8e 7f       	andi	r24, 0xFE	; 254
    124e:	8c 93       	st	X, r24
    1250:	50 c0       	rjmp	.+160    	; 0x12f2 <startEngine+0x1c6>

		while(  g_period < 50.00 )
		{

				SET_BIT(PORTA,PA1);
    1252:	ab e3       	ldi	r26, 0x3B	; 59
    1254:	b0 e0       	ldi	r27, 0x00	; 0
    1256:	eb e3       	ldi	r30, 0x3B	; 59
    1258:	f0 e0       	ldi	r31, 0x00	; 0
    125a:	80 81       	ld	r24, Z
    125c:	82 60       	ori	r24, 0x02	; 2
    125e:	8c 93       	st	X, r24
				g_edgeCount = 0;
    1260:	10 92 11 02 	sts	0x0211, r1
				/* calculate the period */
				g_period = (((float32) (g_timeHigh)) / ((float32)(g_timePeriod)+(float32)(g_timeHigh))) * 100.00;
    1264:	80 91 12 02 	lds	r24, 0x0212
    1268:	90 91 13 02 	lds	r25, 0x0213
    126c:	cc 01       	movw	r24, r24
    126e:	a0 e0       	ldi	r26, 0x00	; 0
    1270:	b0 e0       	ldi	r27, 0x00	; 0
    1272:	bc 01       	movw	r22, r24
    1274:	cd 01       	movw	r24, r26
    1276:	0e 94 c7 04 	call	0x98e	; 0x98e <__floatunsisf>
    127a:	5b 01       	movw	r10, r22
    127c:	6c 01       	movw	r12, r24
    127e:	80 91 14 02 	lds	r24, 0x0214
    1282:	90 91 15 02 	lds	r25, 0x0215
    1286:	cc 01       	movw	r24, r24
    1288:	a0 e0       	ldi	r26, 0x00	; 0
    128a:	b0 e0       	ldi	r27, 0x00	; 0
    128c:	bc 01       	movw	r22, r24
    128e:	cd 01       	movw	r24, r26
    1290:	0e 94 c7 04 	call	0x98e	; 0x98e <__floatunsisf>
    1294:	7b 01       	movw	r14, r22
    1296:	8c 01       	movw	r16, r24
    1298:	80 91 12 02 	lds	r24, 0x0212
    129c:	90 91 13 02 	lds	r25, 0x0213
    12a0:	cc 01       	movw	r24, r24
    12a2:	a0 e0       	ldi	r26, 0x00	; 0
    12a4:	b0 e0       	ldi	r27, 0x00	; 0
    12a6:	bc 01       	movw	r22, r24
    12a8:	cd 01       	movw	r24, r26
    12aa:	0e 94 c7 04 	call	0x98e	; 0x98e <__floatunsisf>
    12ae:	9b 01       	movw	r18, r22
    12b0:	ac 01       	movw	r20, r24
    12b2:	c8 01       	movw	r24, r16
    12b4:	b7 01       	movw	r22, r14
    12b6:	0e 94 10 02 	call	0x420	; 0x420 <__addsf3>
    12ba:	dc 01       	movw	r26, r24
    12bc:	cb 01       	movw	r24, r22
    12be:	9c 01       	movw	r18, r24
    12c0:	ad 01       	movw	r20, r26
    12c2:	c6 01       	movw	r24, r12
    12c4:	b5 01       	movw	r22, r10
    12c6:	0e 94 37 03 	call	0x66e	; 0x66e <__divsf3>
    12ca:	dc 01       	movw	r26, r24
    12cc:	cb 01       	movw	r24, r22
    12ce:	bc 01       	movw	r22, r24
    12d0:	cd 01       	movw	r24, r26
    12d2:	20 e0       	ldi	r18, 0x00	; 0
    12d4:	30 e0       	ldi	r19, 0x00	; 0
    12d6:	48 ec       	ldi	r20, 0xC8	; 200
    12d8:	52 e4       	ldi	r21, 0x42	; 66
    12da:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
    12de:	dc 01       	movw	r26, r24
    12e0:	cb 01       	movw	r24, r22
    12e2:	80 93 18 02 	sts	0x0218, r24
    12e6:	90 93 19 02 	sts	0x0219, r25
    12ea:	a0 93 1a 02 	sts	0x021A, r26
    12ee:	b0 93 1b 02 	sts	0x021B, r27

		SET_BIT(PORTA,PA0);
		_delay_ms(500);
		CLEAR_BIT(PORTA,PA0);

		while(  g_period < 50.00 )
    12f2:	80 91 18 02 	lds	r24, 0x0218
    12f6:	90 91 19 02 	lds	r25, 0x0219
    12fa:	a0 91 1a 02 	lds	r26, 0x021A
    12fe:	b0 91 1b 02 	lds	r27, 0x021B
    1302:	bc 01       	movw	r22, r24
    1304:	cd 01       	movw	r24, r26
    1306:	20 e0       	ldi	r18, 0x00	; 0
    1308:	30 e0       	ldi	r19, 0x00	; 0
    130a:	48 e4       	ldi	r20, 0x48	; 72
    130c:	52 e4       	ldi	r21, 0x42	; 66
    130e:	0e 94 43 04 	call	0x886	; 0x886 <__ltsf2>
    1312:	88 23       	and	r24, r24
    1314:	0c f4       	brge	.+2      	; 0x1318 <startEngine+0x1ec>
    1316:	9d cf       	rjmp	.-198    	; 0x1252 <startEngine+0x126>
				g_edgeCount = 0;
				/* calculate the period */
				g_period = (((float32) (g_timeHigh)) / ((float32)(g_timePeriod)+(float32)(g_timeHigh))) * 100.00;

		}
}
    1318:	2e 96       	adiw	r28, 0x0e	; 14
    131a:	0f b6       	in	r0, 0x3f	; 63
    131c:	f8 94       	cli
    131e:	de bf       	out	0x3e, r29	; 62
    1320:	0f be       	out	0x3f, r0	; 63
    1322:	cd bf       	out	0x3d, r28	; 61
    1324:	cf 91       	pop	r28
    1326:	df 91       	pop	r29
    1328:	1f 91       	pop	r17
    132a:	0f 91       	pop	r16
    132c:	ff 90       	pop	r15
    132e:	ef 90       	pop	r14
    1330:	df 90       	pop	r13
    1332:	cf 90       	pop	r12
    1334:	bf 90       	pop	r11
    1336:	af 90       	pop	r10
    1338:	08 95       	ret

0000133a <APP_edgeProcessing>:

void APP_edgeProcessing(void)
{
    133a:	df 93       	push	r29
    133c:	cf 93       	push	r28
    133e:	00 d0       	rcall	.+0      	; 0x1340 <APP_edgeProcessing+0x6>
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
	g_edgeCount++;
    1344:	80 91 11 02 	lds	r24, 0x0211
    1348:	8f 5f       	subi	r24, 0xFF	; 255
    134a:	80 93 11 02 	sts	0x0211, r24
	switch (g_edgeCount)
    134e:	80 91 11 02 	lds	r24, 0x0211
    1352:	28 2f       	mov	r18, r24
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	3a 83       	std	Y+2, r19	; 0x02
    1358:	29 83       	std	Y+1, r18	; 0x01
    135a:	89 81       	ldd	r24, Y+1	; 0x01
    135c:	9a 81       	ldd	r25, Y+2	; 0x02
    135e:	82 30       	cpi	r24, 0x02	; 2
    1360:	91 05       	cpc	r25, r1
    1362:	e1 f0       	breq	.+56     	; 0x139c <APP_edgeProcessing+0x62>
    1364:	29 81       	ldd	r18, Y+1	; 0x01
    1366:	3a 81       	ldd	r19, Y+2	; 0x02
    1368:	23 30       	cpi	r18, 0x03	; 3
    136a:	31 05       	cpc	r19, r1
    136c:	34 f4       	brge	.+12     	; 0x137a <APP_edgeProcessing+0x40>
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	9a 81       	ldd	r25, Y+2	; 0x02
    1372:	81 30       	cpi	r24, 0x01	; 1
    1374:	91 05       	cpc	r25, r1
    1376:	61 f0       	breq	.+24     	; 0x1390 <APP_edgeProcessing+0x56>
    1378:	36 c0       	rjmp	.+108    	; 0x13e6 <APP_edgeProcessing+0xac>
    137a:	29 81       	ldd	r18, Y+1	; 0x01
    137c:	3a 81       	ldd	r19, Y+2	; 0x02
    137e:	23 30       	cpi	r18, 0x03	; 3
    1380:	31 05       	cpc	r19, r1
    1382:	c1 f0       	breq	.+48     	; 0x13b4 <APP_edgeProcessing+0x7a>
    1384:	89 81       	ldd	r24, Y+1	; 0x01
    1386:	9a 81       	ldd	r25, Y+2	; 0x02
    1388:	84 30       	cpi	r24, 0x04	; 4
    138a:	91 05       	cpc	r25, r1
    138c:	f9 f0       	breq	.+62     	; 0x13cc <APP_edgeProcessing+0x92>
    138e:	2b c0       	rjmp	.+86     	; 0x13e6 <APP_edgeProcessing+0xac>
	{
	case 1:
		/*
		 * Clear the timer counter register to start measurements from the
		 * first detected rising edge */
		ICU3_clearTimerValue();
    1390:	0e 94 b0 0b 	call	0x1760	; 0x1760 <ICU3_clearTimerValue>
		/* Detect falling edge */
		ICU3_setEdgeDetectionType(FALLING);
    1394:	80 e0       	ldi	r24, 0x00	; 0
    1396:	0e 94 86 0b 	call	0x170c	; 0x170c <ICU3_setEdgeDetectionType>
    139a:	25 c0       	rjmp	.+74     	; 0x13e6 <APP_edgeProcessing+0xac>
		break;

	case 2:
		/* Store the High time value */
		g_timeHigh = ICU3_getInputCaptureValue();
    139c:	0e 94 a5 0b 	call	0x174a	; 0x174a <ICU3_getInputCaptureValue>
    13a0:	90 93 13 02 	sts	0x0213, r25
    13a4:	80 93 12 02 	sts	0x0212, r24
		/* Detect rising edge */
		ICU3_setEdgeDetectionType(RISING);
    13a8:	81 e0       	ldi	r24, 0x01	; 1
    13aa:	0e 94 86 0b 	call	0x170c	; 0x170c <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
    13ae:	0e 94 b0 0b 	call	0x1760	; 0x1760 <ICU3_clearTimerValue>
    13b2:	19 c0       	rjmp	.+50     	; 0x13e6 <APP_edgeProcessing+0xac>

		break;

	case 3:
		/* Store the Period time value */
		g_timePeriod = ICU3_getInputCaptureValue();
    13b4:	0e 94 a5 0b 	call	0x174a	; 0x174a <ICU3_getInputCaptureValue>
    13b8:	90 93 15 02 	sts	0x0215, r25
    13bc:	80 93 14 02 	sts	0x0214, r24
		/* Detect falling edge */
		ICU3_setEdgeDetectionType(FALLING);
    13c0:	80 e0       	ldi	r24, 0x00	; 0
    13c2:	0e 94 86 0b 	call	0x170c	; 0x170c <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
    13c6:	0e 94 b0 0b 	call	0x1760	; 0x1760 <ICU3_clearTimerValue>
    13ca:	0d c0       	rjmp	.+26     	; 0x13e6 <APP_edgeProcessing+0xac>
	    break;

	case 4:
		/* Store the Period time value + High time value */
		g_timePeriodPlusHigh = ICU3_getInputCaptureValue();
    13cc:	0e 94 a5 0b 	call	0x174a	; 0x174a <ICU3_getInputCaptureValue>
    13d0:	90 93 17 02 	sts	0x0217, r25
    13d4:	80 93 16 02 	sts	0x0216, r24
		/* Clear the timer counter register to start measurements again */
		/* Detect rising edge */
		ICU3_setEdgeDetectionType(RISING);
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	0e 94 86 0b 	call	0x170c	; 0x170c <ICU3_setEdgeDetectionType>
		ICU3_clearTimerValue();
    13de:	0e 94 b0 0b 	call	0x1760	; 0x1760 <ICU3_clearTimerValue>
		g_edgeCount = 0;
    13e2:	10 92 11 02 	sts	0x0211, r1
		break;

	default:
		break;
	}
}
    13e6:	0f 90       	pop	r0
    13e8:	0f 90       	pop	r0
    13ea:	cf 91       	pop	r28
    13ec:	df 91       	pop	r29
    13ee:	08 95       	ret

000013f0 <revCounter_TIMER2>:

void revCounter_TIMER2 (void)
{
    13f0:	df 93       	push	r29
    13f2:	cf 93       	push	r28
    13f4:	cd b7       	in	r28, 0x3d	; 61
    13f6:	de b7       	in	r29, 0x3e	; 62
	rev++;
    13f8:	80 91 10 02 	lds	r24, 0x0210
    13fc:	8f 5f       	subi	r24, 0xFF	; 255
    13fe:	80 93 10 02 	sts	0x0210, r24
	if (rev == 2)
    1402:	80 91 10 02 	lds	r24, 0x0210
    1406:	82 30       	cpi	r24, 0x02	; 2
    1408:	11 f4       	brne	.+4      	; 0x140e <revCounter_TIMER2+0x1e>
		rev = 0;
    140a:	10 92 10 02 	sts	0x0210, r1
}
    140e:	cf 91       	pop	r28
    1410:	df 91       	pop	r29
    1412:	08 95       	ret

00001414 <__vector_11>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER1_CAPT_vect)
{
    1414:	1f 92       	push	r1
    1416:	0f 92       	push	r0
    1418:	0f b6       	in	r0, 0x3f	; 63
    141a:	0f 92       	push	r0
    141c:	00 90 5b 00 	lds	r0, 0x005B
    1420:	0f 92       	push	r0
    1422:	11 24       	eor	r1, r1
    1424:	2f 93       	push	r18
    1426:	3f 93       	push	r19
    1428:	4f 93       	push	r20
    142a:	5f 93       	push	r21
    142c:	6f 93       	push	r22
    142e:	7f 93       	push	r23
    1430:	8f 93       	push	r24
    1432:	9f 93       	push	r25
    1434:	af 93       	push	r26
    1436:	bf 93       	push	r27
    1438:	ef 93       	push	r30
    143a:	ff 93       	push	r31
    143c:	df 93       	push	r29
    143e:	cf 93       	push	r28
    1440:	cd b7       	in	r28, 0x3d	; 61
    1442:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU1_callBackPtr != NULL_PTR)
    1444:	80 91 1c 02 	lds	r24, 0x021C
    1448:	90 91 1d 02 	lds	r25, 0x021D
    144c:	00 97       	sbiw	r24, 0x00	; 0
    144e:	29 f0       	breq	.+10     	; 0x145a <__vector_11+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU1_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    1450:	e0 91 1c 02 	lds	r30, 0x021C
    1454:	f0 91 1d 02 	lds	r31, 0x021D
    1458:	09 95       	icall
	}
}
    145a:	cf 91       	pop	r28
    145c:	df 91       	pop	r29
    145e:	ff 91       	pop	r31
    1460:	ef 91       	pop	r30
    1462:	bf 91       	pop	r27
    1464:	af 91       	pop	r26
    1466:	9f 91       	pop	r25
    1468:	8f 91       	pop	r24
    146a:	7f 91       	pop	r23
    146c:	6f 91       	pop	r22
    146e:	5f 91       	pop	r21
    1470:	4f 91       	pop	r20
    1472:	3f 91       	pop	r19
    1474:	2f 91       	pop	r18
    1476:	0f 90       	pop	r0
    1478:	00 92 5b 00 	sts	0x005B, r0
    147c:	0f 90       	pop	r0
    147e:	0f be       	out	0x3f, r0	; 63
    1480:	0f 90       	pop	r0
    1482:	1f 90       	pop	r1
    1484:	18 95       	reti

00001486 <__vector_25>:

ISR(TIMER3_CAPT_vect)
{
    1486:	1f 92       	push	r1
    1488:	0f 92       	push	r0
    148a:	0f b6       	in	r0, 0x3f	; 63
    148c:	0f 92       	push	r0
    148e:	00 90 5b 00 	lds	r0, 0x005B
    1492:	0f 92       	push	r0
    1494:	11 24       	eor	r1, r1
    1496:	2f 93       	push	r18
    1498:	3f 93       	push	r19
    149a:	4f 93       	push	r20
    149c:	5f 93       	push	r21
    149e:	6f 93       	push	r22
    14a0:	7f 93       	push	r23
    14a2:	8f 93       	push	r24
    14a4:	9f 93       	push	r25
    14a6:	af 93       	push	r26
    14a8:	bf 93       	push	r27
    14aa:	ef 93       	push	r30
    14ac:	ff 93       	push	r31
    14ae:	df 93       	push	r29
    14b0:	cf 93       	push	r28
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62
	if(g_ICU3_callBackPtr != NULL_PTR)
    14b6:	80 91 1e 02 	lds	r24, 0x021E
    14ba:	90 91 1f 02 	lds	r25, 0x021F
    14be:	00 97       	sbiw	r24, 0x00	; 0
    14c0:	29 f0       	breq	.+10     	; 0x14cc <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_ICU3_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    14c2:	e0 91 1e 02 	lds	r30, 0x021E
    14c6:	f0 91 1f 02 	lds	r31, 0x021F
    14ca:	09 95       	icall
	}
}
    14cc:	cf 91       	pop	r28
    14ce:	df 91       	pop	r29
    14d0:	ff 91       	pop	r31
    14d2:	ef 91       	pop	r30
    14d4:	bf 91       	pop	r27
    14d6:	af 91       	pop	r26
    14d8:	9f 91       	pop	r25
    14da:	8f 91       	pop	r24
    14dc:	7f 91       	pop	r23
    14de:	6f 91       	pop	r22
    14e0:	5f 91       	pop	r21
    14e2:	4f 91       	pop	r20
    14e4:	3f 91       	pop	r19
    14e6:	2f 91       	pop	r18
    14e8:	0f 90       	pop	r0
    14ea:	00 92 5b 00 	sts	0x005B, r0
    14ee:	0f 90       	pop	r0
    14f0:	0f be       	out	0x3f, r0	; 63
    14f2:	0f 90       	pop	r0
    14f4:	1f 90       	pop	r1
    14f6:	18 95       	reti

000014f8 <ICU1_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU1_init(const ICU_ConfigType * Config_Ptr)
{
    14f8:	df 93       	push	r29
    14fa:	cf 93       	push	r28
    14fc:	00 d0       	rcall	.+0      	; 0x14fe <ICU1_init+0x6>
    14fe:	cd b7       	in	r28, 0x3d	; 61
    1500:	de b7       	in	r29, 0x3e	; 62
    1502:	9a 83       	std	Y+2, r25	; 0x02
    1504:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PD4);
    1506:	a2 e2       	ldi	r26, 0x22	; 34
    1508:	b0 e0       	ldi	r27, 0x00	; 0
    150a:	e2 e2       	ldi	r30, 0x22	; 34
    150c:	f0 e0       	ldi	r31, 0x00	; 0
    150e:	80 81       	ld	r24, Z
    1510:	8f 7e       	andi	r24, 0xEF	; 239
    1512:	8c 93       	st	X, r24
	//SET_BIT(PORTE,PD4);

	/* Timer1 always operates in Normal Mode */
	TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    1514:	ea e7       	ldi	r30, 0x7A	; 122
    1516:	f0 e0       	ldi	r31, 0x00	; 0
    1518:	80 ee       	ldi	r24, 0xE0	; 224
    151a:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->clock);
    151c:	ae e4       	ldi	r26, 0x4E	; 78
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	ee e4       	ldi	r30, 0x4E	; 78
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	98 2f       	mov	r25, r24
    1528:	98 7f       	andi	r25, 0xF8	; 248
    152a:	e9 81       	ldd	r30, Y+1	; 0x01
    152c:	fa 81       	ldd	r31, Y+2	; 0x02
    152e:	80 81       	ld	r24, Z
    1530:	89 2b       	or	r24, r25
    1532:	8c 93       	st	X, r24
	/*
     * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | ((Config_Ptr->edge)<<6);
    1534:	ae e4       	ldi	r26, 0x4E	; 78
    1536:	b0 e0       	ldi	r27, 0x00	; 0
    1538:	ee e4       	ldi	r30, 0x4E	; 78
    153a:	f0 e0       	ldi	r31, 0x00	; 0
    153c:	80 81       	ld	r24, Z
    153e:	28 2f       	mov	r18, r24
    1540:	2f 7b       	andi	r18, 0xBF	; 191
    1542:	e9 81       	ldd	r30, Y+1	; 0x01
    1544:	fa 81       	ldd	r31, Y+2	; 0x02
    1546:	81 81       	ldd	r24, Z+1	; 0x01
    1548:	88 2f       	mov	r24, r24
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	00 24       	eor	r0, r0
    154e:	96 95       	lsr	r25
    1550:	87 95       	ror	r24
    1552:	07 94       	ror	r0
    1554:	96 95       	lsr	r25
    1556:	87 95       	ror	r24
    1558:	07 94       	ror	r0
    155a:	98 2f       	mov	r25, r24
    155c:	80 2d       	mov	r24, r0
    155e:	82 2b       	or	r24, r18
    1560:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT1 = 0;
    1562:	ec e4       	ldi	r30, 0x4C	; 76
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	11 82       	std	Z+1, r1	; 0x01
    1568:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR1 = 0;
    156a:	e6 e4       	ldi	r30, 0x46	; 70
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	11 82       	std	Z+1, r1	; 0x01
    1570:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	TIMSK |= (1<<TICIE1);
    1572:	a7 e5       	ldi	r26, 0x57	; 87
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e7 e5       	ldi	r30, 0x57	; 87
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	80 62       	ori	r24, 0x20	; 32
    157e:	8c 93       	st	X, r24
}
    1580:	0f 90       	pop	r0
    1582:	0f 90       	pop	r0
    1584:	cf 91       	pop	r28
    1586:	df 91       	pop	r29
    1588:	08 95       	ret

0000158a <ICU1_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU1_setCallBack(void(*a_ptr)(void))
{
    158a:	df 93       	push	r29
    158c:	cf 93       	push	r28
    158e:	00 d0       	rcall	.+0      	; 0x1590 <ICU1_setCallBack+0x6>
    1590:	cd b7       	in	r28, 0x3d	; 61
    1592:	de b7       	in	r29, 0x3e	; 62
    1594:	9a 83       	std	Y+2, r25	; 0x02
    1596:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU1_callBackPtr = a_ptr;
    1598:	89 81       	ldd	r24, Y+1	; 0x01
    159a:	9a 81       	ldd	r25, Y+2	; 0x02
    159c:	90 93 1d 02 	sts	0x021D, r25
    15a0:	80 93 1c 02 	sts	0x021C, r24
}
    15a4:	0f 90       	pop	r0
    15a6:	0f 90       	pop	r0
    15a8:	cf 91       	pop	r28
    15aa:	df 91       	pop	r29
    15ac:	08 95       	ret

000015ae <ICU1_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU1_setEdgeDetectionType( Icu_EdgeType a_edgeType)
{
    15ae:	df 93       	push	r29
    15b0:	cf 93       	push	r28
    15b2:	0f 92       	push	r0
    15b4:	cd b7       	in	r28, 0x3d	; 61
    15b6:	de b7       	in	r29, 0x3e	; 62
    15b8:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR1B = (TCCR1B & 0xBF) | (a_edgeType<<6);
    15ba:	ae e4       	ldi	r26, 0x4E	; 78
    15bc:	b0 e0       	ldi	r27, 0x00	; 0
    15be:	ee e4       	ldi	r30, 0x4E	; 78
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	80 81       	ld	r24, Z
    15c4:	28 2f       	mov	r18, r24
    15c6:	2f 7b       	andi	r18, 0xBF	; 191
    15c8:	89 81       	ldd	r24, Y+1	; 0x01
    15ca:	88 2f       	mov	r24, r24
    15cc:	90 e0       	ldi	r25, 0x00	; 0
    15ce:	00 24       	eor	r0, r0
    15d0:	96 95       	lsr	r25
    15d2:	87 95       	ror	r24
    15d4:	07 94       	ror	r0
    15d6:	96 95       	lsr	r25
    15d8:	87 95       	ror	r24
    15da:	07 94       	ror	r0
    15dc:	98 2f       	mov	r25, r24
    15de:	80 2d       	mov	r24, r0
    15e0:	82 2b       	or	r24, r18
    15e2:	8c 93       	st	X, r24
}
    15e4:	0f 90       	pop	r0
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <ICU1_getInputCaptureValue>:
/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU1_getInputCaptureValue(void)
{
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
	return ICR1;
    15f4:	e6 e4       	ldi	r30, 0x46	; 70
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	80 81       	ld	r24, Z
    15fa:	91 81       	ldd	r25, Z+1	; 0x01
}
    15fc:	cf 91       	pop	r28
    15fe:	df 91       	pop	r29
    1600:	08 95       	ret

00001602 <ICU1_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU1_clearTimerValue(void)
{
    1602:	df 93       	push	r29
    1604:	cf 93       	push	r28
    1606:	cd b7       	in	r28, 0x3d	; 61
    1608:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    160a:	ec e4       	ldi	r30, 0x4C	; 76
    160c:	f0 e0       	ldi	r31, 0x00	; 0
    160e:	11 82       	std	Z+1, r1	; 0x01
    1610:	10 82       	st	Z, r1
}
    1612:	cf 91       	pop	r28
    1614:	df 91       	pop	r29
    1616:	08 95       	ret

00001618 <ICU1_DeInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU1_DeInit(void)
{
    1618:	df 93       	push	r29
    161a:	cf 93       	push	r28
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR1A = 0;
    1620:	ef e4       	ldi	r30, 0x4F	; 79
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	10 82       	st	Z, r1
	TCCR1B = 0;
    1626:	ee e4       	ldi	r30, 0x4E	; 78
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	10 82       	st	Z, r1
	TCCR1C = 0;
    162c:	ea e7       	ldi	r30, 0x7A	; 122
    162e:	f0 e0       	ldi	r31, 0x00	; 0
    1630:	10 82       	st	Z, r1
	TCNT1 = 0;
    1632:	ec e4       	ldi	r30, 0x4C	; 76
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	11 82       	std	Z+1, r1	; 0x01
    1638:	10 82       	st	Z, r1
	ICR1 = 0;
    163a:	e6 e4       	ldi	r30, 0x46	; 70
    163c:	f0 e0       	ldi	r31, 0x00	; 0
    163e:	11 82       	std	Z+1, r1	; 0x01
    1640:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE1);
    1642:	ad e7       	ldi	r26, 0x7D	; 125
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	ed e7       	ldi	r30, 0x7D	; 125
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	8f 7d       	andi	r24, 0xDF	; 223
    164e:	8c 93       	st	X, r24
}
    1650:	cf 91       	pop	r28
    1652:	df 91       	pop	r29
    1654:	08 95       	ret

00001656 <ICU3_init>:
* 	2. Set the required edge detection.
* 	3. Enable the Input Capture Interrupt.
* 	4. Initialize Timer1 Registers
*/
void ICU3_init(const ICU_ConfigType * Config_Ptr)
{
    1656:	df 93       	push	r29
    1658:	cf 93       	push	r28
    165a:	00 d0       	rcall	.+0      	; 0x165c <ICU3_init+0x6>
    165c:	cd b7       	in	r28, 0x3d	; 61
    165e:	de b7       	in	r29, 0x3e	; 62
    1660:	9a 83       	std	Y+2, r25	; 0x02
    1662:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PE7);
    1664:	a2 e2       	ldi	r26, 0x22	; 34
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e2 e2       	ldi	r30, 0x22	; 34
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	8f 77       	andi	r24, 0x7F	; 127
    1670:	8c 93       	st	X, r24
	//SET_BIT(PORTE,PE7);

	/* Timer1 always operates in Normal Mode */
	TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    1672:	ec e8       	ldi	r30, 0x8C	; 140
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 ee       	ldi	r24, 0xE0	; 224
    1678:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xF8) | (Config_Ptr->clock);
    167a:	aa e8       	ldi	r26, 0x8A	; 138
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	ea e8       	ldi	r30, 0x8A	; 138
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	80 81       	ld	r24, Z
    1684:	98 2f       	mov	r25, r24
    1686:	98 7f       	andi	r25, 0xF8	; 248
    1688:	e9 81       	ldd	r30, Y+1	; 0x01
    168a:	fa 81       	ldd	r31, Y+2	; 0x02
    168c:	80 81       	ld	r24, Z
    168e:	89 2b       	or	r24, r25
    1690:	8c 93       	st	X, r24
	/*
    * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | ((Config_Ptr->edge)<<6);
    1692:	aa e8       	ldi	r26, 0x8A	; 138
    1694:	b0 e0       	ldi	r27, 0x00	; 0
    1696:	ea e8       	ldi	r30, 0x8A	; 138
    1698:	f0 e0       	ldi	r31, 0x00	; 0
    169a:	80 81       	ld	r24, Z
    169c:	28 2f       	mov	r18, r24
    169e:	2f 7b       	andi	r18, 0xBF	; 191
    16a0:	e9 81       	ldd	r30, Y+1	; 0x01
    16a2:	fa 81       	ldd	r31, Y+2	; 0x02
    16a4:	81 81       	ldd	r24, Z+1	; 0x01
    16a6:	88 2f       	mov	r24, r24
    16a8:	90 e0       	ldi	r25, 0x00	; 0
    16aa:	00 24       	eor	r0, r0
    16ac:	96 95       	lsr	r25
    16ae:	87 95       	ror	r24
    16b0:	07 94       	ror	r0
    16b2:	96 95       	lsr	r25
    16b4:	87 95       	ror	r24
    16b6:	07 94       	ror	r0
    16b8:	98 2f       	mov	r25, r24
    16ba:	80 2d       	mov	r24, r0
    16bc:	82 2b       	or	r24, r18
    16be:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT3 = 0;
    16c0:	e8 e8       	ldi	r30, 0x88	; 136
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	11 82       	std	Z+1, r1	; 0x01
    16c6:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR3 = 0;
    16c8:	e0 e8       	ldi	r30, 0x80	; 128
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	11 82       	std	Z+1, r1	; 0x01
    16ce:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE3);
    16d0:	ad e7       	ldi	r26, 0x7D	; 125
    16d2:	b0 e0       	ldi	r27, 0x00	; 0
    16d4:	ed e7       	ldi	r30, 0x7D	; 125
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	80 81       	ld	r24, Z
    16da:	80 62       	ori	r24, 0x20	; 32
    16dc:	8c 93       	st	X, r24
}
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	cf 91       	pop	r28
    16e4:	df 91       	pop	r29
    16e6:	08 95       	ret

000016e8 <ICU3_setCallBack>:

/*
* Description: Function to set the Call Back function address.
*/
void ICU3_setCallBack(void(*a_ptr)(void))
{
    16e8:	df 93       	push	r29
    16ea:	cf 93       	push	r28
    16ec:	00 d0       	rcall	.+0      	; 0x16ee <ICU3_setCallBack+0x6>
    16ee:	cd b7       	in	r28, 0x3d	; 61
    16f0:	de b7       	in	r29, 0x3e	; 62
    16f2:	9a 83       	std	Y+2, r25	; 0x02
    16f4:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_ICU3_callBackPtr = a_ptr;
    16f6:	89 81       	ldd	r24, Y+1	; 0x01
    16f8:	9a 81       	ldd	r25, Y+2	; 0x02
    16fa:	90 93 1f 02 	sts	0x021F, r25
    16fe:	80 93 1e 02 	sts	0x021E, r24
}
    1702:	0f 90       	pop	r0
    1704:	0f 90       	pop	r0
    1706:	cf 91       	pop	r28
    1708:	df 91       	pop	r29
    170a:	08 95       	ret

0000170c <ICU3_setEdgeDetectionType>:

/*
* Description: Function to set the required edge detection.
*/
void ICU3_setEdgeDetectionType(Icu_EdgeType a_edgeType)
{
    170c:	df 93       	push	r29
    170e:	cf 93       	push	r28
    1710:	0f 92       	push	r0
    1712:	cd b7       	in	r28, 0x3d	; 61
    1714:	de b7       	in	r29, 0x3e	; 62
    1716:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | (a_edgeType<<6);
    1718:	aa e8       	ldi	r26, 0x8A	; 138
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	ea e8       	ldi	r30, 0x8A	; 138
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	28 2f       	mov	r18, r24
    1724:	2f 7b       	andi	r18, 0xBF	; 191
    1726:	89 81       	ldd	r24, Y+1	; 0x01
    1728:	88 2f       	mov	r24, r24
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	00 24       	eor	r0, r0
    172e:	96 95       	lsr	r25
    1730:	87 95       	ror	r24
    1732:	07 94       	ror	r0
    1734:	96 95       	lsr	r25
    1736:	87 95       	ror	r24
    1738:	07 94       	ror	r0
    173a:	98 2f       	mov	r25, r24
    173c:	80 2d       	mov	r24, r0
    173e:	82 2b       	or	r24, r18
    1740:	8c 93       	st	X, r24
}
    1742:	0f 90       	pop	r0
    1744:	cf 91       	pop	r28
    1746:	df 91       	pop	r29
    1748:	08 95       	ret

0000174a <ICU3_getInputCaptureValue>:
/*
* Description: Function to get the Timer1 Value when the input is captured
*              The value stored at Input Capture Register ICR1
*/
uint16 ICU3_getInputCaptureValue(void)
{
    174a:	df 93       	push	r29
    174c:	cf 93       	push	r28
    174e:	cd b7       	in	r28, 0x3d	; 61
    1750:	de b7       	in	r29, 0x3e	; 62
	return ICR3;
    1752:	e0 e8       	ldi	r30, 0x80	; 128
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	91 81       	ldd	r25, Z+1	; 0x01
}
    175a:	cf 91       	pop	r28
    175c:	df 91       	pop	r29
    175e:	08 95       	ret

00001760 <ICU3_clearTimerValue>:

/*
* Description: Function to clear the Timer1 Value to start count from ZERO
*/
void ICU3_clearTimerValue(void)
{
    1760:	df 93       	push	r29
    1762:	cf 93       	push	r28
    1764:	cd b7       	in	r28, 0x3d	; 61
    1766:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    1768:	e8 e8       	ldi	r30, 0x88	; 136
    176a:	f0 e0       	ldi	r31, 0x00	; 0
    176c:	11 82       	std	Z+1, r1	; 0x01
    176e:	10 82       	st	Z, r1
}
    1770:	cf 91       	pop	r28
    1772:	df 91       	pop	r29
    1774:	08 95       	ret

00001776 <ICU3_DeInit>:

/*
* Description: Function to disable the Timer1 to stop the ICU Driver
*/
void ICU3_DeInit(void)
{
    1776:	df 93       	push	r29
    1778:	cf 93       	push	r28
    177a:	cd b7       	in	r28, 0x3d	; 61
    177c:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR3A = 0;
    177e:	eb e8       	ldi	r30, 0x8B	; 139
    1780:	f0 e0       	ldi	r31, 0x00	; 0
    1782:	10 82       	st	Z, r1
	TCCR3B = 0;
    1784:	ea e8       	ldi	r30, 0x8A	; 138
    1786:	f0 e0       	ldi	r31, 0x00	; 0
    1788:	10 82       	st	Z, r1
	TCCR3C = 0;
    178a:	ec e8       	ldi	r30, 0x8C	; 140
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	10 82       	st	Z, r1
	TCNT3 = 0;
    1790:	e8 e8       	ldi	r30, 0x88	; 136
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	11 82       	std	Z+1, r1	; 0x01
    1796:	10 82       	st	Z, r1
	ICR3 = 0;
    1798:	e0 e8       	ldi	r30, 0x80	; 128
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	11 82       	std	Z+1, r1	; 0x01
    179e:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE3);
    17a0:	ad e7       	ldi	r26, 0x7D	; 125
    17a2:	b0 e0       	ldi	r27, 0x00	; 0
    17a4:	ed e7       	ldi	r30, 0x7D	; 125
    17a6:	f0 e0       	ldi	r31, 0x00	; 0
    17a8:	80 81       	ld	r24, Z
    17aa:	8f 7d       	andi	r24, 0xDF	; 223
    17ac:	8c 93       	st	X, r24
}
    17ae:	cf 91       	pop	r28
    17b0:	df 91       	pop	r29
    17b2:	08 95       	ret

000017b4 <__vector_15>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    17b4:	1f 92       	push	r1
    17b6:	0f 92       	push	r0
    17b8:	0f b6       	in	r0, 0x3f	; 63
    17ba:	0f 92       	push	r0
    17bc:	00 90 5b 00 	lds	r0, 0x005B
    17c0:	0f 92       	push	r0
    17c2:	11 24       	eor	r1, r1
    17c4:	2f 93       	push	r18
    17c6:	3f 93       	push	r19
    17c8:	4f 93       	push	r20
    17ca:	5f 93       	push	r21
    17cc:	6f 93       	push	r22
    17ce:	7f 93       	push	r23
    17d0:	8f 93       	push	r24
    17d2:	9f 93       	push	r25
    17d4:	af 93       	push	r26
    17d6:	bf 93       	push	r27
    17d8:	ef 93       	push	r30
    17da:	ff 93       	push	r31
    17dc:	df 93       	push	r29
    17de:	cf 93       	push	r28
    17e0:	cd b7       	in	r28, 0x3d	; 61
    17e2:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    17e4:	80 91 20 02 	lds	r24, 0x0220
    17e8:	90 91 21 02 	lds	r25, 0x0221
    17ec:	00 97       	sbiw	r24, 0x00	; 0
    17ee:	29 f0       	breq	.+10     	; 0x17fa <__vector_15+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    17f0:	e0 91 20 02 	lds	r30, 0x0220
    17f4:	f0 91 21 02 	lds	r31, 0x0221
    17f8:	09 95       	icall
	}
}
    17fa:	cf 91       	pop	r28
    17fc:	df 91       	pop	r29
    17fe:	ff 91       	pop	r31
    1800:	ef 91       	pop	r30
    1802:	bf 91       	pop	r27
    1804:	af 91       	pop	r26
    1806:	9f 91       	pop	r25
    1808:	8f 91       	pop	r24
    180a:	7f 91       	pop	r23
    180c:	6f 91       	pop	r22
    180e:	5f 91       	pop	r21
    1810:	4f 91       	pop	r20
    1812:	3f 91       	pop	r19
    1814:	2f 91       	pop	r18
    1816:	0f 90       	pop	r0
    1818:	00 92 5b 00 	sts	0x005B, r0
    181c:	0f 90       	pop	r0
    181e:	0f be       	out	0x3f, r0	; 63
    1820:	0f 90       	pop	r0
    1822:	1f 90       	pop	r1
    1824:	18 95       	reti

00001826 <__vector_16>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    1826:	1f 92       	push	r1
    1828:	0f 92       	push	r0
    182a:	0f b6       	in	r0, 0x3f	; 63
    182c:	0f 92       	push	r0
    182e:	00 90 5b 00 	lds	r0, 0x005B
    1832:	0f 92       	push	r0
    1834:	11 24       	eor	r1, r1
    1836:	2f 93       	push	r18
    1838:	3f 93       	push	r19
    183a:	4f 93       	push	r20
    183c:	5f 93       	push	r21
    183e:	6f 93       	push	r22
    1840:	7f 93       	push	r23
    1842:	8f 93       	push	r24
    1844:	9f 93       	push	r25
    1846:	af 93       	push	r26
    1848:	bf 93       	push	r27
    184a:	ef 93       	push	r30
    184c:	ff 93       	push	r31
    184e:	df 93       	push	r29
    1850:	cf 93       	push	r28
    1852:	cd b7       	in	r28, 0x3d	; 61
    1854:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    1856:	80 91 20 02 	lds	r24, 0x0220
    185a:	90 91 21 02 	lds	r25, 0x0221
    185e:	00 97       	sbiw	r24, 0x00	; 0
    1860:	29 f0       	breq	.+10     	; 0x186c <__vector_16+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    1862:	e0 91 20 02 	lds	r30, 0x0220
    1866:	f0 91 21 02 	lds	r31, 0x0221
    186a:	09 95       	icall
	}
}
    186c:	cf 91       	pop	r28
    186e:	df 91       	pop	r29
    1870:	ff 91       	pop	r31
    1872:	ef 91       	pop	r30
    1874:	bf 91       	pop	r27
    1876:	af 91       	pop	r26
    1878:	9f 91       	pop	r25
    187a:	8f 91       	pop	r24
    187c:	7f 91       	pop	r23
    187e:	6f 91       	pop	r22
    1880:	5f 91       	pop	r21
    1882:	4f 91       	pop	r20
    1884:	3f 91       	pop	r19
    1886:	2f 91       	pop	r18
    1888:	0f 90       	pop	r0
    188a:	00 92 5b 00 	sts	0x005B, r0
    188e:	0f 90       	pop	r0
    1890:	0f be       	out	0x3f, r0	; 63
    1892:	0f 90       	pop	r0
    1894:	1f 90       	pop	r1
    1896:	18 95       	reti

00001898 <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    1898:	1f 92       	push	r1
    189a:	0f 92       	push	r0
    189c:	0f b6       	in	r0, 0x3f	; 63
    189e:	0f 92       	push	r0
    18a0:	00 90 5b 00 	lds	r0, 0x005B
    18a4:	0f 92       	push	r0
    18a6:	11 24       	eor	r1, r1
    18a8:	2f 93       	push	r18
    18aa:	3f 93       	push	r19
    18ac:	4f 93       	push	r20
    18ae:	5f 93       	push	r21
    18b0:	6f 93       	push	r22
    18b2:	7f 93       	push	r23
    18b4:	8f 93       	push	r24
    18b6:	9f 93       	push	r25
    18b8:	af 93       	push	r26
    18ba:	bf 93       	push	r27
    18bc:	ef 93       	push	r30
    18be:	ff 93       	push	r31
    18c0:	df 93       	push	r29
    18c2:	cf 93       	push	r28
    18c4:	cd b7       	in	r28, 0x3d	; 61
    18c6:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    18c8:	80 91 22 02 	lds	r24, 0x0222
    18cc:	90 91 23 02 	lds	r25, 0x0223
    18d0:	00 97       	sbiw	r24, 0x00	; 0
    18d2:	29 f0       	breq	.+10     	; 0x18de <__vector_9+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    18d4:	e0 91 22 02 	lds	r30, 0x0222
    18d8:	f0 91 23 02 	lds	r31, 0x0223
    18dc:	09 95       	icall
	}
}
    18de:	cf 91       	pop	r28
    18e0:	df 91       	pop	r29
    18e2:	ff 91       	pop	r31
    18e4:	ef 91       	pop	r30
    18e6:	bf 91       	pop	r27
    18e8:	af 91       	pop	r26
    18ea:	9f 91       	pop	r25
    18ec:	8f 91       	pop	r24
    18ee:	7f 91       	pop	r23
    18f0:	6f 91       	pop	r22
    18f2:	5f 91       	pop	r21
    18f4:	4f 91       	pop	r20
    18f6:	3f 91       	pop	r19
    18f8:	2f 91       	pop	r18
    18fa:	0f 90       	pop	r0
    18fc:	00 92 5b 00 	sts	0x005B, r0
    1900:	0f 90       	pop	r0
    1902:	0f be       	out	0x3f, r0	; 63
    1904:	0f 90       	pop	r0
    1906:	1f 90       	pop	r1
    1908:	18 95       	reti

0000190a <__vector_10>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    190a:	1f 92       	push	r1
    190c:	0f 92       	push	r0
    190e:	0f b6       	in	r0, 0x3f	; 63
    1910:	0f 92       	push	r0
    1912:	00 90 5b 00 	lds	r0, 0x005B
    1916:	0f 92       	push	r0
    1918:	11 24       	eor	r1, r1
    191a:	2f 93       	push	r18
    191c:	3f 93       	push	r19
    191e:	4f 93       	push	r20
    1920:	5f 93       	push	r21
    1922:	6f 93       	push	r22
    1924:	7f 93       	push	r23
    1926:	8f 93       	push	r24
    1928:	9f 93       	push	r25
    192a:	af 93       	push	r26
    192c:	bf 93       	push	r27
    192e:	ef 93       	push	r30
    1930:	ff 93       	push	r31
    1932:	df 93       	push	r29
    1934:	cf 93       	push	r28
    1936:	cd b7       	in	r28, 0x3d	; 61
    1938:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    193a:	80 91 22 02 	lds	r24, 0x0222
    193e:	90 91 23 02 	lds	r25, 0x0223
    1942:	00 97       	sbiw	r24, 0x00	; 0
    1944:	29 f0       	breq	.+10     	; 0x1950 <__vector_10+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    1946:	e0 91 22 02 	lds	r30, 0x0222
    194a:	f0 91 23 02 	lds	r31, 0x0223
    194e:	09 95       	icall
	}
}
    1950:	cf 91       	pop	r28
    1952:	df 91       	pop	r29
    1954:	ff 91       	pop	r31
    1956:	ef 91       	pop	r30
    1958:	bf 91       	pop	r27
    195a:	af 91       	pop	r26
    195c:	9f 91       	pop	r25
    195e:	8f 91       	pop	r24
    1960:	7f 91       	pop	r23
    1962:	6f 91       	pop	r22
    1964:	5f 91       	pop	r21
    1966:	4f 91       	pop	r20
    1968:	3f 91       	pop	r19
    196a:	2f 91       	pop	r18
    196c:	0f 90       	pop	r0
    196e:	00 92 5b 00 	sts	0x005B, r0
    1972:	0f 90       	pop	r0
    1974:	0f be       	out	0x3f, r0	; 63
    1976:	0f 90       	pop	r0
    1978:	1f 90       	pop	r1
    197a:	18 95       	reti

0000197c <__vector_12>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    197c:	1f 92       	push	r1
    197e:	0f 92       	push	r0
    1980:	0f b6       	in	r0, 0x3f	; 63
    1982:	0f 92       	push	r0
    1984:	00 90 5b 00 	lds	r0, 0x005B
    1988:	0f 92       	push	r0
    198a:	11 24       	eor	r1, r1
    198c:	2f 93       	push	r18
    198e:	3f 93       	push	r19
    1990:	4f 93       	push	r20
    1992:	5f 93       	push	r21
    1994:	6f 93       	push	r22
    1996:	7f 93       	push	r23
    1998:	8f 93       	push	r24
    199a:	9f 93       	push	r25
    199c:	af 93       	push	r26
    199e:	bf 93       	push	r27
    19a0:	ef 93       	push	r30
    19a2:	ff 93       	push	r31
    19a4:	df 93       	push	r29
    19a6:	cf 93       	push	r28
    19a8:	cd b7       	in	r28, 0x3d	; 61
    19aa:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    19ac:	80 91 24 02 	lds	r24, 0x0224
    19b0:	90 91 25 02 	lds	r25, 0x0225
    19b4:	00 97       	sbiw	r24, 0x00	; 0
    19b6:	29 f0       	breq	.+10     	; 0x19c2 <__vector_12+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    19b8:	e0 91 24 02 	lds	r30, 0x0224
    19bc:	f0 91 25 02 	lds	r31, 0x0225
    19c0:	09 95       	icall
	}
}
    19c2:	cf 91       	pop	r28
    19c4:	df 91       	pop	r29
    19c6:	ff 91       	pop	r31
    19c8:	ef 91       	pop	r30
    19ca:	bf 91       	pop	r27
    19cc:	af 91       	pop	r26
    19ce:	9f 91       	pop	r25
    19d0:	8f 91       	pop	r24
    19d2:	7f 91       	pop	r23
    19d4:	6f 91       	pop	r22
    19d6:	5f 91       	pop	r21
    19d8:	4f 91       	pop	r20
    19da:	3f 91       	pop	r19
    19dc:	2f 91       	pop	r18
    19de:	0f 90       	pop	r0
    19e0:	00 92 5b 00 	sts	0x005B, r0
    19e4:	0f 90       	pop	r0
    19e6:	0f be       	out	0x3f, r0	; 63
    19e8:	0f 90       	pop	r0
    19ea:	1f 90       	pop	r1
    19ec:	18 95       	reti

000019ee <__vector_13>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPB_vect)
{
    19ee:	1f 92       	push	r1
    19f0:	0f 92       	push	r0
    19f2:	0f b6       	in	r0, 0x3f	; 63
    19f4:	0f 92       	push	r0
    19f6:	00 90 5b 00 	lds	r0, 0x005B
    19fa:	0f 92       	push	r0
    19fc:	11 24       	eor	r1, r1
    19fe:	2f 93       	push	r18
    1a00:	3f 93       	push	r19
    1a02:	4f 93       	push	r20
    1a04:	5f 93       	push	r21
    1a06:	6f 93       	push	r22
    1a08:	7f 93       	push	r23
    1a0a:	8f 93       	push	r24
    1a0c:	9f 93       	push	r25
    1a0e:	af 93       	push	r26
    1a10:	bf 93       	push	r27
    1a12:	ef 93       	push	r30
    1a14:	ff 93       	push	r31
    1a16:	df 93       	push	r29
    1a18:	cf 93       	push	r28
    1a1a:	cd b7       	in	r28, 0x3d	; 61
    1a1c:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1a1e:	80 91 24 02 	lds	r24, 0x0224
    1a22:	90 91 25 02 	lds	r25, 0x0225
    1a26:	00 97       	sbiw	r24, 0x00	; 0
    1a28:	29 f0       	breq	.+10     	; 0x1a34 <__vector_13+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1B Value*/
		(*g_TIMER1_callBackPtr)() ;
    1a2a:	e0 91 24 02 	lds	r30, 0x0224
    1a2e:	f0 91 25 02 	lds	r31, 0x0225
    1a32:	09 95       	icall
	}
}
    1a34:	cf 91       	pop	r28
    1a36:	df 91       	pop	r29
    1a38:	ff 91       	pop	r31
    1a3a:	ef 91       	pop	r30
    1a3c:	bf 91       	pop	r27
    1a3e:	af 91       	pop	r26
    1a40:	9f 91       	pop	r25
    1a42:	8f 91       	pop	r24
    1a44:	7f 91       	pop	r23
    1a46:	6f 91       	pop	r22
    1a48:	5f 91       	pop	r21
    1a4a:	4f 91       	pop	r20
    1a4c:	3f 91       	pop	r19
    1a4e:	2f 91       	pop	r18
    1a50:	0f 90       	pop	r0
    1a52:	00 92 5b 00 	sts	0x005B, r0
    1a56:	0f 90       	pop	r0
    1a58:	0f be       	out	0x3f, r0	; 63
    1a5a:	0f 90       	pop	r0
    1a5c:	1f 90       	pop	r1
    1a5e:	18 95       	reti

00001a60 <__vector_24>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPC_vect)
{
    1a60:	1f 92       	push	r1
    1a62:	0f 92       	push	r0
    1a64:	0f b6       	in	r0, 0x3f	; 63
    1a66:	0f 92       	push	r0
    1a68:	00 90 5b 00 	lds	r0, 0x005B
    1a6c:	0f 92       	push	r0
    1a6e:	11 24       	eor	r1, r1
    1a70:	2f 93       	push	r18
    1a72:	3f 93       	push	r19
    1a74:	4f 93       	push	r20
    1a76:	5f 93       	push	r21
    1a78:	6f 93       	push	r22
    1a7a:	7f 93       	push	r23
    1a7c:	8f 93       	push	r24
    1a7e:	9f 93       	push	r25
    1a80:	af 93       	push	r26
    1a82:	bf 93       	push	r27
    1a84:	ef 93       	push	r30
    1a86:	ff 93       	push	r31
    1a88:	df 93       	push	r29
    1a8a:	cf 93       	push	r28
    1a8c:	cd b7       	in	r28, 0x3d	; 61
    1a8e:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1a90:	80 91 24 02 	lds	r24, 0x0224
    1a94:	90 91 25 02 	lds	r25, 0x0225
    1a98:	00 97       	sbiw	r24, 0x00	; 0
    1a9a:	29 f0       	breq	.+10     	; 0x1aa6 <__vector_24+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1C Value*/
		(*g_TIMER1_callBackPtr)() ;
    1a9c:	e0 91 24 02 	lds	r30, 0x0224
    1aa0:	f0 91 25 02 	lds	r31, 0x0225
    1aa4:	09 95       	icall
	}
}
    1aa6:	cf 91       	pop	r28
    1aa8:	df 91       	pop	r29
    1aaa:	ff 91       	pop	r31
    1aac:	ef 91       	pop	r30
    1aae:	bf 91       	pop	r27
    1ab0:	af 91       	pop	r26
    1ab2:	9f 91       	pop	r25
    1ab4:	8f 91       	pop	r24
    1ab6:	7f 91       	pop	r23
    1ab8:	6f 91       	pop	r22
    1aba:	5f 91       	pop	r21
    1abc:	4f 91       	pop	r20
    1abe:	3f 91       	pop	r19
    1ac0:	2f 91       	pop	r18
    1ac2:	0f 90       	pop	r0
    1ac4:	00 92 5b 00 	sts	0x005B, r0
    1ac8:	0f 90       	pop	r0
    1aca:	0f be       	out	0x3f, r0	; 63
    1acc:	0f 90       	pop	r0
    1ace:	1f 90       	pop	r1
    1ad0:	18 95       	reti

00001ad2 <__vector_14>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    1ad2:	1f 92       	push	r1
    1ad4:	0f 92       	push	r0
    1ad6:	0f b6       	in	r0, 0x3f	; 63
    1ad8:	0f 92       	push	r0
    1ada:	00 90 5b 00 	lds	r0, 0x005B
    1ade:	0f 92       	push	r0
    1ae0:	11 24       	eor	r1, r1
    1ae2:	2f 93       	push	r18
    1ae4:	3f 93       	push	r19
    1ae6:	4f 93       	push	r20
    1ae8:	5f 93       	push	r21
    1aea:	6f 93       	push	r22
    1aec:	7f 93       	push	r23
    1aee:	8f 93       	push	r24
    1af0:	9f 93       	push	r25
    1af2:	af 93       	push	r26
    1af4:	bf 93       	push	r27
    1af6:	ef 93       	push	r30
    1af8:	ff 93       	push	r31
    1afa:	df 93       	push	r29
    1afc:	cf 93       	push	r28
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1b02:	80 91 24 02 	lds	r24, 0x0224
    1b06:	90 91 25 02 	lds	r25, 0x0225
    1b0a:	00 97       	sbiw	r24, 0x00	; 0
    1b0c:	29 f0       	breq	.+10     	; 0x1b18 <__vector_14+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    1b0e:	e0 91 24 02 	lds	r30, 0x0224
    1b12:	f0 91 25 02 	lds	r31, 0x0225
    1b16:	09 95       	icall
	}
}
    1b18:	cf 91       	pop	r28
    1b1a:	df 91       	pop	r29
    1b1c:	ff 91       	pop	r31
    1b1e:	ef 91       	pop	r30
    1b20:	bf 91       	pop	r27
    1b22:	af 91       	pop	r26
    1b24:	9f 91       	pop	r25
    1b26:	8f 91       	pop	r24
    1b28:	7f 91       	pop	r23
    1b2a:	6f 91       	pop	r22
    1b2c:	5f 91       	pop	r21
    1b2e:	4f 91       	pop	r20
    1b30:	3f 91       	pop	r19
    1b32:	2f 91       	pop	r18
    1b34:	0f 90       	pop	r0
    1b36:	00 92 5b 00 	sts	0x005B, r0
    1b3a:	0f 90       	pop	r0
    1b3c:	0f be       	out	0x3f, r0	; 63
    1b3e:	0f 90       	pop	r0
    1b40:	1f 90       	pop	r1
    1b42:	18 95       	reti

00001b44 <__vector_26>:

ISR(TIMER3_COMPA_vect)
{
    1b44:	1f 92       	push	r1
    1b46:	0f 92       	push	r0
    1b48:	0f b6       	in	r0, 0x3f	; 63
    1b4a:	0f 92       	push	r0
    1b4c:	00 90 5b 00 	lds	r0, 0x005B
    1b50:	0f 92       	push	r0
    1b52:	11 24       	eor	r1, r1
    1b54:	2f 93       	push	r18
    1b56:	3f 93       	push	r19
    1b58:	4f 93       	push	r20
    1b5a:	5f 93       	push	r21
    1b5c:	6f 93       	push	r22
    1b5e:	7f 93       	push	r23
    1b60:	8f 93       	push	r24
    1b62:	9f 93       	push	r25
    1b64:	af 93       	push	r26
    1b66:	bf 93       	push	r27
    1b68:	ef 93       	push	r30
    1b6a:	ff 93       	push	r31
    1b6c:	df 93       	push	r29
    1b6e:	cf 93       	push	r28
    1b70:	cd b7       	in	r28, 0x3d	; 61
    1b72:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1b74:	80 91 26 02 	lds	r24, 0x0226
    1b78:	90 91 27 02 	lds	r25, 0x0227
    1b7c:	00 97       	sbiw	r24, 0x00	; 0
    1b7e:	29 f0       	breq	.+10     	; 0x1b8a <__vector_26+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3A Value*/
		(*g_TIMER3_callBackPtr)() ;
    1b80:	e0 91 26 02 	lds	r30, 0x0226
    1b84:	f0 91 27 02 	lds	r31, 0x0227
    1b88:	09 95       	icall
	}
}
    1b8a:	cf 91       	pop	r28
    1b8c:	df 91       	pop	r29
    1b8e:	ff 91       	pop	r31
    1b90:	ef 91       	pop	r30
    1b92:	bf 91       	pop	r27
    1b94:	af 91       	pop	r26
    1b96:	9f 91       	pop	r25
    1b98:	8f 91       	pop	r24
    1b9a:	7f 91       	pop	r23
    1b9c:	6f 91       	pop	r22
    1b9e:	5f 91       	pop	r21
    1ba0:	4f 91       	pop	r20
    1ba2:	3f 91       	pop	r19
    1ba4:	2f 91       	pop	r18
    1ba6:	0f 90       	pop	r0
    1ba8:	00 92 5b 00 	sts	0x005B, r0
    1bac:	0f 90       	pop	r0
    1bae:	0f be       	out	0x3f, r0	; 63
    1bb0:	0f 90       	pop	r0
    1bb2:	1f 90       	pop	r1
    1bb4:	18 95       	reti

00001bb6 <__vector_27>:
ISR(TIMER3_COMPB_vect)
{
    1bb6:	1f 92       	push	r1
    1bb8:	0f 92       	push	r0
    1bba:	0f b6       	in	r0, 0x3f	; 63
    1bbc:	0f 92       	push	r0
    1bbe:	00 90 5b 00 	lds	r0, 0x005B
    1bc2:	0f 92       	push	r0
    1bc4:	11 24       	eor	r1, r1
    1bc6:	2f 93       	push	r18
    1bc8:	3f 93       	push	r19
    1bca:	4f 93       	push	r20
    1bcc:	5f 93       	push	r21
    1bce:	6f 93       	push	r22
    1bd0:	7f 93       	push	r23
    1bd2:	8f 93       	push	r24
    1bd4:	9f 93       	push	r25
    1bd6:	af 93       	push	r26
    1bd8:	bf 93       	push	r27
    1bda:	ef 93       	push	r30
    1bdc:	ff 93       	push	r31
    1bde:	df 93       	push	r29
    1be0:	cf 93       	push	r28
    1be2:	cd b7       	in	r28, 0x3d	; 61
    1be4:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1be6:	80 91 26 02 	lds	r24, 0x0226
    1bea:	90 91 27 02 	lds	r25, 0x0227
    1bee:	00 97       	sbiw	r24, 0x00	; 0
    1bf0:	29 f0       	breq	.+10     	; 0x1bfc <__vector_27+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3B Value*/
		(*g_TIMER3_callBackPtr)() ;
    1bf2:	e0 91 26 02 	lds	r30, 0x0226
    1bf6:	f0 91 27 02 	lds	r31, 0x0227
    1bfa:	09 95       	icall
	}
}
    1bfc:	cf 91       	pop	r28
    1bfe:	df 91       	pop	r29
    1c00:	ff 91       	pop	r31
    1c02:	ef 91       	pop	r30
    1c04:	bf 91       	pop	r27
    1c06:	af 91       	pop	r26
    1c08:	9f 91       	pop	r25
    1c0a:	8f 91       	pop	r24
    1c0c:	7f 91       	pop	r23
    1c0e:	6f 91       	pop	r22
    1c10:	5f 91       	pop	r21
    1c12:	4f 91       	pop	r20
    1c14:	3f 91       	pop	r19
    1c16:	2f 91       	pop	r18
    1c18:	0f 90       	pop	r0
    1c1a:	00 92 5b 00 	sts	0x005B, r0
    1c1e:	0f 90       	pop	r0
    1c20:	0f be       	out	0x3f, r0	; 63
    1c22:	0f 90       	pop	r0
    1c24:	1f 90       	pop	r1
    1c26:	18 95       	reti

00001c28 <__vector_28>:
ISR(TIMER3_COMPC_vect)
{
    1c28:	1f 92       	push	r1
    1c2a:	0f 92       	push	r0
    1c2c:	0f b6       	in	r0, 0x3f	; 63
    1c2e:	0f 92       	push	r0
    1c30:	00 90 5b 00 	lds	r0, 0x005B
    1c34:	0f 92       	push	r0
    1c36:	11 24       	eor	r1, r1
    1c38:	2f 93       	push	r18
    1c3a:	3f 93       	push	r19
    1c3c:	4f 93       	push	r20
    1c3e:	5f 93       	push	r21
    1c40:	6f 93       	push	r22
    1c42:	7f 93       	push	r23
    1c44:	8f 93       	push	r24
    1c46:	9f 93       	push	r25
    1c48:	af 93       	push	r26
    1c4a:	bf 93       	push	r27
    1c4c:	ef 93       	push	r30
    1c4e:	ff 93       	push	r31
    1c50:	df 93       	push	r29
    1c52:	cf 93       	push	r28
    1c54:	cd b7       	in	r28, 0x3d	; 61
    1c56:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1c58:	80 91 26 02 	lds	r24, 0x0226
    1c5c:	90 91 27 02 	lds	r25, 0x0227
    1c60:	00 97       	sbiw	r24, 0x00	; 0
    1c62:	29 f0       	breq	.+10     	; 0x1c6e <__vector_28+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3C Value*/
		(*g_TIMER3_callBackPtr)() ;
    1c64:	e0 91 26 02 	lds	r30, 0x0226
    1c68:	f0 91 27 02 	lds	r31, 0x0227
    1c6c:	09 95       	icall
	}
}
    1c6e:	cf 91       	pop	r28
    1c70:	df 91       	pop	r29
    1c72:	ff 91       	pop	r31
    1c74:	ef 91       	pop	r30
    1c76:	bf 91       	pop	r27
    1c78:	af 91       	pop	r26
    1c7a:	9f 91       	pop	r25
    1c7c:	8f 91       	pop	r24
    1c7e:	7f 91       	pop	r23
    1c80:	6f 91       	pop	r22
    1c82:	5f 91       	pop	r21
    1c84:	4f 91       	pop	r20
    1c86:	3f 91       	pop	r19
    1c88:	2f 91       	pop	r18
    1c8a:	0f 90       	pop	r0
    1c8c:	00 92 5b 00 	sts	0x005B, r0
    1c90:	0f 90       	pop	r0
    1c92:	0f be       	out	0x3f, r0	; 63
    1c94:	0f 90       	pop	r0
    1c96:	1f 90       	pop	r1
    1c98:	18 95       	reti

00001c9a <__vector_29>:

/*
 *  Description : Interrupt Service Routine for TIMER3 OverFlow(Normal) Mode
 */
ISR(TIMER3_OVF_vect)
{
    1c9a:	1f 92       	push	r1
    1c9c:	0f 92       	push	r0
    1c9e:	0f b6       	in	r0, 0x3f	; 63
    1ca0:	0f 92       	push	r0
    1ca2:	00 90 5b 00 	lds	r0, 0x005B
    1ca6:	0f 92       	push	r0
    1ca8:	11 24       	eor	r1, r1
    1caa:	2f 93       	push	r18
    1cac:	3f 93       	push	r19
    1cae:	4f 93       	push	r20
    1cb0:	5f 93       	push	r21
    1cb2:	6f 93       	push	r22
    1cb4:	7f 93       	push	r23
    1cb6:	8f 93       	push	r24
    1cb8:	9f 93       	push	r25
    1cba:	af 93       	push	r26
    1cbc:	bf 93       	push	r27
    1cbe:	ef 93       	push	r30
    1cc0:	ff 93       	push	r31
    1cc2:	df 93       	push	r29
    1cc4:	cf 93       	push	r28
    1cc6:	cd b7       	in	r28, 0x3d	; 61
    1cc8:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1cca:	80 91 26 02 	lds	r24, 0x0226
    1cce:	90 91 27 02 	lds	r25, 0x0227
    1cd2:	00 97       	sbiw	r24, 0x00	; 0
    1cd4:	29 f0       	breq	.+10     	; 0x1ce0 <__vector_29+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER3_callBackPtr)() ;
    1cd6:	e0 91 26 02 	lds	r30, 0x0226
    1cda:	f0 91 27 02 	lds	r31, 0x0227
    1cde:	09 95       	icall
	}
}
    1ce0:	cf 91       	pop	r28
    1ce2:	df 91       	pop	r29
    1ce4:	ff 91       	pop	r31
    1ce6:	ef 91       	pop	r30
    1ce8:	bf 91       	pop	r27
    1cea:	af 91       	pop	r26
    1cec:	9f 91       	pop	r25
    1cee:	8f 91       	pop	r24
    1cf0:	7f 91       	pop	r23
    1cf2:	6f 91       	pop	r22
    1cf4:	5f 91       	pop	r21
    1cf6:	4f 91       	pop	r20
    1cf8:	3f 91       	pop	r19
    1cfa:	2f 91       	pop	r18
    1cfc:	0f 90       	pop	r0
    1cfe:	00 92 5b 00 	sts	0x005B, r0
    1d02:	0f 90       	pop	r0
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	0f 90       	pop	r0
    1d08:	1f 90       	pop	r1
    1d0a:	18 95       	reti

00001d0c <TIMER0_init>:
          -  2. Configure Control Register TCCR0 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER0_init (TIMER_ConfigType *config_ptr)
{
    1d0c:	df 93       	push	r29
    1d0e:	cf 93       	push	r28
    1d10:	00 d0       	rcall	.+0      	; 0x1d12 <TIMER0_init+0x6>
    1d12:	00 d0       	rcall	.+0      	; 0x1d14 <TIMER0_init+0x8>
    1d14:	cd b7       	in	r28, 0x3d	; 61
    1d16:	de b7       	in	r29, 0x3e	; 62
    1d18:	9a 83       	std	Y+2, r25	; 0x02
    1d1a:	89 83       	std	Y+1, r24	; 0x01
	g_T0clock = (config_ptr ->clock);
    1d1c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d20:	80 81       	ld	r24, Z
    1d22:	80 93 28 02 	sts	0x0228, r24

	/* Set Timer initial value to 0 */
	TCNT0 = 0;
    1d26:	e2 e5       	ldi	r30, 0x52	; 82
    1d28:	f0 e0       	ldi	r31, 0x00	; 0
    1d2a:	10 82       	st	Z, r1
-  1. FOC0 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM01:0(bit3,6) Waveform generation mode
-  3. COM01:0 Compare match output mode (OC)
-  3. CS02:0 Clock Select
----------------------------------------------------*/
	TCCR0 = (((config_ptr ->mode)<<FOC0)& 0x80) | (((config_ptr ->mode)<<WGM00)& 0x40)
    1d2c:	a3 e5       	ldi	r26, 0x53	; 83
    1d2e:	b0 e0       	ldi	r27, 0x00	; 0
    1d30:	e9 81       	ldd	r30, Y+1	; 0x01
    1d32:	fa 81       	ldd	r31, Y+2	; 0x02
    1d34:	81 81       	ldd	r24, Z+1	; 0x01
    1d36:	88 2f       	mov	r24, r24
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	96 95       	lsr	r25
    1d3c:	98 2f       	mov	r25, r24
    1d3e:	88 27       	eor	r24, r24
    1d40:	97 95       	ror	r25
    1d42:	87 95       	ror	r24
    1d44:	28 2f       	mov	r18, r24
    1d46:	e9 81       	ldd	r30, Y+1	; 0x01
    1d48:	fa 81       	ldd	r31, Y+2	; 0x02
    1d4a:	81 81       	ldd	r24, Z+1	; 0x01
    1d4c:	88 2f       	mov	r24, r24
    1d4e:	90 e0       	ldi	r25, 0x00	; 0
    1d50:	00 24       	eor	r0, r0
    1d52:	96 95       	lsr	r25
    1d54:	87 95       	ror	r24
    1d56:	07 94       	ror	r0
    1d58:	96 95       	lsr	r25
    1d5a:	87 95       	ror	r24
    1d5c:	07 94       	ror	r0
    1d5e:	98 2f       	mov	r25, r24
    1d60:	80 2d       	mov	r24, r0
    1d62:	80 74       	andi	r24, 0x40	; 64
    1d64:	28 2b       	or	r18, r24
    1d66:	e9 81       	ldd	r30, Y+1	; 0x01
    1d68:	fa 81       	ldd	r31, Y+2	; 0x02
    1d6a:	81 81       	ldd	r24, Z+1	; 0x01
    1d6c:	88 2f       	mov	r24, r24
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	88 0f       	add	r24, r24
    1d72:	99 1f       	adc	r25, r25
    1d74:	88 0f       	add	r24, r24
    1d76:	99 1f       	adc	r25, r25
    1d78:	88 70       	andi	r24, 0x08	; 8
    1d7a:	28 2b       	or	r18, r24
    1d7c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d7e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d80:	84 81       	ldd	r24, Z+4	; 0x04
    1d82:	88 2f       	mov	r24, r24
    1d84:	90 e0       	ldi	r25, 0x00	; 0
    1d86:	82 95       	swap	r24
    1d88:	92 95       	swap	r25
    1d8a:	90 7f       	andi	r25, 0xF0	; 240
    1d8c:	98 27       	eor	r25, r24
    1d8e:	80 7f       	andi	r24, 0xF0	; 240
    1d90:	98 27       	eor	r25, r24
    1d92:	92 2f       	mov	r25, r18
    1d94:	98 2b       	or	r25, r24
    1d96:	e9 81       	ldd	r30, Y+1	; 0x01
    1d98:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9a:	80 81       	ld	r24, Z
    1d9c:	89 2b       	or	r24, r25
    1d9e:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM01-1)) & 0x08)
			| ((config_ptr ->OC)<<COM00) | ((config_ptr ->clock)<<CS00);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1da0:	e9 81       	ldd	r30, Y+1	; 0x01
    1da2:	fa 81       	ldd	r31, Y+2	; 0x02
    1da4:	81 81       	ldd	r24, Z+1	; 0x01
    1da6:	88 23       	and	r24, r24
    1da8:	41 f4       	brne	.+16     	; 0x1dba <TIMER0_init+0xae>
	{
		SET_BIT (TIMSK,TOIE0);                  /* Timer overflow Interrupt Enable */
    1daa:	a7 e5       	ldi	r26, 0x57	; 87
    1dac:	b0 e0       	ldi	r27, 0x00	; 0
    1dae:	e7 e5       	ldi	r30, 0x57	; 87
    1db0:	f0 e0       	ldi	r31, 0x00	; 0
    1db2:	80 81       	ld	r24, Z
    1db4:	81 60       	ori	r24, 0x01	; 1
    1db6:	8c 93       	st	X, r24
    1db8:	52 c0       	rjmp	.+164    	; 0x1e5e <TIMER0_init+0x152>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1dba:	e9 81       	ldd	r30, Y+1	; 0x01
    1dbc:	fa 81       	ldd	r31, Y+2	; 0x02
    1dbe:	81 81       	ldd	r24, Z+1	; 0x01
    1dc0:	82 30       	cpi	r24, 0x02	; 2
    1dc2:	79 f4       	brne	.+30     	; 0x1de2 <TIMER0_init+0xd6>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1dc4:	a7 e5       	ldi	r26, 0x57	; 87
    1dc6:	b0 e0       	ldi	r27, 0x00	; 0
    1dc8:	e7 e5       	ldi	r30, 0x57	; 87
    1dca:	f0 e0       	ldi	r31, 0x00	; 0
    1dcc:	80 81       	ld	r24, Z
    1dce:	82 60       	ori	r24, 0x02	; 2
    1dd0:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1dd2:	a1 e5       	ldi	r26, 0x51	; 81
    1dd4:	b0 e0       	ldi	r27, 0x00	; 0
    1dd6:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd8:	fa 81       	ldd	r31, Y+2	; 0x02
    1dda:	82 81       	ldd	r24, Z+2	; 0x02
    1ddc:	93 81       	ldd	r25, Z+3	; 0x03
    1dde:	8c 93       	st	X, r24
    1de0:	3e c0       	rjmp	.+124    	; 0x1e5e <TIMER0_init+0x152>
	}

	/* Square wave generator (Toggle) */
	else if ((config_ptr ->mode == COMP) & (config_ptr ->OC == TOGGLE))
    1de2:	e9 81       	ldd	r30, Y+1	; 0x01
    1de4:	fa 81       	ldd	r31, Y+2	; 0x02
    1de6:	81 81       	ldd	r24, Z+1	; 0x01
    1de8:	1c 82       	std	Y+4, r1	; 0x04
    1dea:	82 30       	cpi	r24, 0x02	; 2
    1dec:	11 f4       	brne	.+4      	; 0x1df2 <TIMER0_init+0xe6>
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	8c 83       	std	Y+4, r24	; 0x04
    1df2:	e9 81       	ldd	r30, Y+1	; 0x01
    1df4:	fa 81       	ldd	r31, Y+2	; 0x02
    1df6:	84 81       	ldd	r24, Z+4	; 0x04
    1df8:	1b 82       	std	Y+3, r1	; 0x03
    1dfa:	81 30       	cpi	r24, 0x01	; 1
    1dfc:	11 f4       	brne	.+4      	; 0x1e02 <TIMER0_init+0xf6>
    1dfe:	91 e0       	ldi	r25, 0x01	; 1
    1e00:	9b 83       	std	Y+3, r25	; 0x03
    1e02:	8c 81       	ldd	r24, Y+4	; 0x04
    1e04:	9b 81       	ldd	r25, Y+3	; 0x03
    1e06:	89 23       	and	r24, r25
    1e08:	88 23       	and	r24, r24
    1e0a:	b1 f0       	breq	.+44     	; 0x1e38 <TIMER0_init+0x12c>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1e0c:	a7 e5       	ldi	r26, 0x57	; 87
    1e0e:	b0 e0       	ldi	r27, 0x00	; 0
    1e10:	e7 e5       	ldi	r30, 0x57	; 87
    1e12:	f0 e0       	ldi	r31, 0x00	; 0
    1e14:	80 81       	ld	r24, Z
    1e16:	82 60       	ori	r24, 0x02	; 2
    1e18:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1e1a:	a7 e3       	ldi	r26, 0x37	; 55
    1e1c:	b0 e0       	ldi	r27, 0x00	; 0
    1e1e:	e7 e3       	ldi	r30, 0x37	; 55
    1e20:	f0 e0       	ldi	r31, 0x00	; 0
    1e22:	80 81       	ld	r24, Z
    1e24:	80 61       	ori	r24, 0x10	; 16
    1e26:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1e28:	a1 e5       	ldi	r26, 0x51	; 81
    1e2a:	b0 e0       	ldi	r27, 0x00	; 0
    1e2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e30:	82 81       	ldd	r24, Z+2	; 0x02
    1e32:	93 81       	ldd	r25, Z+3	; 0x03
    1e34:	8c 93       	st	X, r24
    1e36:	13 c0       	rjmp	.+38     	; 0x1e5e <TIMER0_init+0x152>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1e38:	e9 81       	ldd	r30, Y+1	; 0x01
    1e3a:	fa 81       	ldd	r31, Y+2	; 0x02
    1e3c:	81 81       	ldd	r24, Z+1	; 0x01
    1e3e:	83 30       	cpi	r24, 0x03	; 3
    1e40:	71 f4       	brne	.+28     	; 0x1e5e <TIMER0_init+0x152>
	{
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1e42:	a7 e3       	ldi	r26, 0x37	; 55
    1e44:	b0 e0       	ldi	r27, 0x00	; 0
    1e46:	e7 e3       	ldi	r30, 0x37	; 55
    1e48:	f0 e0       	ldi	r31, 0x00	; 0
    1e4a:	80 81       	ld	r24, Z
    1e4c:	80 61       	ori	r24, 0x10	; 16
    1e4e:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1e50:	a1 e5       	ldi	r26, 0x51	; 81
    1e52:	b0 e0       	ldi	r27, 0x00	; 0
    1e54:	e9 81       	ldd	r30, Y+1	; 0x01
    1e56:	fa 81       	ldd	r31, Y+2	; 0x02
    1e58:	82 81       	ldd	r24, Z+2	; 0x02
    1e5a:	93 81       	ldd	r25, Z+3	; 0x03
    1e5c:	8c 93       	st	X, r24
	}
}
    1e5e:	0f 90       	pop	r0
    1e60:	0f 90       	pop	r0
    1e62:	0f 90       	pop	r0
    1e64:	0f 90       	pop	r0
    1e66:	cf 91       	pop	r28
    1e68:	df 91       	pop	r29
    1e6a:	08 95       	ret

00001e6c <TIMER0_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER0_resetTimer(void)
{
    1e6c:	df 93       	push	r29
    1e6e:	cf 93       	push	r28
    1e70:	cd b7       	in	r28, 0x3d	; 61
    1e72:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    1e74:	e2 e5       	ldi	r30, 0x52	; 82
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	10 82       	st	Z, r1
}
    1e7a:	cf 91       	pop	r28
    1e7c:	df 91       	pop	r29
    1e7e:	08 95       	ret

00001e80 <TIMER0_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER0_stopTimer(void)
{
    1e80:	df 93       	push	r29
    1e82:	cf 93       	push	r28
    1e84:	cd b7       	in	r28, 0x3d	; 61
    1e86:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8;
    1e88:	a3 e5       	ldi	r26, 0x53	; 83
    1e8a:	b0 e0       	ldi	r27, 0x00	; 0
    1e8c:	e3 e5       	ldi	r30, 0x53	; 83
    1e8e:	f0 e0       	ldi	r31, 0x00	; 0
    1e90:	80 81       	ld	r24, Z
    1e92:	88 7f       	andi	r24, 0xF8	; 248
    1e94:	8c 93       	st	X, r24
}
    1e96:	cf 91       	pop	r28
    1e98:	df 91       	pop	r29
    1e9a:	08 95       	ret

00001e9c <TIMER0_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER0_Clock)
          ----------------------------------------------------*/
void TIMER0_restartTimer(void)
{
    1e9c:	df 93       	push	r29
    1e9e:	cf 93       	push	r28
    1ea0:	cd b7       	in	r28, 0x3d	; 61
    1ea2:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    1ea4:	a3 e5       	ldi	r26, 0x53	; 83
    1ea6:	b0 e0       	ldi	r27, 0x00	; 0
    1ea8:	e3 e5       	ldi	r30, 0x53	; 83
    1eaa:	f0 e0       	ldi	r31, 0x00	; 0
    1eac:	80 81       	ld	r24, Z
    1eae:	88 7f       	andi	r24, 0xF8	; 248
    1eb0:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= (g_T0clock << CS00 ) ;
    1eb2:	a3 e5       	ldi	r26, 0x53	; 83
    1eb4:	b0 e0       	ldi	r27, 0x00	; 0
    1eb6:	e3 e5       	ldi	r30, 0x53	; 83
    1eb8:	f0 e0       	ldi	r31, 0x00	; 0
    1eba:	90 81       	ld	r25, Z
    1ebc:	80 91 28 02 	lds	r24, 0x0228
    1ec0:	89 2b       	or	r24, r25
    1ec2:	8c 93       	st	X, r24
}
    1ec4:	cf 91       	pop	r28
    1ec6:	df 91       	pop	r29
    1ec8:	08 95       	ret

00001eca <TIMER0_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER0_ticks(const uint8 Ticks)
{
    1eca:	df 93       	push	r29
    1ecc:	cf 93       	push	r28
    1ece:	0f 92       	push	r0
    1ed0:	cd b7       	in	r28, 0x3d	; 61
    1ed2:	de b7       	in	r29, 0x3e	; 62
    1ed4:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    1ed6:	e1 e5       	ldi	r30, 0x51	; 81
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	89 81       	ldd	r24, Y+1	; 0x01
    1edc:	80 83       	st	Z, r24
}
    1ede:	0f 90       	pop	r0
    1ee0:	cf 91       	pop	r28
    1ee2:	df 91       	pop	r29
    1ee4:	08 95       	ret

00001ee6 <TIMER0_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_callBack (void (*ptr)(void))
{
    1ee6:	df 93       	push	r29
    1ee8:	cf 93       	push	r28
    1eea:	00 d0       	rcall	.+0      	; 0x1eec <TIMER0_callBack+0x6>
    1eec:	cd b7       	in	r28, 0x3d	; 61
    1eee:	de b7       	in	r29, 0x3e	; 62
    1ef0:	9a 83       	std	Y+2, r25	; 0x02
    1ef2:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER0_callBackPtr = ptr;
    1ef4:	89 81       	ldd	r24, Y+1	; 0x01
    1ef6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ef8:	90 93 21 02 	sts	0x0221, r25
    1efc:	80 93 20 02 	sts	0x0220, r24
}
    1f00:	0f 90       	pop	r0
    1f02:	0f 90       	pop	r0
    1f04:	cf 91       	pop	r28
    1f06:	df 91       	pop	r29
    1f08:	08 95       	ret

00001f0a <TIMER0_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_deinit (void)
{
    1f0a:	df 93       	push	r29
    1f0c:	cf 93       	push	r28
    1f0e:	cd b7       	in	r28, 0x3d	; 61
    1f10:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00;
    1f12:	e3 e5       	ldi	r30, 0x53	; 83
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	10 82       	st	Z, r1
}
    1f18:	cf 91       	pop	r28
    1f1a:	df 91       	pop	r29
    1f1c:	08 95       	ret

00001f1e <TIMER2_init>:
          -  2. Configure Control Register TCCR2 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER2_init (TIMER_ConfigType *config_ptr)
{
    1f1e:	df 93       	push	r29
    1f20:	cf 93       	push	r28
    1f22:	00 d0       	rcall	.+0      	; 0x1f24 <TIMER2_init+0x6>
    1f24:	cd b7       	in	r28, 0x3d	; 61
    1f26:	de b7       	in	r29, 0x3e	; 62
    1f28:	9a 83       	std	Y+2, r25	; 0x02
    1f2a:	89 83       	std	Y+1, r24	; 0x01
	g_T2clock = (config_ptr ->clock);
    1f2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f30:	80 81       	ld	r24, Z
    1f32:	80 93 2a 02 	sts	0x022A, r24
	/* Set Timer initial value to 0 */
	TCNT2 = 0;
    1f36:	e4 e4       	ldi	r30, 0x44	; 68
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	10 82       	st	Z, r1
-  1. FOC2 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM21:0(bit3,6) Waveform generation mode
-  3. COM21:0 Compare match output mode (OC)
-  3. CS22:0 Clock Select
----------------------------------------------------*/
	TCCR2 = (((config_ptr ->mode)<<FOC2)& 0x80) | (((config_ptr ->mode)<<WGM20)& 0x40)
    1f3c:	a5 e4       	ldi	r26, 0x45	; 69
    1f3e:	b0 e0       	ldi	r27, 0x00	; 0
    1f40:	e9 81       	ldd	r30, Y+1	; 0x01
    1f42:	fa 81       	ldd	r31, Y+2	; 0x02
    1f44:	81 81       	ldd	r24, Z+1	; 0x01
    1f46:	88 2f       	mov	r24, r24
    1f48:	90 e0       	ldi	r25, 0x00	; 0
    1f4a:	96 95       	lsr	r25
    1f4c:	98 2f       	mov	r25, r24
    1f4e:	88 27       	eor	r24, r24
    1f50:	97 95       	ror	r25
    1f52:	87 95       	ror	r24
    1f54:	28 2f       	mov	r18, r24
    1f56:	e9 81       	ldd	r30, Y+1	; 0x01
    1f58:	fa 81       	ldd	r31, Y+2	; 0x02
    1f5a:	81 81       	ldd	r24, Z+1	; 0x01
    1f5c:	88 2f       	mov	r24, r24
    1f5e:	90 e0       	ldi	r25, 0x00	; 0
    1f60:	00 24       	eor	r0, r0
    1f62:	96 95       	lsr	r25
    1f64:	87 95       	ror	r24
    1f66:	07 94       	ror	r0
    1f68:	96 95       	lsr	r25
    1f6a:	87 95       	ror	r24
    1f6c:	07 94       	ror	r0
    1f6e:	98 2f       	mov	r25, r24
    1f70:	80 2d       	mov	r24, r0
    1f72:	80 74       	andi	r24, 0x40	; 64
    1f74:	28 2b       	or	r18, r24
    1f76:	e9 81       	ldd	r30, Y+1	; 0x01
    1f78:	fa 81       	ldd	r31, Y+2	; 0x02
    1f7a:	81 81       	ldd	r24, Z+1	; 0x01
    1f7c:	88 2f       	mov	r24, r24
    1f7e:	90 e0       	ldi	r25, 0x00	; 0
    1f80:	88 0f       	add	r24, r24
    1f82:	99 1f       	adc	r25, r25
    1f84:	88 0f       	add	r24, r24
    1f86:	99 1f       	adc	r25, r25
    1f88:	88 70       	andi	r24, 0x08	; 8
    1f8a:	28 2b       	or	r18, r24
    1f8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1f8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1f90:	84 81       	ldd	r24, Z+4	; 0x04
    1f92:	88 2f       	mov	r24, r24
    1f94:	90 e0       	ldi	r25, 0x00	; 0
    1f96:	82 95       	swap	r24
    1f98:	92 95       	swap	r25
    1f9a:	90 7f       	andi	r25, 0xF0	; 240
    1f9c:	98 27       	eor	r25, r24
    1f9e:	80 7f       	andi	r24, 0xF0	; 240
    1fa0:	98 27       	eor	r25, r24
    1fa2:	92 2f       	mov	r25, r18
    1fa4:	98 2b       	or	r25, r24
    1fa6:	e9 81       	ldd	r30, Y+1	; 0x01
    1fa8:	fa 81       	ldd	r31, Y+2	; 0x02
    1faa:	80 81       	ld	r24, Z
    1fac:	89 2b       	or	r24, r25
    1fae:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM21-1)) & 0x08)
			| ((config_ptr ->OC)<<COM20) | ((config_ptr ->clock)<<CS20);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1fb0:	e9 81       	ldd	r30, Y+1	; 0x01
    1fb2:	fa 81       	ldd	r31, Y+2	; 0x02
    1fb4:	81 81       	ldd	r24, Z+1	; 0x01
    1fb6:	88 23       	and	r24, r24
    1fb8:	41 f4       	brne	.+16     	; 0x1fca <TIMER2_init+0xac>
	{
		SET_BIT (TIMSK,TOIE2);                  /* Timer overflow Interrupt Enable */
    1fba:	a7 e5       	ldi	r26, 0x57	; 87
    1fbc:	b0 e0       	ldi	r27, 0x00	; 0
    1fbe:	e7 e5       	ldi	r30, 0x57	; 87
    1fc0:	f0 e0       	ldi	r31, 0x00	; 0
    1fc2:	80 81       	ld	r24, Z
    1fc4:	80 64       	ori	r24, 0x40	; 64
    1fc6:	8c 93       	st	X, r24
    1fc8:	2e c0       	rjmp	.+92     	; 0x2026 <TIMER2_init+0x108>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1fca:	e9 81       	ldd	r30, Y+1	; 0x01
    1fcc:	fa 81       	ldd	r31, Y+2	; 0x02
    1fce:	81 81       	ldd	r24, Z+1	; 0x01
    1fd0:	82 30       	cpi	r24, 0x02	; 2
    1fd2:	b1 f4       	brne	.+44     	; 0x2000 <TIMER2_init+0xe2>
	{
		SET_BIT (TIMSK,OCIE2);
    1fd4:	a7 e5       	ldi	r26, 0x57	; 87
    1fd6:	b0 e0       	ldi	r27, 0x00	; 0
    1fd8:	e7 e5       	ldi	r30, 0x57	; 87
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	80 81       	ld	r24, Z
    1fde:	80 68       	ori	r24, 0x80	; 128
    1fe0:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB7);                    /* Compare match Interrupt Enable */
    1fe2:	a7 e3       	ldi	r26, 0x37	; 55
    1fe4:	b0 e0       	ldi	r27, 0x00	; 0
    1fe6:	e7 e3       	ldi	r30, 0x37	; 55
    1fe8:	f0 e0       	ldi	r31, 0x00	; 0
    1fea:	80 81       	ld	r24, Z
    1fec:	80 68       	ori	r24, 0x80	; 128
    1fee:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1ff0:	a3 e4       	ldi	r26, 0x43	; 67
    1ff2:	b0 e0       	ldi	r27, 0x00	; 0
    1ff4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ff6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ff8:	82 81       	ldd	r24, Z+2	; 0x02
    1ffa:	93 81       	ldd	r25, Z+3	; 0x03
    1ffc:	8c 93       	st	X, r24
    1ffe:	13 c0       	rjmp	.+38     	; 0x2026 <TIMER2_init+0x108>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    2000:	e9 81       	ldd	r30, Y+1	; 0x01
    2002:	fa 81       	ldd	r31, Y+2	; 0x02
    2004:	81 81       	ldd	r24, Z+1	; 0x01
    2006:	83 30       	cpi	r24, 0x03	; 3
    2008:	71 f4       	brne	.+28     	; 0x2026 <TIMER2_init+0x108>
	{
		SET_BIT (DDRB,PB7);                     /* Configure PB7/OC2 Pin as output pin */
    200a:	a7 e3       	ldi	r26, 0x37	; 55
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	e7 e3       	ldi	r30, 0x37	; 55
    2010:	f0 e0       	ldi	r31, 0x00	; 0
    2012:	80 81       	ld	r24, Z
    2014:	80 68       	ori	r24, 0x80	; 128
    2016:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    2018:	a3 e4       	ldi	r26, 0x43	; 67
    201a:	b0 e0       	ldi	r27, 0x00	; 0
    201c:	e9 81       	ldd	r30, Y+1	; 0x01
    201e:	fa 81       	ldd	r31, Y+2	; 0x02
    2020:	82 81       	ldd	r24, Z+2	; 0x02
    2022:	93 81       	ldd	r25, Z+3	; 0x03
    2024:	8c 93       	st	X, r24
	}
}
    2026:	0f 90       	pop	r0
    2028:	0f 90       	pop	r0
    202a:	cf 91       	pop	r28
    202c:	df 91       	pop	r29
    202e:	08 95       	ret

00002030 <TIMER2_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER2_resetTimer(void)
{
    2030:	df 93       	push	r29
    2032:	cf 93       	push	r28
    2034:	cd b7       	in	r28, 0x3d	; 61
    2036:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    2038:	e4 e4       	ldi	r30, 0x44	; 68
    203a:	f0 e0       	ldi	r31, 0x00	; 0
    203c:	10 82       	st	Z, r1
}
    203e:	cf 91       	pop	r28
    2040:	df 91       	pop	r29
    2042:	08 95       	ret

00002044 <TIMER2_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER2_stopTimer(void)
{
    2044:	df 93       	push	r29
    2046:	cf 93       	push	r28
    2048:	cd b7       	in	r28, 0x3d	; 61
    204a:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8;
    204c:	a5 e4       	ldi	r26, 0x45	; 69
    204e:	b0 e0       	ldi	r27, 0x00	; 0
    2050:	e5 e4       	ldi	r30, 0x45	; 69
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	80 81       	ld	r24, Z
    2056:	88 7f       	andi	r24, 0xF8	; 248
    2058:	8c 93       	st	X, r24
}
    205a:	cf 91       	pop	r28
    205c:	df 91       	pop	r29
    205e:	08 95       	ret

00002060 <TIMER2_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER2_Clock)
          ----------------------------------------------------*/
void TIMER2_restartTimer(void)
{
    2060:	df 93       	push	r29
    2062:	cf 93       	push	r28
    2064:	cd b7       	in	r28, 0x3d	; 61
    2066:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    2068:	a5 e4       	ldi	r26, 0x45	; 69
    206a:	b0 e0       	ldi	r27, 0x00	; 0
    206c:	e5 e4       	ldi	r30, 0x45	; 69
    206e:	f0 e0       	ldi	r31, 0x00	; 0
    2070:	80 81       	ld	r24, Z
    2072:	88 7f       	andi	r24, 0xF8	; 248
    2074:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= (g_T2clock << CS00 ) ;
    2076:	a5 e4       	ldi	r26, 0x45	; 69
    2078:	b0 e0       	ldi	r27, 0x00	; 0
    207a:	e5 e4       	ldi	r30, 0x45	; 69
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	90 81       	ld	r25, Z
    2080:	80 91 2a 02 	lds	r24, 0x022A
    2084:	89 2b       	or	r24, r25
    2086:	8c 93       	st	X, r24
}
    2088:	cf 91       	pop	r28
    208a:	df 91       	pop	r29
    208c:	08 95       	ret

0000208e <TIMER2_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER2_ticks(const uint8 Ticks)
{
    208e:	df 93       	push	r29
    2090:	cf 93       	push	r28
    2092:	0f 92       	push	r0
    2094:	cd b7       	in	r28, 0x3d	; 61
    2096:	de b7       	in	r29, 0x3e	; 62
    2098:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    209a:	e3 e4       	ldi	r30, 0x43	; 67
    209c:	f0 e0       	ldi	r31, 0x00	; 0
    209e:	89 81       	ldd	r24, Y+1	; 0x01
    20a0:	80 83       	st	Z, r24
}
    20a2:	0f 90       	pop	r0
    20a4:	cf 91       	pop	r28
    20a6:	df 91       	pop	r29
    20a8:	08 95       	ret

000020aa <TIMER2_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_callBack (void (*ptr)(void))
{
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	00 d0       	rcall	.+0      	; 0x20b0 <TIMER2_callBack+0x6>
    20b0:	cd b7       	in	r28, 0x3d	; 61
    20b2:	de b7       	in	r29, 0x3e	; 62
    20b4:	9a 83       	std	Y+2, r25	; 0x02
    20b6:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER2_callBackPtr = ptr;
    20b8:	89 81       	ldd	r24, Y+1	; 0x01
    20ba:	9a 81       	ldd	r25, Y+2	; 0x02
    20bc:	90 93 23 02 	sts	0x0223, r25
    20c0:	80 93 22 02 	sts	0x0222, r24
}
    20c4:	0f 90       	pop	r0
    20c6:	0f 90       	pop	r0
    20c8:	cf 91       	pop	r28
    20ca:	df 91       	pop	r29
    20cc:	08 95       	ret

000020ce <TIMER2_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_deinit (void)
{
    20ce:	df 93       	push	r29
    20d0:	cf 93       	push	r28
    20d2:	cd b7       	in	r28, 0x3d	; 61
    20d4:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x00;
    20d6:	e5 e4       	ldi	r30, 0x45	; 69
    20d8:	f0 e0       	ldi	r31, 0x00	; 0
    20da:	10 82       	st	Z, r1
}
    20dc:	cf 91       	pop	r28
    20de:	df 91       	pop	r29
    20e0:	08 95       	ret

000020e2 <TIMER1_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER1_init(TIMER_ConfigType *Config_ptr)
{
    20e2:	df 93       	push	r29
    20e4:	cf 93       	push	r28
    20e6:	00 d0       	rcall	.+0      	; 0x20e8 <TIMER1_init+0x6>
    20e8:	cd b7       	in	r28, 0x3d	; 61
    20ea:	de b7       	in	r29, 0x3e	; 62
    20ec:	9a 83       	std	Y+2, r25	; 0x02
    20ee:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    20f0:	e9 81       	ldd	r30, Y+1	; 0x01
    20f2:	fa 81       	ldd	r31, Y+2	; 0x02
    20f4:	80 81       	ld	r24, Z
    20f6:	80 93 29 02 	sts	0x0229, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    20fa:	e9 81       	ldd	r30, Y+1	; 0x01
    20fc:	fa 81       	ldd	r31, Y+2	; 0x02
    20fe:	81 81       	ldd	r24, Z+1	; 0x01
    2100:	88 23       	and	r24, r24
    2102:	b1 f4       	brne	.+44     	; 0x2130 <TIMER1_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    2104:	ec e4       	ldi	r30, 0x4C	; 76
    2106:	f0 e0       	ldi	r31, 0x00	; 0
    2108:	11 82       	std	Z+1, r1	; 0x01
    210a:	10 82       	st	Z, r1

		/*  Enable TIMER1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    210c:	a7 e5       	ldi	r26, 0x57	; 87
    210e:	b0 e0       	ldi	r27, 0x00	; 0
    2110:	e7 e5       	ldi	r30, 0x57	; 87
    2112:	f0 e0       	ldi	r31, 0x00	; 0
    2114:	80 81       	ld	r24, Z
    2116:	84 60       	ori	r24, 0x04	; 4
    2118:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C) ;
    211a:	ea e7       	ldi	r30, 0x7A	; 122
    211c:	f0 e0       	ldi	r31, 0x00	; 0
    211e:	80 ee       	ldi	r24, 0xE0	; 224
    2120:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    2122:	ae e4       	ldi	r26, 0x4E	; 78
    2124:	b0 e0       	ldi	r27, 0x00	; 0
    2126:	e9 81       	ldd	r30, Y+1	; 0x01
    2128:	fa 81       	ldd	r31, Y+2	; 0x02
    212a:	80 81       	ld	r24, Z
    212c:	8c 93       	st	X, r24
    212e:	58 c1       	rjmp	.+688    	; 0x23e0 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2130:	e9 81       	ldd	r30, Y+1	; 0x01
    2132:	fa 81       	ldd	r31, Y+2	; 0x02
    2134:	81 81       	ldd	r24, Z+1	; 0x01
    2136:	82 30       	cpi	r24, 0x02	; 2
    2138:	09 f0       	breq	.+2      	; 0x213c <TIMER1_init+0x5a>
    213a:	63 c0       	rjmp	.+198    	; 0x2202 <TIMER1_init+0x120>
	{

		/* Channels interrupt Enable */
		TIMSK |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << OCIE1C);
    213c:	a7 e5       	ldi	r26, 0x57	; 87
    213e:	b0 e0       	ldi	r27, 0x00	; 0
    2140:	e7 e5       	ldi	r30, 0x57	; 87
    2142:	f0 e0       	ldi	r31, 0x00	; 0
    2144:	80 81       	ld	r24, Z
    2146:	89 61       	ori	r24, 0x19	; 25
    2148:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0;
    214a:	ec e4       	ldi	r30, 0x4C	; 76
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	11 82       	std	Z+1, r1	; 0x01
    2150:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    2152:	aa e4       	ldi	r26, 0x4A	; 74
    2154:	b0 e0       	ldi	r27, 0x00	; 0
    2156:	e9 81       	ldd	r30, Y+1	; 0x01
    2158:	fa 81       	ldd	r31, Y+2	; 0x02
    215a:	82 81       	ldd	r24, Z+2	; 0x02
    215c:	93 81       	ldd	r25, Z+3	; 0x03
    215e:	11 96       	adiw	r26, 0x01	; 1
    2160:	9c 93       	st	X, r25
    2162:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    2164:	a8 e4       	ldi	r26, 0x48	; 72
    2166:	b0 e0       	ldi	r27, 0x00	; 0
    2168:	e9 81       	ldd	r30, Y+1	; 0x01
    216a:	fa 81       	ldd	r31, Y+2	; 0x02
    216c:	85 81       	ldd	r24, Z+5	; 0x05
    216e:	96 81       	ldd	r25, Z+6	; 0x06
    2170:	11 96       	adiw	r26, 0x01	; 1
    2172:	9c 93       	st	X, r25
    2174:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    2176:	a8 e7       	ldi	r26, 0x78	; 120
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e9 81       	ldd	r30, Y+1	; 0x01
    217c:	fa 81       	ldd	r31, Y+2	; 0x02
    217e:	80 85       	ldd	r24, Z+8	; 0x08
    2180:	91 85       	ldd	r25, Z+9	; 0x09
    2182:	11 96       	adiw	r26, 0x01	; 1
    2184:	9c 93       	st	X, r25
    2186:	8e 93       	st	-X, r24
		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    2188:	a6 e4       	ldi	r26, 0x46	; 70
    218a:	b0 e0       	ldi	r27, 0x00	; 0
    218c:	e9 81       	ldd	r30, Y+1	; 0x01
    218e:	fa 81       	ldd	r31, Y+2	; 0x02
    2190:	83 85       	ldd	r24, Z+11	; 0x0b
    2192:	94 85       	ldd	r25, Z+12	; 0x0c
    2194:	11 96       	adiw	r26, 0x01	; 1
    2196:	9c 93       	st	X, r25
    2198:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    219a:	af e4       	ldi	r26, 0x4F	; 79
    219c:	b0 e0       	ldi	r27, 0x00	; 0
    219e:	e9 81       	ldd	r30, Y+1	; 0x01
    21a0:	fa 81       	ldd	r31, Y+2	; 0x02
    21a2:	84 81       	ldd	r24, Z+4	; 0x04
    21a4:	88 2f       	mov	r24, r24
    21a6:	90 e0       	ldi	r25, 0x00	; 0
    21a8:	00 24       	eor	r0, r0
    21aa:	96 95       	lsr	r25
    21ac:	87 95       	ror	r24
    21ae:	07 94       	ror	r0
    21b0:	96 95       	lsr	r25
    21b2:	87 95       	ror	r24
    21b4:	07 94       	ror	r0
    21b6:	98 2f       	mov	r25, r24
    21b8:	80 2d       	mov	r24, r0
    21ba:	28 2f       	mov	r18, r24
    21bc:	e9 81       	ldd	r30, Y+1	; 0x01
    21be:	fa 81       	ldd	r31, Y+2	; 0x02
    21c0:	87 81       	ldd	r24, Z+7	; 0x07
    21c2:	88 2f       	mov	r24, r24
    21c4:	90 e0       	ldi	r25, 0x00	; 0
    21c6:	82 95       	swap	r24
    21c8:	92 95       	swap	r25
    21ca:	90 7f       	andi	r25, 0xF0	; 240
    21cc:	98 27       	eor	r25, r24
    21ce:	80 7f       	andi	r24, 0xF0	; 240
    21d0:	98 27       	eor	r25, r24
    21d2:	28 2b       	or	r18, r24
    21d4:	e9 81       	ldd	r30, Y+1	; 0x01
    21d6:	fa 81       	ldd	r31, Y+2	; 0x02
    21d8:	82 85       	ldd	r24, Z+10	; 0x0a
    21da:	88 2f       	mov	r24, r24
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    21de:	88 0f       	add	r24, r24
    21e0:	99 1f       	adc	r25, r25
    21e2:	88 0f       	add	r24, r24
    21e4:	99 1f       	adc	r25, r25
    21e6:	82 2b       	or	r24, r18
    21e8:	8c 93       	st	X, r24
				| ((Config_ptr->OC1C) << COM1C0);
		TCCR1B = (1 << WGM12) | ((Config_ptr->clock) << CS10);
    21ea:	ae e4       	ldi	r26, 0x4E	; 78
    21ec:	b0 e0       	ldi	r27, 0x00	; 0
    21ee:	e9 81       	ldd	r30, Y+1	; 0x01
    21f0:	fa 81       	ldd	r31, Y+2	; 0x02
    21f2:	80 81       	ld	r24, Z
    21f4:	88 60       	ori	r24, 0x08	; 8
    21f6:	8c 93       	st	X, r24
		TCCR1C = (1 << FOC1A) | (1 << FOC1B) | (1 << FOC1C);
    21f8:	ea e7       	ldi	r30, 0x7A	; 122
    21fa:	f0 e0       	ldi	r31, 0x00	; 0
    21fc:	80 ee       	ldi	r24, 0xE0	; 224
    21fe:	80 83       	st	Z, r24
    2200:	ef c0       	rjmp	.+478    	; 0x23e0 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    2202:	e9 81       	ldd	r30, Y+1	; 0x01
    2204:	fa 81       	ldd	r31, Y+2	; 0x02
    2206:	81 81       	ldd	r24, Z+1	; 0x01
    2208:	81 30       	cpi	r24, 0x01	; 1
    220a:	09 f0       	breq	.+2      	; 0x220e <TIMER1_init+0x12c>
    220c:	6f c0       	rjmp	.+222    	; 0x22ec <TIMER1_init+0x20a>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    220e:	a7 e3       	ldi	r26, 0x37	; 55
    2210:	b0 e0       	ldi	r27, 0x00	; 0
    2212:	e7 e3       	ldi	r30, 0x37	; 55
    2214:	f0 e0       	ldi	r31, 0x00	; 0
    2216:	80 81       	ld	r24, Z
    2218:	80 62       	ori	r24, 0x20	; 32
    221a:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    221c:	a7 e3       	ldi	r26, 0x37	; 55
    221e:	b0 e0       	ldi	r27, 0x00	; 0
    2220:	e7 e3       	ldi	r30, 0x37	; 55
    2222:	f0 e0       	ldi	r31, 0x00	; 0
    2224:	80 81       	ld	r24, Z
    2226:	80 64       	ori	r24, 0x40	; 64
    2228:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    222a:	a7 e3       	ldi	r26, 0x37	; 55
    222c:	b0 e0       	ldi	r27, 0x00	; 0
    222e:	e7 e3       	ldi	r30, 0x37	; 55
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	80 68       	ori	r24, 0x80	; 128
    2236:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    2238:	a7 e5       	ldi	r26, 0x57	; 87
    223a:	b0 e0       	ldi	r27, 0x00	; 0
    223c:	e7 e5       	ldi	r30, 0x57	; 87
    223e:	f0 e0       	ldi	r31, 0x00	; 0
    2240:	80 81       	ld	r24, Z
    2242:	89 61       	ori	r24, 0x19	; 25
    2244:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    2246:	ec e4       	ldi	r30, 0x4C	; 76
    2248:	f0 e0       	ldi	r31, 0x00	; 0
    224a:	11 82       	std	Z+1, r1	; 0x01
    224c:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    224e:	aa e4       	ldi	r26, 0x4A	; 74
    2250:	b0 e0       	ldi	r27, 0x00	; 0
    2252:	e9 81       	ldd	r30, Y+1	; 0x01
    2254:	fa 81       	ldd	r31, Y+2	; 0x02
    2256:	82 81       	ldd	r24, Z+2	; 0x02
    2258:	93 81       	ldd	r25, Z+3	; 0x03
    225a:	11 96       	adiw	r26, 0x01	; 1
    225c:	9c 93       	st	X, r25
    225e:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    2260:	a8 e4       	ldi	r26, 0x48	; 72
    2262:	b0 e0       	ldi	r27, 0x00	; 0
    2264:	e9 81       	ldd	r30, Y+1	; 0x01
    2266:	fa 81       	ldd	r31, Y+2	; 0x02
    2268:	85 81       	ldd	r24, Z+5	; 0x05
    226a:	96 81       	ldd	r25, Z+6	; 0x06
    226c:	11 96       	adiw	r26, 0x01	; 1
    226e:	9c 93       	st	X, r25
    2270:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    2272:	a8 e7       	ldi	r26, 0x78	; 120
    2274:	b0 e0       	ldi	r27, 0x00	; 0
    2276:	e9 81       	ldd	r30, Y+1	; 0x01
    2278:	fa 81       	ldd	r31, Y+2	; 0x02
    227a:	80 85       	ldd	r24, Z+8	; 0x08
    227c:	91 85       	ldd	r25, Z+9	; 0x09
    227e:	11 96       	adiw	r26, 0x01	; 1
    2280:	9c 93       	st	X, r25
    2282:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0) | ((Config_ptr->OC1C) << COM1C0);
    2284:	af e4       	ldi	r26, 0x4F	; 79
    2286:	b0 e0       	ldi	r27, 0x00	; 0
    2288:	e9 81       	ldd	r30, Y+1	; 0x01
    228a:	fa 81       	ldd	r31, Y+2	; 0x02
    228c:	84 81       	ldd	r24, Z+4	; 0x04
    228e:	88 2f       	mov	r24, r24
    2290:	90 e0       	ldi	r25, 0x00	; 0
    2292:	00 24       	eor	r0, r0
    2294:	96 95       	lsr	r25
    2296:	87 95       	ror	r24
    2298:	07 94       	ror	r0
    229a:	96 95       	lsr	r25
    229c:	87 95       	ror	r24
    229e:	07 94       	ror	r0
    22a0:	98 2f       	mov	r25, r24
    22a2:	80 2d       	mov	r24, r0
    22a4:	28 2f       	mov	r18, r24
    22a6:	e9 81       	ldd	r30, Y+1	; 0x01
    22a8:	fa 81       	ldd	r31, Y+2	; 0x02
    22aa:	87 81       	ldd	r24, Z+7	; 0x07
    22ac:	88 2f       	mov	r24, r24
    22ae:	90 e0       	ldi	r25, 0x00	; 0
    22b0:	82 95       	swap	r24
    22b2:	92 95       	swap	r25
    22b4:	90 7f       	andi	r25, 0xF0	; 240
    22b6:	98 27       	eor	r25, r24
    22b8:	80 7f       	andi	r24, 0xF0	; 240
    22ba:	98 27       	eor	r25, r24
    22bc:	28 2b       	or	r18, r24
    22be:	e9 81       	ldd	r30, Y+1	; 0x01
    22c0:	fa 81       	ldd	r31, Y+2	; 0x02
    22c2:	82 85       	ldd	r24, Z+10	; 0x0a
    22c4:	88 2f       	mov	r24, r24
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	88 0f       	add	r24, r24
    22ca:	99 1f       	adc	r25, r25
    22cc:	88 0f       	add	r24, r24
    22ce:	99 1f       	adc	r25, r25
    22d0:	82 2b       	or	r24, r18
    22d2:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    22d4:	ae e4       	ldi	r26, 0x4E	; 78
    22d6:	b0 e0       	ldi	r27, 0x00	; 0
    22d8:	e9 81       	ldd	r30, Y+1	; 0x01
    22da:	fa 81       	ldd	r31, Y+2	; 0x02
    22dc:	80 81       	ld	r24, Z
    22de:	88 60       	ori	r24, 0x08	; 8
    22e0:	8c 93       	st	X, r24
		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    22e2:	ea e7       	ldi	r30, 0x7A	; 122
    22e4:	f0 e0       	ldi	r31, 0x00	; 0
    22e6:	80 ee       	ldi	r24, 0xE0	; 224
    22e8:	80 83       	st	Z, r24
    22ea:	7a c0       	rjmp	.+244    	; 0x23e0 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    22ec:	e9 81       	ldd	r30, Y+1	; 0x01
    22ee:	fa 81       	ldd	r31, Y+2	; 0x02
    22f0:	81 81       	ldd	r24, Z+1	; 0x01
    22f2:	83 30       	cpi	r24, 0x03	; 3
    22f4:	09 f0       	breq	.+2      	; 0x22f8 <TIMER1_init+0x216>
    22f6:	74 c0       	rjmp	.+232    	; 0x23e0 <TIMER1_init+0x2fe>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    22f8:	a7 e3       	ldi	r26, 0x37	; 55
    22fa:	b0 e0       	ldi	r27, 0x00	; 0
    22fc:	e7 e3       	ldi	r30, 0x37	; 55
    22fe:	f0 e0       	ldi	r31, 0x00	; 0
    2300:	80 81       	ld	r24, Z
    2302:	80 62       	ori	r24, 0x20	; 32
    2304:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    2306:	a7 e3       	ldi	r26, 0x37	; 55
    2308:	b0 e0       	ldi	r27, 0x00	; 0
    230a:	e7 e3       	ldi	r30, 0x37	; 55
    230c:	f0 e0       	ldi	r31, 0x00	; 0
    230e:	80 81       	ld	r24, Z
    2310:	80 64       	ori	r24, 0x40	; 64
    2312:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    2314:	a7 e3       	ldi	r26, 0x37	; 55
    2316:	b0 e0       	ldi	r27, 0x00	; 0
    2318:	e7 e3       	ldi	r30, 0x37	; 55
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	80 81       	ld	r24, Z
    231e:	80 68       	ori	r24, 0x80	; 128
    2320:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    2322:	ec e4       	ldi	r30, 0x4C	; 76
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	11 82       	std	Z+1, r1	; 0x01
    2328:	10 82       	st	Z, r1

		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    232a:	a7 e5       	ldi	r26, 0x57	; 87
    232c:	b0 e0       	ldi	r27, 0x00	; 0
    232e:	e7 e5       	ldi	r30, 0x57	; 87
    2330:	f0 e0       	ldi	r31, 0x00	; 0
    2332:	80 81       	ld	r24, Z
    2334:	89 61       	ori	r24, 0x19	; 25
    2336:	8c 93       	st	X, r24

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    2338:	aa e4       	ldi	r26, 0x4A	; 74
    233a:	b0 e0       	ldi	r27, 0x00	; 0
    233c:	e9 81       	ldd	r30, Y+1	; 0x01
    233e:	fa 81       	ldd	r31, Y+2	; 0x02
    2340:	82 81       	ldd	r24, Z+2	; 0x02
    2342:	93 81       	ldd	r25, Z+3	; 0x03
    2344:	11 96       	adiw	r26, 0x01	; 1
    2346:	9c 93       	st	X, r25
    2348:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    234a:	a8 e4       	ldi	r26, 0x48	; 72
    234c:	b0 e0       	ldi	r27, 0x00	; 0
    234e:	e9 81       	ldd	r30, Y+1	; 0x01
    2350:	fa 81       	ldd	r31, Y+2	; 0x02
    2352:	85 81       	ldd	r24, Z+5	; 0x05
    2354:	96 81       	ldd	r25, Z+6	; 0x06
    2356:	11 96       	adiw	r26, 0x01	; 1
    2358:	9c 93       	st	X, r25
    235a:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    235c:	a8 e7       	ldi	r26, 0x78	; 120
    235e:	b0 e0       	ldi	r27, 0x00	; 0
    2360:	e9 81       	ldd	r30, Y+1	; 0x01
    2362:	fa 81       	ldd	r31, Y+2	; 0x02
    2364:	80 85       	ldd	r24, Z+8	; 0x08
    2366:	91 85       	ldd	r25, Z+9	; 0x09
    2368:	11 96       	adiw	r26, 0x01	; 1
    236a:	9c 93       	st	X, r25
    236c:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    236e:	a6 e4       	ldi	r26, 0x46	; 70
    2370:	b0 e0       	ldi	r27, 0x00	; 0
    2372:	e9 81       	ldd	r30, Y+1	; 0x01
    2374:	fa 81       	ldd	r31, Y+2	; 0x02
    2376:	83 85       	ldd	r24, Z+11	; 0x0b
    2378:	94 85       	ldd	r25, Z+12	; 0x0c
    237a:	11 96       	adiw	r26, 0x01	; 1
    237c:	9c 93       	st	X, r25
    237e:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 *
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    2380:	af e4       	ldi	r26, 0x4F	; 79
    2382:	b0 e0       	ldi	r27, 0x00	; 0
    2384:	e9 81       	ldd	r30, Y+1	; 0x01
    2386:	fa 81       	ldd	r31, Y+2	; 0x02
    2388:	84 81       	ldd	r24, Z+4	; 0x04
    238a:	88 2f       	mov	r24, r24
    238c:	90 e0       	ldi	r25, 0x00	; 0
    238e:	00 24       	eor	r0, r0
    2390:	96 95       	lsr	r25
    2392:	87 95       	ror	r24
    2394:	07 94       	ror	r0
    2396:	96 95       	lsr	r25
    2398:	87 95       	ror	r24
    239a:	07 94       	ror	r0
    239c:	98 2f       	mov	r25, r24
    239e:	80 2d       	mov	r24, r0
    23a0:	28 2f       	mov	r18, r24
    23a2:	e9 81       	ldd	r30, Y+1	; 0x01
    23a4:	fa 81       	ldd	r31, Y+2	; 0x02
    23a6:	87 81       	ldd	r24, Z+7	; 0x07
    23a8:	88 2f       	mov	r24, r24
    23aa:	90 e0       	ldi	r25, 0x00	; 0
    23ac:	82 95       	swap	r24
    23ae:	92 95       	swap	r25
    23b0:	90 7f       	andi	r25, 0xF0	; 240
    23b2:	98 27       	eor	r25, r24
    23b4:	80 7f       	andi	r24, 0xF0	; 240
    23b6:	98 27       	eor	r25, r24
    23b8:	28 2b       	or	r18, r24
    23ba:	e9 81       	ldd	r30, Y+1	; 0x01
    23bc:	fa 81       	ldd	r31, Y+2	; 0x02
    23be:	82 85       	ldd	r24, Z+10	; 0x0a
    23c0:	88 2f       	mov	r24, r24
    23c2:	90 e0       	ldi	r25, 0x00	; 0
    23c4:	88 0f       	add	r24, r24
    23c6:	99 1f       	adc	r25, r25
    23c8:	88 0f       	add	r24, r24
    23ca:	99 1f       	adc	r25, r25
    23cc:	82 2b       	or	r24, r18
    23ce:	82 60       	ori	r24, 0x02	; 2
    23d0:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM1C0) | (1<<WGM11);

		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    23d2:	ae e4       	ldi	r26, 0x4E	; 78
    23d4:	b0 e0       	ldi	r27, 0x00	; 0
    23d6:	e9 81       	ldd	r30, Y+1	; 0x01
    23d8:	fa 81       	ldd	r31, Y+2	; 0x02
    23da:	80 81       	ld	r24, Z
    23dc:	88 61       	ori	r24, 0x18	; 24
    23de:	8c 93       	st	X, r24
	}
}
    23e0:	0f 90       	pop	r0
    23e2:	0f 90       	pop	r0
    23e4:	cf 91       	pop	r28
    23e6:	df 91       	pop	r29
    23e8:	08 95       	ret

000023ea <TIMER1_resetTimer>:

/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER1_resetTimer(void)
{
    23ea:	df 93       	push	r29
    23ec:	cf 93       	push	r28
    23ee:	cd b7       	in	r28, 0x3d	; 61
    23f0:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    23f2:	ec e4       	ldi	r30, 0x4C	; 76
    23f4:	f0 e0       	ldi	r31, 0x00	; 0
    23f6:	11 82       	std	Z+1, r1	; 0x01
    23f8:	10 82       	st	Z, r1
}
    23fa:	cf 91       	pop	r28
    23fc:	df 91       	pop	r29
    23fe:	08 95       	ret

00002400 <TIMER1_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_stopTimer(void)
{
    2400:	df 93       	push	r29
    2402:	cf 93       	push	r28
    2404:	cd b7       	in	r28, 0x3d	; 61
    2406:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2408:	ae e4       	ldi	r26, 0x4E	; 78
    240a:	b0 e0       	ldi	r27, 0x00	; 0
    240c:	ee e4       	ldi	r30, 0x4E	; 78
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	80 81       	ld	r24, Z
    2412:	88 7f       	andi	r24, 0xF8	; 248
    2414:	8c 93       	st	X, r24
}
    2416:	cf 91       	pop	r28
    2418:	df 91       	pop	r29
    241a:	08 95       	ret

0000241c <TIMER1_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_restartTimer(void)
{
    241c:	df 93       	push	r29
    241e:	cf 93       	push	r28
    2420:	cd b7       	in	r28, 0x3d	; 61
    2422:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2424:	ae e4       	ldi	r26, 0x4E	; 78
    2426:	b0 e0       	ldi	r27, 0x00	; 0
    2428:	ee e4       	ldi	r30, 0x4E	; 78
    242a:	f0 e0       	ldi	r31, 0x00	; 0
    242c:	80 81       	ld	r24, Z
    242e:	88 7f       	andi	r24, 0xF8	; 248
    2430:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    2432:	ae e4       	ldi	r26, 0x4E	; 78
    2434:	b0 e0       	ldi	r27, 0x00	; 0
    2436:	ee e4       	ldi	r30, 0x4E	; 78
    2438:	f0 e0       	ldi	r31, 0x00	; 0
    243a:	90 81       	ld	r25, Z
    243c:	80 91 29 02 	lds	r24, 0x0229
    2440:	89 2b       	or	r24, r25
    2442:	8c 93       	st	X, r24
}
    2444:	cf 91       	pop	r28
    2446:	df 91       	pop	r29
    2448:	08 95       	ret

0000244a <TIMER1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    244a:	df 93       	push	r29
    244c:	cf 93       	push	r28
    244e:	00 d0       	rcall	.+0      	; 0x2450 <TIMER1_Ticks+0x6>
    2450:	00 d0       	rcall	.+0      	; 0x2452 <TIMER1_Ticks+0x8>
    2452:	cd b7       	in	r28, 0x3d	; 61
    2454:	de b7       	in	r29, 0x3e	; 62
    2456:	9a 83       	std	Y+2, r25	; 0x02
    2458:	89 83       	std	Y+1, r24	; 0x01
    245a:	7c 83       	std	Y+4, r23	; 0x04
    245c:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    245e:	ea e4       	ldi	r30, 0x4A	; 74
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	89 81       	ldd	r24, Y+1	; 0x01
    2464:	9a 81       	ldd	r25, Y+2	; 0x02
    2466:	91 83       	std	Z+1, r25	; 0x01
    2468:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    246a:	e8 e4       	ldi	r30, 0x48	; 72
    246c:	f0 e0       	ldi	r31, 0x00	; 0
    246e:	8b 81       	ldd	r24, Y+3	; 0x03
    2470:	9c 81       	ldd	r25, Y+4	; 0x04
    2472:	91 83       	std	Z+1, r25	; 0x01
    2474:	80 83       	st	Z, r24
}
    2476:	0f 90       	pop	r0
    2478:	0f 90       	pop	r0
    247a:	0f 90       	pop	r0
    247c:	0f 90       	pop	r0
    247e:	cf 91       	pop	r28
    2480:	df 91       	pop	r29
    2482:	08 95       	ret

00002484 <TIMER1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER1_setCallBack(void(*a_ptr)(void))
{
    2484:	df 93       	push	r29
    2486:	cf 93       	push	r28
    2488:	00 d0       	rcall	.+0      	; 0x248a <TIMER1_setCallBack+0x6>
    248a:	cd b7       	in	r28, 0x3d	; 61
    248c:	de b7       	in	r29, 0x3e	; 62
    248e:	9a 83       	std	Y+2, r25	; 0x02
    2490:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    2492:	89 81       	ldd	r24, Y+1	; 0x01
    2494:	9a 81       	ldd	r25, Y+2	; 0x02
    2496:	90 93 25 02 	sts	0x0225, r25
    249a:	80 93 24 02 	sts	0x0224, r24
}
    249e:	0f 90       	pop	r0
    24a0:	0f 90       	pop	r0
    24a2:	cf 91       	pop	r28
    24a4:	df 91       	pop	r29
    24a6:	08 95       	ret

000024a8 <TIMER1_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER1_deinit (void)
{
    24a8:	df 93       	push	r29
    24aa:	cf 93       	push	r28
    24ac:	cd b7       	in	r28, 0x3d	; 61
    24ae:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    24b0:	ef e4       	ldi	r30, 0x4F	; 79
    24b2:	f0 e0       	ldi	r31, 0x00	; 0
    24b4:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    24b6:	ee e4       	ldi	r30, 0x4E	; 78
    24b8:	f0 e0       	ldi	r31, 0x00	; 0
    24ba:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    24bc:	ea e7       	ldi	r30, 0x7A	; 122
    24be:	f0 e0       	ldi	r31, 0x00	; 0
    24c0:	10 82       	st	Z, r1
}
    24c2:	cf 91       	pop	r28
    24c4:	df 91       	pop	r29
    24c6:	08 95       	ret

000024c8 <TIMER3_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER3_init(TIMER_ConfigType *Config_ptr)
{
    24c8:	df 93       	push	r29
    24ca:	cf 93       	push	r28
    24cc:	00 d0       	rcall	.+0      	; 0x24ce <TIMER3_init+0x6>
    24ce:	cd b7       	in	r28, 0x3d	; 61
    24d0:	de b7       	in	r29, 0x3e	; 62
    24d2:	9a 83       	std	Y+2, r25	; 0x02
    24d4:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T3clock = Config_ptr->clock ;
    24d6:	e9 81       	ldd	r30, Y+1	; 0x01
    24d8:	fa 81       	ldd	r31, Y+2	; 0x02
    24da:	80 81       	ld	r24, Z
    24dc:	80 93 2b 02 	sts	0x022B, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    24e0:	e9 81       	ldd	r30, Y+1	; 0x01
    24e2:	fa 81       	ldd	r31, Y+2	; 0x02
    24e4:	81 81       	ldd	r24, Z+1	; 0x01
    24e6:	88 23       	and	r24, r24
    24e8:	b1 f4       	brne	.+44     	; 0x2516 <TIMER3_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT3 = 0;
    24ea:	e8 e8       	ldi	r30, 0x88	; 136
    24ec:	f0 e0       	ldi	r31, 0x00	; 0
    24ee:	11 82       	std	Z+1, r1	; 0x01
    24f0:	10 82       	st	Z, r1

		/*  Enable TIMER3 Overflow Interrupt */
		TIMSK |= (1<<TOIE3);
    24f2:	a7 e5       	ldi	r26, 0x57	; 87
    24f4:	b0 e0       	ldi	r27, 0x00	; 0
    24f6:	e7 e5       	ldi	r30, 0x57	; 87
    24f8:	f0 e0       	ldi	r31, 0x00	; 0
    24fa:	80 81       	ld	r24, Z
    24fc:	84 60       	ori	r24, 0x04	; 4
    24fe:	8c 93       	st	X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 FOC3A FOC3B WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 */

		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C) ;
    2500:	ec e8       	ldi	r30, 0x8C	; 140
    2502:	f0 e0       	ldi	r31, 0x00	; 0
    2504:	80 ee       	ldi	r24, 0xE0	; 224
    2506:	80 83       	st	Z, r24
		TCCR3B = ((Config_ptr->clock) << CS30) ;
    2508:	aa e8       	ldi	r26, 0x8A	; 138
    250a:	b0 e0       	ldi	r27, 0x00	; 0
    250c:	e9 81       	ldd	r30, Y+1	; 0x01
    250e:	fa 81       	ldd	r31, Y+2	; 0x02
    2510:	80 81       	ld	r24, Z
    2512:	8c 93       	st	X, r24
    2514:	64 c1       	rjmp	.+712    	; 0x27de <TIMER3_init+0x316>
	}

	/* Set TIMER3 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    2516:	e9 81       	ldd	r30, Y+1	; 0x01
    2518:	fa 81       	ldd	r31, Y+2	; 0x02
    251a:	81 81       	ldd	r24, Z+1	; 0x01
    251c:	82 30       	cpi	r24, 0x02	; 2
    251e:	09 f0       	breq	.+2      	; 0x2522 <TIMER3_init+0x5a>
    2520:	6f c0       	rjmp	.+222    	; 0x2600 <TIMER3_init+0x138>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2522:	a2 e2       	ldi	r26, 0x22	; 34
    2524:	b0 e0       	ldi	r27, 0x00	; 0
    2526:	e2 e2       	ldi	r30, 0x22	; 34
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	80 81       	ld	r24, Z
    252c:	88 60       	ori	r24, 0x08	; 8
    252e:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2530:	a2 e2       	ldi	r26, 0x22	; 34
    2532:	b0 e0       	ldi	r27, 0x00	; 0
    2534:	e2 e2       	ldi	r30, 0x22	; 34
    2536:	f0 e0       	ldi	r31, 0x00	; 0
    2538:	80 81       	ld	r24, Z
    253a:	80 61       	ori	r24, 0x10	; 16
    253c:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    253e:	a2 e2       	ldi	r26, 0x22	; 34
    2540:	b0 e0       	ldi	r27, 0x00	; 0
    2542:	e2 e2       	ldi	r30, 0x22	; 34
    2544:	f0 e0       	ldi	r31, 0x00	; 0
    2546:	80 81       	ld	r24, Z
    2548:	80 62       	ori	r24, 0x20	; 32
    254a:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    254c:	a7 e5       	ldi	r26, 0x57	; 87
    254e:	b0 e0       	ldi	r27, 0x00	; 0
    2550:	e7 e5       	ldi	r30, 0x57	; 87
    2552:	f0 e0       	ldi	r31, 0x00	; 0
    2554:	80 81       	ld	r24, Z
    2556:	8a 61       	ori	r24, 0x1A	; 26
    2558:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    255a:	e8 e8       	ldi	r30, 0x88	; 136
    255c:	f0 e0       	ldi	r31, 0x00	; 0
    255e:	11 82       	std	Z+1, r1	; 0x01
    2560:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    2562:	a6 e8       	ldi	r26, 0x86	; 134
    2564:	b0 e0       	ldi	r27, 0x00	; 0
    2566:	e9 81       	ldd	r30, Y+1	; 0x01
    2568:	fa 81       	ldd	r31, Y+2	; 0x02
    256a:	82 81       	ldd	r24, Z+2	; 0x02
    256c:	93 81       	ldd	r25, Z+3	; 0x03
    256e:	11 96       	adiw	r26, 0x01	; 1
    2570:	9c 93       	st	X, r25
    2572:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2574:	a4 e8       	ldi	r26, 0x84	; 132
    2576:	b0 e0       	ldi	r27, 0x00	; 0
    2578:	e9 81       	ldd	r30, Y+1	; 0x01
    257a:	fa 81       	ldd	r31, Y+2	; 0x02
    257c:	85 81       	ldd	r24, Z+5	; 0x05
    257e:	96 81       	ldd	r25, Z+6	; 0x06
    2580:	11 96       	adiw	r26, 0x01	; 1
    2582:	9c 93       	st	X, r25
    2584:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    2586:	a2 e8       	ldi	r26, 0x82	; 130
    2588:	b0 e0       	ldi	r27, 0x00	; 0
    258a:	e9 81       	ldd	r30, Y+1	; 0x01
    258c:	fa 81       	ldd	r31, Y+2	; 0x02
    258e:	80 85       	ldd	r24, Z+8	; 0x08
    2590:	91 85       	ldd	r25, Z+9	; 0x09
    2592:	11 96       	adiw	r26, 0x01	; 1
    2594:	9c 93       	st	X, r25
    2596:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    2598:	ab e8       	ldi	r26, 0x8B	; 139
    259a:	b0 e0       	ldi	r27, 0x00	; 0
    259c:	e9 81       	ldd	r30, Y+1	; 0x01
    259e:	fa 81       	ldd	r31, Y+2	; 0x02
    25a0:	84 81       	ldd	r24, Z+4	; 0x04
    25a2:	88 2f       	mov	r24, r24
    25a4:	90 e0       	ldi	r25, 0x00	; 0
    25a6:	00 24       	eor	r0, r0
    25a8:	96 95       	lsr	r25
    25aa:	87 95       	ror	r24
    25ac:	07 94       	ror	r0
    25ae:	96 95       	lsr	r25
    25b0:	87 95       	ror	r24
    25b2:	07 94       	ror	r0
    25b4:	98 2f       	mov	r25, r24
    25b6:	80 2d       	mov	r24, r0
    25b8:	28 2f       	mov	r18, r24
    25ba:	e9 81       	ldd	r30, Y+1	; 0x01
    25bc:	fa 81       	ldd	r31, Y+2	; 0x02
    25be:	87 81       	ldd	r24, Z+7	; 0x07
    25c0:	88 2f       	mov	r24, r24
    25c2:	90 e0       	ldi	r25, 0x00	; 0
    25c4:	82 95       	swap	r24
    25c6:	92 95       	swap	r25
    25c8:	90 7f       	andi	r25, 0xF0	; 240
    25ca:	98 27       	eor	r25, r24
    25cc:	80 7f       	andi	r24, 0xF0	; 240
    25ce:	98 27       	eor	r25, r24
    25d0:	28 2b       	or	r18, r24
    25d2:	e9 81       	ldd	r30, Y+1	; 0x01
    25d4:	fa 81       	ldd	r31, Y+2	; 0x02
    25d6:	82 85       	ldd	r24, Z+10	; 0x0a
    25d8:	88 2f       	mov	r24, r24
    25da:	90 e0       	ldi	r25, 0x00	; 0
    25dc:	88 0f       	add	r24, r24
    25de:	99 1f       	adc	r25, r25
    25e0:	88 0f       	add	r24, r24
    25e2:	99 1f       	adc	r25, r25
    25e4:	82 2b       	or	r24, r18
    25e6:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    25e8:	aa e8       	ldi	r26, 0x8A	; 138
    25ea:	b0 e0       	ldi	r27, 0x00	; 0
    25ec:	e9 81       	ldd	r30, Y+1	; 0x01
    25ee:	fa 81       	ldd	r31, Y+2	; 0x02
    25f0:	80 81       	ld	r24, Z
    25f2:	88 61       	ori	r24, 0x18	; 24
    25f4:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    25f6:	ec e8       	ldi	r30, 0x8C	; 140
    25f8:	f0 e0       	ldi	r31, 0x00	; 0
    25fa:	80 ee       	ldi	r24, 0xE0	; 224
    25fc:	80 83       	st	Z, r24
    25fe:	ef c0       	rjmp	.+478    	; 0x27de <TIMER3_init+0x316>
	}

	/* Set TIMER3 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    2600:	e9 81       	ldd	r30, Y+1	; 0x01
    2602:	fa 81       	ldd	r31, Y+2	; 0x02
    2604:	81 81       	ldd	r24, Z+1	; 0x01
    2606:	81 30       	cpi	r24, 0x01	; 1
    2608:	09 f0       	breq	.+2      	; 0x260c <TIMER3_init+0x144>
    260a:	6f c0       	rjmp	.+222    	; 0x26ea <TIMER3_init+0x222>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    260c:	a2 e2       	ldi	r26, 0x22	; 34
    260e:	b0 e0       	ldi	r27, 0x00	; 0
    2610:	e2 e2       	ldi	r30, 0x22	; 34
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	80 81       	ld	r24, Z
    2616:	88 60       	ori	r24, 0x08	; 8
    2618:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    261a:	a2 e2       	ldi	r26, 0x22	; 34
    261c:	b0 e0       	ldi	r27, 0x00	; 0
    261e:	e2 e2       	ldi	r30, 0x22	; 34
    2620:	f0 e0       	ldi	r31, 0x00	; 0
    2622:	80 81       	ld	r24, Z
    2624:	80 61       	ori	r24, 0x10	; 16
    2626:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2628:	a2 e2       	ldi	r26, 0x22	; 34
    262a:	b0 e0       	ldi	r27, 0x00	; 0
    262c:	e2 e2       	ldi	r30, 0x22	; 34
    262e:	f0 e0       	ldi	r31, 0x00	; 0
    2630:	80 81       	ld	r24, Z
    2632:	80 62       	ori	r24, 0x20	; 32
    2634:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2636:	a7 e5       	ldi	r26, 0x57	; 87
    2638:	b0 e0       	ldi	r27, 0x00	; 0
    263a:	e7 e5       	ldi	r30, 0x57	; 87
    263c:	f0 e0       	ldi	r31, 0x00	; 0
    263e:	80 81       	ld	r24, Z
    2640:	8a 61       	ori	r24, 0x1A	; 26
    2642:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2644:	e8 e8       	ldi	r30, 0x88	; 136
    2646:	f0 e0       	ldi	r31, 0x00	; 0
    2648:	11 82       	std	Z+1, r1	; 0x01
    264a:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    264c:	a6 e8       	ldi	r26, 0x86	; 134
    264e:	b0 e0       	ldi	r27, 0x00	; 0
    2650:	e9 81       	ldd	r30, Y+1	; 0x01
    2652:	fa 81       	ldd	r31, Y+2	; 0x02
    2654:	82 81       	ldd	r24, Z+2	; 0x02
    2656:	93 81       	ldd	r25, Z+3	; 0x03
    2658:	11 96       	adiw	r26, 0x01	; 1
    265a:	9c 93       	st	X, r25
    265c:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    265e:	a4 e8       	ldi	r26, 0x84	; 132
    2660:	b0 e0       	ldi	r27, 0x00	; 0
    2662:	e9 81       	ldd	r30, Y+1	; 0x01
    2664:	fa 81       	ldd	r31, Y+2	; 0x02
    2666:	85 81       	ldd	r24, Z+5	; 0x05
    2668:	96 81       	ldd	r25, Z+6	; 0x06
    266a:	11 96       	adiw	r26, 0x01	; 1
    266c:	9c 93       	st	X, r25
    266e:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    2670:	a2 e8       	ldi	r26, 0x82	; 130
    2672:	b0 e0       	ldi	r27, 0x00	; 0
    2674:	e9 81       	ldd	r30, Y+1	; 0x01
    2676:	fa 81       	ldd	r31, Y+2	; 0x02
    2678:	80 85       	ldd	r24, Z+8	; 0x08
    267a:	91 85       	ldd	r25, Z+9	; 0x09
    267c:	11 96       	adiw	r26, 0x01	; 1
    267e:	9c 93       	st	X, r25
    2680:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    2682:	ab e8       	ldi	r26, 0x8B	; 139
    2684:	b0 e0       	ldi	r27, 0x00	; 0
    2686:	e9 81       	ldd	r30, Y+1	; 0x01
    2688:	fa 81       	ldd	r31, Y+2	; 0x02
    268a:	84 81       	ldd	r24, Z+4	; 0x04
    268c:	88 2f       	mov	r24, r24
    268e:	90 e0       	ldi	r25, 0x00	; 0
    2690:	00 24       	eor	r0, r0
    2692:	96 95       	lsr	r25
    2694:	87 95       	ror	r24
    2696:	07 94       	ror	r0
    2698:	96 95       	lsr	r25
    269a:	87 95       	ror	r24
    269c:	07 94       	ror	r0
    269e:	98 2f       	mov	r25, r24
    26a0:	80 2d       	mov	r24, r0
    26a2:	28 2f       	mov	r18, r24
    26a4:	e9 81       	ldd	r30, Y+1	; 0x01
    26a6:	fa 81       	ldd	r31, Y+2	; 0x02
    26a8:	87 81       	ldd	r24, Z+7	; 0x07
    26aa:	88 2f       	mov	r24, r24
    26ac:	90 e0       	ldi	r25, 0x00	; 0
    26ae:	82 95       	swap	r24
    26b0:	92 95       	swap	r25
    26b2:	90 7f       	andi	r25, 0xF0	; 240
    26b4:	98 27       	eor	r25, r24
    26b6:	80 7f       	andi	r24, 0xF0	; 240
    26b8:	98 27       	eor	r25, r24
    26ba:	28 2b       	or	r18, r24
    26bc:	e9 81       	ldd	r30, Y+1	; 0x01
    26be:	fa 81       	ldd	r31, Y+2	; 0x02
    26c0:	82 85       	ldd	r24, Z+10	; 0x0a
    26c2:	88 2f       	mov	r24, r24
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    26c6:	88 0f       	add	r24, r24
    26c8:	99 1f       	adc	r25, r25
    26ca:	88 0f       	add	r24, r24
    26cc:	99 1f       	adc	r25, r25
    26ce:	82 2b       	or	r24, r18
    26d0:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    26d2:	aa e8       	ldi	r26, 0x8A	; 138
    26d4:	b0 e0       	ldi	r27, 0x00	; 0
    26d6:	e9 81       	ldd	r30, Y+1	; 0x01
    26d8:	fa 81       	ldd	r31, Y+2	; 0x02
    26da:	80 81       	ld	r24, Z
    26dc:	88 60       	ori	r24, 0x08	; 8
    26de:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    26e0:	ec e8       	ldi	r30, 0x8C	; 140
    26e2:	f0 e0       	ldi	r31, 0x00	; 0
    26e4:	80 ee       	ldi	r24, 0xE0	; 224
    26e6:	80 83       	st	Z, r24
    26e8:	7a c0       	rjmp	.+244    	; 0x27de <TIMER3_init+0x316>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    26ea:	e9 81       	ldd	r30, Y+1	; 0x01
    26ec:	fa 81       	ldd	r31, Y+2	; 0x02
    26ee:	81 81       	ldd	r24, Z+1	; 0x01
    26f0:	83 30       	cpi	r24, 0x03	; 3
    26f2:	09 f0       	breq	.+2      	; 0x26f6 <TIMER3_init+0x22e>
    26f4:	74 c0       	rjmp	.+232    	; 0x27de <TIMER3_init+0x316>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    26f6:	a2 e2       	ldi	r26, 0x22	; 34
    26f8:	b0 e0       	ldi	r27, 0x00	; 0
    26fa:	e2 e2       	ldi	r30, 0x22	; 34
    26fc:	f0 e0       	ldi	r31, 0x00	; 0
    26fe:	80 81       	ld	r24, Z
    2700:	88 60       	ori	r24, 0x08	; 8
    2702:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2704:	a2 e2       	ldi	r26, 0x22	; 34
    2706:	b0 e0       	ldi	r27, 0x00	; 0
    2708:	e2 e2       	ldi	r30, 0x22	; 34
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	80 81       	ld	r24, Z
    270e:	80 61       	ori	r24, 0x10	; 16
    2710:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2712:	a2 e2       	ldi	r26, 0x22	; 34
    2714:	b0 e0       	ldi	r27, 0x00	; 0
    2716:	e2 e2       	ldi	r30, 0x22	; 34
    2718:	f0 e0       	ldi	r31, 0x00	; 0
    271a:	80 81       	ld	r24, Z
    271c:	80 62       	ori	r24, 0x20	; 32
    271e:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2720:	a7 e5       	ldi	r26, 0x57	; 87
    2722:	b0 e0       	ldi	r27, 0x00	; 0
    2724:	e7 e5       	ldi	r30, 0x57	; 87
    2726:	f0 e0       	ldi	r31, 0x00	; 0
    2728:	80 81       	ld	r24, Z
    272a:	8a 61       	ori	r24, 0x1A	; 26
    272c:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    272e:	e8 e8       	ldi	r30, 0x88	; 136
    2730:	f0 e0       	ldi	r31, 0x00	; 0
    2732:	11 82       	std	Z+1, r1	; 0x01
    2734:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR3A = Config_ptr->OCRValue;
    2736:	a6 e8       	ldi	r26, 0x86	; 134
    2738:	b0 e0       	ldi	r27, 0x00	; 0
    273a:	e9 81       	ldd	r30, Y+1	; 0x01
    273c:	fa 81       	ldd	r31, Y+2	; 0x02
    273e:	82 81       	ldd	r24, Z+2	; 0x02
    2740:	93 81       	ldd	r25, Z+3	; 0x03
    2742:	11 96       	adiw	r26, 0x01	; 1
    2744:	9c 93       	st	X, r25
    2746:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2748:	a4 e8       	ldi	r26, 0x84	; 132
    274a:	b0 e0       	ldi	r27, 0x00	; 0
    274c:	e9 81       	ldd	r30, Y+1	; 0x01
    274e:	fa 81       	ldd	r31, Y+2	; 0x02
    2750:	85 81       	ldd	r24, Z+5	; 0x05
    2752:	96 81       	ldd	r25, Z+6	; 0x06
    2754:	11 96       	adiw	r26, 0x01	; 1
    2756:	9c 93       	st	X, r25
    2758:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    275a:	a2 e8       	ldi	r26, 0x82	; 130
    275c:	b0 e0       	ldi	r27, 0x00	; 0
    275e:	e9 81       	ldd	r30, Y+1	; 0x01
    2760:	fa 81       	ldd	r31, Y+2	; 0x02
    2762:	80 85       	ldd	r24, Z+8	; 0x08
    2764:	91 85       	ldd	r25, Z+9	; 0x09
    2766:	11 96       	adiw	r26, 0x01	; 1
    2768:	9c 93       	st	X, r25
    276a:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR3 = Config_ptr->ICR1Value;
    276c:	a0 e8       	ldi	r26, 0x80	; 128
    276e:	b0 e0       	ldi	r27, 0x00	; 0
    2770:	e9 81       	ldd	r30, Y+1	; 0x01
    2772:	fa 81       	ldd	r31, Y+2	; 0x02
    2774:	83 85       	ldd	r24, Z+11	; 0x0b
    2776:	94 85       	ldd	r25, Z+12	; 0x0c
    2778:	11 96       	adiw	r26, 0x01	; 1
    277a:	9c 93       	st	X, r25
    277c:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 *
		 */
		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0)
    277e:	ab e8       	ldi	r26, 0x8B	; 139
    2780:	b0 e0       	ldi	r27, 0x00	; 0
    2782:	e9 81       	ldd	r30, Y+1	; 0x01
    2784:	fa 81       	ldd	r31, Y+2	; 0x02
    2786:	84 81       	ldd	r24, Z+4	; 0x04
    2788:	88 2f       	mov	r24, r24
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	00 24       	eor	r0, r0
    278e:	96 95       	lsr	r25
    2790:	87 95       	ror	r24
    2792:	07 94       	ror	r0
    2794:	96 95       	lsr	r25
    2796:	87 95       	ror	r24
    2798:	07 94       	ror	r0
    279a:	98 2f       	mov	r25, r24
    279c:	80 2d       	mov	r24, r0
    279e:	28 2f       	mov	r18, r24
    27a0:	e9 81       	ldd	r30, Y+1	; 0x01
    27a2:	fa 81       	ldd	r31, Y+2	; 0x02
    27a4:	87 81       	ldd	r24, Z+7	; 0x07
    27a6:	88 2f       	mov	r24, r24
    27a8:	90 e0       	ldi	r25, 0x00	; 0
    27aa:	82 95       	swap	r24
    27ac:	92 95       	swap	r25
    27ae:	90 7f       	andi	r25, 0xF0	; 240
    27b0:	98 27       	eor	r25, r24
    27b2:	80 7f       	andi	r24, 0xF0	; 240
    27b4:	98 27       	eor	r25, r24
    27b6:	28 2b       	or	r18, r24
    27b8:	e9 81       	ldd	r30, Y+1	; 0x01
    27ba:	fa 81       	ldd	r31, Y+2	; 0x02
    27bc:	82 85       	ldd	r24, Z+10	; 0x0a
    27be:	88 2f       	mov	r24, r24
    27c0:	90 e0       	ldi	r25, 0x00	; 0
    27c2:	88 0f       	add	r24, r24
    27c4:	99 1f       	adc	r25, r25
    27c6:	88 0f       	add	r24, r24
    27c8:	99 1f       	adc	r25, r25
    27ca:	82 2b       	or	r24, r18
    27cc:	82 60       	ori	r24, 0x02	; 2
    27ce:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM3C0) | (1<<WGM31);

		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    27d0:	aa e8       	ldi	r26, 0x8A	; 138
    27d2:	b0 e0       	ldi	r27, 0x00	; 0
    27d4:	e9 81       	ldd	r30, Y+1	; 0x01
    27d6:	fa 81       	ldd	r31, Y+2	; 0x02
    27d8:	80 81       	ld	r24, Z
    27da:	88 61       	ori	r24, 0x18	; 24
    27dc:	8c 93       	st	X, r24
	}
}
    27de:	0f 90       	pop	r0
    27e0:	0f 90       	pop	r0
    27e2:	cf 91       	pop	r28
    27e4:	df 91       	pop	r29
    27e6:	08 95       	ret

000027e8 <TIMER3_resetTimer>:
/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER3_resetTimer(void)
{
    27e8:	df 93       	push	r29
    27ea:	cf 93       	push	r28
    27ec:	cd b7       	in	r28, 0x3d	; 61
    27ee:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    27f0:	e8 e8       	ldi	r30, 0x88	; 136
    27f2:	f0 e0       	ldi	r31, 0x00	; 0
    27f4:	11 82       	std	Z+1, r1	; 0x01
    27f6:	10 82       	st	Z, r1
}
    27f8:	cf 91       	pop	r28
    27fa:	df 91       	pop	r29
    27fc:	08 95       	ret

000027fe <TIMER3_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_stopTimer(void)
{
    27fe:	df 93       	push	r29
    2800:	cf 93       	push	r28
    2802:	cd b7       	in	r28, 0x3d	; 61
    2804:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2806:	aa e8       	ldi	r26, 0x8A	; 138
    2808:	b0 e0       	ldi	r27, 0x00	; 0
    280a:	ea e8       	ldi	r30, 0x8A	; 138
    280c:	f0 e0       	ldi	r31, 0x00	; 0
    280e:	80 81       	ld	r24, Z
    2810:	88 7f       	andi	r24, 0xF8	; 248
    2812:	8c 93       	st	X, r24
}
    2814:	cf 91       	pop	r28
    2816:	df 91       	pop	r29
    2818:	08 95       	ret

0000281a <TIMER3_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_restartTimer(void)
{
    281a:	df 93       	push	r29
    281c:	cf 93       	push	r28
    281e:	cd b7       	in	r28, 0x3d	; 61
    2820:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    2822:	aa e8       	ldi	r26, 0x8A	; 138
    2824:	b0 e0       	ldi	r27, 0x00	; 0
    2826:	ea e8       	ldi	r30, 0x8A	; 138
    2828:	f0 e0       	ldi	r31, 0x00	; 0
    282a:	80 81       	ld	r24, Z
    282c:	88 7f       	andi	r24, 0xF8	; 248
    282e:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR3B |= ( g_T3clock << CS30) ;
    2830:	aa e8       	ldi	r26, 0x8A	; 138
    2832:	b0 e0       	ldi	r27, 0x00	; 0
    2834:	ea e8       	ldi	r30, 0x8A	; 138
    2836:	f0 e0       	ldi	r31, 0x00	; 0
    2838:	90 81       	ld	r25, Z
    283a:	80 91 2b 02 	lds	r24, 0x022B
    283e:	89 2b       	or	r24, r25
    2840:	8c 93       	st	X, r24
}
    2842:	cf 91       	pop	r28
    2844:	df 91       	pop	r29
    2846:	08 95       	ret

00002848 <TIMER3_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER3_Ticks(const uint16 Ticks3A, const uint16 Ticks3B)
{
    2848:	df 93       	push	r29
    284a:	cf 93       	push	r28
    284c:	00 d0       	rcall	.+0      	; 0x284e <TIMER3_Ticks+0x6>
    284e:	00 d0       	rcall	.+0      	; 0x2850 <TIMER3_Ticks+0x8>
    2850:	cd b7       	in	r28, 0x3d	; 61
    2852:	de b7       	in	r29, 0x3e	; 62
    2854:	9a 83       	std	Y+2, r25	; 0x02
    2856:	89 83       	std	Y+1, r24	; 0x01
    2858:	7c 83       	std	Y+4, r23	; 0x04
    285a:	6b 83       	std	Y+3, r22	; 0x03
	OCR3A = Ticks3A;
    285c:	e6 e8       	ldi	r30, 0x86	; 134
    285e:	f0 e0       	ldi	r31, 0x00	; 0
    2860:	89 81       	ldd	r24, Y+1	; 0x01
    2862:	9a 81       	ldd	r25, Y+2	; 0x02
    2864:	91 83       	std	Z+1, r25	; 0x01
    2866:	80 83       	st	Z, r24
	OCR3B = Ticks3B;
    2868:	e4 e8       	ldi	r30, 0x84	; 132
    286a:	f0 e0       	ldi	r31, 0x00	; 0
    286c:	8b 81       	ldd	r24, Y+3	; 0x03
    286e:	9c 81       	ldd	r25, Y+4	; 0x04
    2870:	91 83       	std	Z+1, r25	; 0x01
    2872:	80 83       	st	Z, r24
}
    2874:	0f 90       	pop	r0
    2876:	0f 90       	pop	r0
    2878:	0f 90       	pop	r0
    287a:	0f 90       	pop	r0
    287c:	cf 91       	pop	r28
    287e:	df 91       	pop	r29
    2880:	08 95       	ret

00002882 <TIMER3_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER3_setCallBack(void(*a_ptr)(void))
{
    2882:	df 93       	push	r29
    2884:	cf 93       	push	r28
    2886:	00 d0       	rcall	.+0      	; 0x2888 <TIMER3_setCallBack+0x6>
    2888:	cd b7       	in	r28, 0x3d	; 61
    288a:	de b7       	in	r29, 0x3e	; 62
    288c:	9a 83       	std	Y+2, r25	; 0x02
    288e:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER3_callBackPtr = a_ptr;
    2890:	89 81       	ldd	r24, Y+1	; 0x01
    2892:	9a 81       	ldd	r25, Y+2	; 0x02
    2894:	90 93 27 02 	sts	0x0227, r25
    2898:	80 93 26 02 	sts	0x0226, r24
}
    289c:	0f 90       	pop	r0
    289e:	0f 90       	pop	r0
    28a0:	cf 91       	pop	r28
    28a2:	df 91       	pop	r29
    28a4:	08 95       	ret

000028a6 <TIMER3_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER3_deinit (void)
{
    28a6:	df 93       	push	r29
    28a8:	cf 93       	push	r28
    28aa:	cd b7       	in	r28, 0x3d	; 61
    28ac:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    28ae:	ef e4       	ldi	r30, 0x4F	; 79
    28b0:	f0 e0       	ldi	r31, 0x00	; 0
    28b2:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    28b4:	ee e4       	ldi	r30, 0x4E	; 78
    28b6:	f0 e0       	ldi	r31, 0x00	; 0
    28b8:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    28ba:	ea e7       	ldi	r30, 0x7A	; 122
    28bc:	f0 e0       	ldi	r31, 0x00	; 0
    28be:	10 82       	st	Z, r1
}
    28c0:	cf 91       	pop	r28
    28c2:	df 91       	pop	r29
    28c4:	08 95       	ret

000028c6 <UART0_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART0_init (const UART_ConfigType *config_ptr)
{
    28c6:	0f 93       	push	r16
    28c8:	1f 93       	push	r17
    28ca:	df 93       	push	r29
    28cc:	cf 93       	push	r28
    28ce:	00 d0       	rcall	.+0      	; 0x28d0 <UART0_init+0xa>
    28d0:	cd b7       	in	r28, 0x3d	; 61
    28d2:	de b7       	in	r29, 0x3e	; 62
    28d4:	9a 83       	std	Y+2, r25	; 0x02
    28d6:	89 83       	std	Y+1, r24	; 0x01
	/* U2X0 = 1 for double transmission speed for Asynchronous */
	UCSR0A = (1<<U2X0);
    28d8:	eb e2       	ldi	r30, 0x2B	; 43
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	82 e0       	ldi	r24, 0x02	; 2
    28de:	80 83       	st	Z, r24
	 - UDRIE0 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN0  = 1 Receiver Enable
	 - TXEN0  = 1 Transmitter Enable
	 - UCSZ02 & RXB80 & TXB80 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    28e0:	ea e2       	ldi	r30, 0x2A	; 42
    28e2:	f0 e0       	ldi	r31, 0x00	; 0
    28e4:	88 e1       	ldi	r24, 0x18	; 24
    28e6:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    28e8:	e9 81       	ldd	r30, Y+1	; 0x01
    28ea:	fa 81       	ldd	r31, Y+2	; 0x02
    28ec:	82 81       	ldd	r24, Z+2	; 0x02
    28ee:	87 30       	cpi	r24, 0x07	; 7
    28f0:	39 f4       	brne	.+14     	; 0x2900 <UART0_init+0x3a>
	{
	UCSR0B |= (1<<UCSZ02) | (1<<RXB80) | (1<<TXB80);
    28f2:	aa e2       	ldi	r26, 0x2A	; 42
    28f4:	b0 e0       	ldi	r27, 0x00	; 0
    28f6:	ea e2       	ldi	r30, 0x2A	; 42
    28f8:	f0 e0       	ldi	r31, 0x00	; 0
    28fa:	80 81       	ld	r24, Z
    28fc:	87 60       	ori	r24, 0x07	; 7
    28fe:	8c 93       	st	X, r24
	 - UPM01:0    Parity Mode Selected
	 - USB0S      Stop Bit Selected
	 - UCPOL0   = 0 (Used with the Synchronous operation only)
	 - UCSZ01:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM00) |
    2900:	a5 e9       	ldi	r26, 0x95	; 149
    2902:	b0 e0       	ldi	r27, 0x00	; 0
    2904:	e9 81       	ldd	r30, Y+1	; 0x01
    2906:	fa 81       	ldd	r31, Y+2	; 0x02
    2908:	80 81       	ld	r24, Z
    290a:	88 2f       	mov	r24, r24
    290c:	90 e0       	ldi	r25, 0x00	; 0
    290e:	82 95       	swap	r24
    2910:	92 95       	swap	r25
    2912:	90 7f       	andi	r25, 0xF0	; 240
    2914:	98 27       	eor	r25, r24
    2916:	80 7f       	andi	r24, 0xF0	; 240
    2918:	98 27       	eor	r25, r24
    291a:	28 2f       	mov	r18, r24
    291c:	e9 81       	ldd	r30, Y+1	; 0x01
    291e:	fa 81       	ldd	r31, Y+2	; 0x02
    2920:	81 81       	ldd	r24, Z+1	; 0x01
    2922:	88 2f       	mov	r24, r24
    2924:	90 e0       	ldi	r25, 0x00	; 0
    2926:	88 0f       	add	r24, r24
    2928:	99 1f       	adc	r25, r25
    292a:	88 0f       	add	r24, r24
    292c:	99 1f       	adc	r25, r25
    292e:	88 0f       	add	r24, r24
    2930:	99 1f       	adc	r25, r25
    2932:	28 2b       	or	r18, r24
    2934:	e9 81       	ldd	r30, Y+1	; 0x01
    2936:	fa 81       	ldd	r31, Y+2	; 0x02
    2938:	82 81       	ldd	r24, Z+2	; 0x02
    293a:	88 2f       	mov	r24, r24
    293c:	90 e0       	ldi	r25, 0x00	; 0
    293e:	83 70       	andi	r24, 0x03	; 3
    2940:	90 70       	andi	r25, 0x00	; 0
    2942:	88 0f       	add	r24, r24
    2944:	99 1f       	adc	r25, r25
    2946:	82 2b       	or	r24, r18
    2948:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR0L for the least 8-bits
	 - UBBR0H for the most 4-bits
	 */
	UBRR0L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    294a:	09 e2       	ldi	r16, 0x29	; 41
    294c:	10 e0       	ldi	r17, 0x00	; 0
    294e:	e9 81       	ldd	r30, Y+1	; 0x01
    2950:	fa 81       	ldd	r31, Y+2	; 0x02
    2952:	83 81       	ldd	r24, Z+3	; 0x03
    2954:	94 81       	ldd	r25, Z+4	; 0x04
    2956:	a5 81       	ldd	r26, Z+5	; 0x05
    2958:	b6 81       	ldd	r27, Z+6	; 0x06
    295a:	88 0f       	add	r24, r24
    295c:	99 1f       	adc	r25, r25
    295e:	aa 1f       	adc	r26, r26
    2960:	bb 1f       	adc	r27, r27
    2962:	88 0f       	add	r24, r24
    2964:	99 1f       	adc	r25, r25
    2966:	aa 1f       	adc	r26, r26
    2968:	bb 1f       	adc	r27, r27
    296a:	88 0f       	add	r24, r24
    296c:	99 1f       	adc	r25, r25
    296e:	aa 1f       	adc	r26, r26
    2970:	bb 1f       	adc	r27, r27
    2972:	9c 01       	movw	r18, r24
    2974:	ad 01       	movw	r20, r26
    2976:	80 e0       	ldi	r24, 0x00	; 0
    2978:	94 e2       	ldi	r25, 0x24	; 36
    297a:	a4 ef       	ldi	r26, 0xF4	; 244
    297c:	b0 e0       	ldi	r27, 0x00	; 0
    297e:	bc 01       	movw	r22, r24
    2980:	cd 01       	movw	r24, r26
    2982:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <__udivmodsi4>
    2986:	da 01       	movw	r26, r20
    2988:	c9 01       	movw	r24, r18
    298a:	81 50       	subi	r24, 0x01	; 1
    298c:	f8 01       	movw	r30, r16
    298e:	80 83       	st	Z, r24
	UBRR0H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    2990:	00 e9       	ldi	r16, 0x90	; 144
    2992:	10 e0       	ldi	r17, 0x00	; 0
    2994:	e9 81       	ldd	r30, Y+1	; 0x01
    2996:	fa 81       	ldd	r31, Y+2	; 0x02
    2998:	83 81       	ldd	r24, Z+3	; 0x03
    299a:	94 81       	ldd	r25, Z+4	; 0x04
    299c:	a5 81       	ldd	r26, Z+5	; 0x05
    299e:	b6 81       	ldd	r27, Z+6	; 0x06
    29a0:	88 0f       	add	r24, r24
    29a2:	99 1f       	adc	r25, r25
    29a4:	aa 1f       	adc	r26, r26
    29a6:	bb 1f       	adc	r27, r27
    29a8:	88 0f       	add	r24, r24
    29aa:	99 1f       	adc	r25, r25
    29ac:	aa 1f       	adc	r26, r26
    29ae:	bb 1f       	adc	r27, r27
    29b0:	88 0f       	add	r24, r24
    29b2:	99 1f       	adc	r25, r25
    29b4:	aa 1f       	adc	r26, r26
    29b6:	bb 1f       	adc	r27, r27
    29b8:	9c 01       	movw	r18, r24
    29ba:	ad 01       	movw	r20, r26
    29bc:	80 e0       	ldi	r24, 0x00	; 0
    29be:	94 e2       	ldi	r25, 0x24	; 36
    29c0:	a4 ef       	ldi	r26, 0xF4	; 244
    29c2:	b0 e0       	ldi	r27, 0x00	; 0
    29c4:	bc 01       	movw	r22, r24
    29c6:	cd 01       	movw	r24, r26
    29c8:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <__udivmodsi4>
    29cc:	da 01       	movw	r26, r20
    29ce:	c9 01       	movw	r24, r18
    29d0:	01 97       	sbiw	r24, 0x01	; 1
    29d2:	a1 09       	sbc	r26, r1
    29d4:	b1 09       	sbc	r27, r1
    29d6:	89 2f       	mov	r24, r25
    29d8:	9a 2f       	mov	r25, r26
    29da:	ab 2f       	mov	r26, r27
    29dc:	bb 27       	eor	r27, r27
    29de:	f8 01       	movw	r30, r16
    29e0:	80 83       	st	Z, r24
}
    29e2:	0f 90       	pop	r0
    29e4:	0f 90       	pop	r0
    29e6:	cf 91       	pop	r28
    29e8:	df 91       	pop	r29
    29ea:	1f 91       	pop	r17
    29ec:	0f 91       	pop	r16
    29ee:	08 95       	ret

000029f0 <UART0_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART0_sendByte (const uint8 data)
{
    29f0:	df 93       	push	r29
    29f2:	cf 93       	push	r28
    29f4:	0f 92       	push	r0
    29f6:	cd b7       	in	r28, 0x3d	; 61
    29f8:	de b7       	in	r29, 0x3e	; 62
    29fa:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE0 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,UDRE0)){}
    29fc:	eb e2       	ldi	r30, 0x2B	; 43
    29fe:	f0 e0       	ldi	r31, 0x00	; 0
    2a00:	80 81       	ld	r24, Z
    2a02:	88 2f       	mov	r24, r24
    2a04:	90 e0       	ldi	r25, 0x00	; 0
    2a06:	80 72       	andi	r24, 0x20	; 32
    2a08:	90 70       	andi	r25, 0x00	; 0
    2a0a:	00 97       	sbiw	r24, 0x00	; 0
    2a0c:	b9 f3       	breq	.-18     	; 0x29fc <UART0_sendByte+0xc>
	/* Write data into UDR register */
	UDR0 = data;
    2a0e:	ec e2       	ldi	r30, 0x2C	; 44
    2a10:	f0 e0       	ldi	r31, 0x00	; 0
    2a12:	89 81       	ldd	r24, Y+1	; 0x01
    2a14:	80 83       	st	Z, r24
}
    2a16:	0f 90       	pop	r0
    2a18:	cf 91       	pop	r28
    2a1a:	df 91       	pop	r29
    2a1c:	08 95       	ret

00002a1e <UART0_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART0_receiveByte (void)
{
    2a1e:	df 93       	push	r29
    2a20:	cf 93       	push	r28
    2a22:	cd b7       	in	r28, 0x3d	; 61
    2a24:	de b7       	in	r29, 0x3e	; 62
	/* RXC0 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,RXC0)){}
    2a26:	eb e2       	ldi	r30, 0x2B	; 43
    2a28:	f0 e0       	ldi	r31, 0x00	; 0
    2a2a:	80 81       	ld	r24, Z
    2a2c:	88 23       	and	r24, r24
    2a2e:	dc f7       	brge	.-10     	; 0x2a26 <UART0_receiveByte+0x8>
	/* return data from UDR register */
	return UDR0;
    2a30:	ec e2       	ldi	r30, 0x2C	; 44
    2a32:	f0 e0       	ldi	r31, 0x00	; 0
    2a34:	80 81       	ld	r24, Z
}
    2a36:	cf 91       	pop	r28
    2a38:	df 91       	pop	r29
    2a3a:	08 95       	ret

00002a3c <UART0_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
    2a3c:	df 93       	push	r29
    2a3e:	cf 93       	push	r28
    2a40:	00 d0       	rcall	.+0      	; 0x2a42 <UART0_sendString+0x6>
    2a42:	cd b7       	in	r28, 0x3d	; 61
    2a44:	de b7       	in	r29, 0x3e	; 62
    2a46:	9a 83       	std	Y+2, r25	; 0x02
    2a48:	89 83       	std	Y+1, r24	; 0x01
    2a4a:	0a c0       	rjmp	.+20     	; 0x2a60 <UART0_sendString+0x24>
	while (*str != '\0')
	{
		UART0_sendByte(*str);
    2a4c:	e9 81       	ldd	r30, Y+1	; 0x01
    2a4e:	fa 81       	ldd	r31, Y+2	; 0x02
    2a50:	80 81       	ld	r24, Z
    2a52:	0e 94 f8 14 	call	0x29f0	; 0x29f0 <UART0_sendByte>
		str++;
    2a56:	89 81       	ldd	r24, Y+1	; 0x01
    2a58:	9a 81       	ldd	r25, Y+2	; 0x02
    2a5a:	01 96       	adiw	r24, 0x01	; 1
    2a5c:	9a 83       	std	Y+2, r25	; 0x02
    2a5e:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
	while (*str != '\0')
    2a60:	e9 81       	ldd	r30, Y+1	; 0x01
    2a62:	fa 81       	ldd	r31, Y+2	; 0x02
    2a64:	80 81       	ld	r24, Z
    2a66:	88 23       	and	r24, r24
    2a68:	89 f7       	brne	.-30     	; 0x2a4c <UART0_sendString+0x10>
	{
		UART0_sendByte(*str);
		str++;
	}
}
    2a6a:	0f 90       	pop	r0
    2a6c:	0f 90       	pop	r0
    2a6e:	cf 91       	pop	r28
    2a70:	df 91       	pop	r29
    2a72:	08 95       	ret

00002a74 <UART0_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
    2a74:	df 93       	push	r29
    2a76:	cf 93       	push	r28
    2a78:	00 d0       	rcall	.+0      	; 0x2a7a <UART0_receiveString+0x6>
    2a7a:	cd b7       	in	r28, 0x3d	; 61
    2a7c:	de b7       	in	r29, 0x3e	; 62
    2a7e:	9a 83       	std	Y+2, r25	; 0x02
    2a80:	89 83       	std	Y+1, r24	; 0x01
	str = UART0_receiveByte;
    2a82:	8f e0       	ldi	r24, 0x0F	; 15
    2a84:	95 e1       	ldi	r25, 0x15	; 21
    2a86:	9a 83       	std	Y+2, r25	; 0x02
    2a88:	89 83       	std	Y+1, r24	; 0x01
    2a8a:	09 c0       	rjmp	.+18     	; 0x2a9e <UART0_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    2a8c:	89 81       	ldd	r24, Y+1	; 0x01
    2a8e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a90:	01 96       	adiw	r24, 0x01	; 1
    2a92:	9a 83       	std	Y+2, r25	; 0x02
    2a94:	89 83       	std	Y+1, r24	; 0x01
		str = UART0_receiveByte;
    2a96:	8f e0       	ldi	r24, 0x0F	; 15
    2a98:	95 e1       	ldi	r25, 0x15	; 21
    2a9a:	9a 83       	std	Y+2, r25	; 0x02
    2a9c:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
	str = UART0_receiveByte;
	while (*str != '#')
    2a9e:	e9 81       	ldd	r30, Y+1	; 0x01
    2aa0:	fa 81       	ldd	r31, Y+2	; 0x02
    2aa2:	80 81       	ld	r24, Z
    2aa4:	83 32       	cpi	r24, 0x23	; 35
    2aa6:	91 f7       	brne	.-28     	; 0x2a8c <UART0_receiveString+0x18>
	{
		str++;
		str = UART0_receiveByte;
	}
	str = '\0';
    2aa8:	1a 82       	std	Y+2, r1	; 0x02
    2aaa:	19 82       	std	Y+1, r1	; 0x01
}
    2aac:	0f 90       	pop	r0
    2aae:	0f 90       	pop	r0
    2ab0:	cf 91       	pop	r28
    2ab2:	df 91       	pop	r29
    2ab4:	08 95       	ret

00002ab6 <UART1_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART1_init (const UART_ConfigType *config_ptr)
{
    2ab6:	0f 93       	push	r16
    2ab8:	1f 93       	push	r17
    2aba:	df 93       	push	r29
    2abc:	cf 93       	push	r28
    2abe:	00 d0       	rcall	.+0      	; 0x2ac0 <UART1_init+0xa>
    2ac0:	cd b7       	in	r28, 0x3d	; 61
    2ac2:	de b7       	in	r29, 0x3e	; 62
    2ac4:	9a 83       	std	Y+2, r25	; 0x02
    2ac6:	89 83       	std	Y+1, r24	; 0x01
	/* U2X1 = 1 for double transmission speed for Asynchronous */
	UCSR1A = (1<<U2X1);
    2ac8:	eb e9       	ldi	r30, 0x9B	; 155
    2aca:	f0 e0       	ldi	r31, 0x00	; 0
    2acc:	82 e0       	ldi	r24, 0x02	; 2
    2ace:	80 83       	st	Z, r24
	 - UDRIE1 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN1  = 1 Receiver Enable
	 - TXEN1  = 1 Transmitter Enable
	 - UCSZ12 & RXB81 & TXB81 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);
    2ad0:	ea e9       	ldi	r30, 0x9A	; 154
    2ad2:	f0 e0       	ldi	r31, 0x00	; 0
    2ad4:	88 e1       	ldi	r24, 0x18	; 24
    2ad6:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2ad8:	e9 81       	ldd	r30, Y+1	; 0x01
    2ada:	fa 81       	ldd	r31, Y+2	; 0x02
    2adc:	82 81       	ldd	r24, Z+2	; 0x02
    2ade:	87 30       	cpi	r24, 0x07	; 7
    2ae0:	39 f4       	brne	.+14     	; 0x2af0 <UART1_init+0x3a>
	{
	UCSR1B |= (1<<UCSZ12) | (1<<RXB81) | (1<<TXB81);
    2ae2:	aa e9       	ldi	r26, 0x9A	; 154
    2ae4:	b0 e0       	ldi	r27, 0x00	; 0
    2ae6:	ea e9       	ldi	r30, 0x9A	; 154
    2ae8:	f0 e0       	ldi	r31, 0x00	; 0
    2aea:	80 81       	ld	r24, Z
    2aec:	87 60       	ori	r24, 0x07	; 7
    2aee:	8c 93       	st	X, r24
	 - UPM11:0    Parity Mode Selected
	 - USB1S      Stop Bit Selected
	 - UCPOL1   = 0 (Used with the Synchronous operation only)
	 - UCSZ11:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM10) |
    2af0:	a5 e9       	ldi	r26, 0x95	; 149
    2af2:	b0 e0       	ldi	r27, 0x00	; 0
    2af4:	e9 81       	ldd	r30, Y+1	; 0x01
    2af6:	fa 81       	ldd	r31, Y+2	; 0x02
    2af8:	80 81       	ld	r24, Z
    2afa:	88 2f       	mov	r24, r24
    2afc:	90 e0       	ldi	r25, 0x00	; 0
    2afe:	82 95       	swap	r24
    2b00:	92 95       	swap	r25
    2b02:	90 7f       	andi	r25, 0xF0	; 240
    2b04:	98 27       	eor	r25, r24
    2b06:	80 7f       	andi	r24, 0xF0	; 240
    2b08:	98 27       	eor	r25, r24
    2b0a:	28 2f       	mov	r18, r24
    2b0c:	e9 81       	ldd	r30, Y+1	; 0x01
    2b0e:	fa 81       	ldd	r31, Y+2	; 0x02
    2b10:	81 81       	ldd	r24, Z+1	; 0x01
    2b12:	88 2f       	mov	r24, r24
    2b14:	90 e0       	ldi	r25, 0x00	; 0
    2b16:	88 0f       	add	r24, r24
    2b18:	99 1f       	adc	r25, r25
    2b1a:	88 0f       	add	r24, r24
    2b1c:	99 1f       	adc	r25, r25
    2b1e:	88 0f       	add	r24, r24
    2b20:	99 1f       	adc	r25, r25
    2b22:	28 2b       	or	r18, r24
    2b24:	e9 81       	ldd	r30, Y+1	; 0x01
    2b26:	fa 81       	ldd	r31, Y+2	; 0x02
    2b28:	82 81       	ldd	r24, Z+2	; 0x02
    2b2a:	88 2f       	mov	r24, r24
    2b2c:	90 e0       	ldi	r25, 0x00	; 0
    2b2e:	83 70       	andi	r24, 0x03	; 3
    2b30:	90 70       	andi	r25, 0x00	; 0
    2b32:	88 0f       	add	r24, r24
    2b34:	99 1f       	adc	r25, r25
    2b36:	82 2b       	or	r24, r18
    2b38:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR1L for the least 8-bits
	 - UBBR1H for the most 4-bits
	 */
	UBRR1L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2b3a:	09 e9       	ldi	r16, 0x99	; 153
    2b3c:	10 e0       	ldi	r17, 0x00	; 0
    2b3e:	e9 81       	ldd	r30, Y+1	; 0x01
    2b40:	fa 81       	ldd	r31, Y+2	; 0x02
    2b42:	83 81       	ldd	r24, Z+3	; 0x03
    2b44:	94 81       	ldd	r25, Z+4	; 0x04
    2b46:	a5 81       	ldd	r26, Z+5	; 0x05
    2b48:	b6 81       	ldd	r27, Z+6	; 0x06
    2b4a:	88 0f       	add	r24, r24
    2b4c:	99 1f       	adc	r25, r25
    2b4e:	aa 1f       	adc	r26, r26
    2b50:	bb 1f       	adc	r27, r27
    2b52:	88 0f       	add	r24, r24
    2b54:	99 1f       	adc	r25, r25
    2b56:	aa 1f       	adc	r26, r26
    2b58:	bb 1f       	adc	r27, r27
    2b5a:	88 0f       	add	r24, r24
    2b5c:	99 1f       	adc	r25, r25
    2b5e:	aa 1f       	adc	r26, r26
    2b60:	bb 1f       	adc	r27, r27
    2b62:	9c 01       	movw	r18, r24
    2b64:	ad 01       	movw	r20, r26
    2b66:	80 e0       	ldi	r24, 0x00	; 0
    2b68:	94 e2       	ldi	r25, 0x24	; 36
    2b6a:	a4 ef       	ldi	r26, 0xF4	; 244
    2b6c:	b0 e0       	ldi	r27, 0x00	; 0
    2b6e:	bc 01       	movw	r22, r24
    2b70:	cd 01       	movw	r24, r26
    2b72:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <__udivmodsi4>
    2b76:	da 01       	movw	r26, r20
    2b78:	c9 01       	movw	r24, r18
    2b7a:	81 50       	subi	r24, 0x01	; 1
    2b7c:	f8 01       	movw	r30, r16
    2b7e:	80 83       	st	Z, r24
	UBRR1H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    2b80:	08 e9       	ldi	r16, 0x98	; 152
    2b82:	10 e0       	ldi	r17, 0x00	; 0
    2b84:	e9 81       	ldd	r30, Y+1	; 0x01
    2b86:	fa 81       	ldd	r31, Y+2	; 0x02
    2b88:	83 81       	ldd	r24, Z+3	; 0x03
    2b8a:	94 81       	ldd	r25, Z+4	; 0x04
    2b8c:	a5 81       	ldd	r26, Z+5	; 0x05
    2b8e:	b6 81       	ldd	r27, Z+6	; 0x06
    2b90:	88 0f       	add	r24, r24
    2b92:	99 1f       	adc	r25, r25
    2b94:	aa 1f       	adc	r26, r26
    2b96:	bb 1f       	adc	r27, r27
    2b98:	88 0f       	add	r24, r24
    2b9a:	99 1f       	adc	r25, r25
    2b9c:	aa 1f       	adc	r26, r26
    2b9e:	bb 1f       	adc	r27, r27
    2ba0:	88 0f       	add	r24, r24
    2ba2:	99 1f       	adc	r25, r25
    2ba4:	aa 1f       	adc	r26, r26
    2ba6:	bb 1f       	adc	r27, r27
    2ba8:	9c 01       	movw	r18, r24
    2baa:	ad 01       	movw	r20, r26
    2bac:	80 e0       	ldi	r24, 0x00	; 0
    2bae:	94 e2       	ldi	r25, 0x24	; 36
    2bb0:	a4 ef       	ldi	r26, 0xF4	; 244
    2bb2:	b0 e0       	ldi	r27, 0x00	; 0
    2bb4:	bc 01       	movw	r22, r24
    2bb6:	cd 01       	movw	r24, r26
    2bb8:	0e 94 53 16 	call	0x2ca6	; 0x2ca6 <__udivmodsi4>
    2bbc:	da 01       	movw	r26, r20
    2bbe:	c9 01       	movw	r24, r18
    2bc0:	01 97       	sbiw	r24, 0x01	; 1
    2bc2:	a1 09       	sbc	r26, r1
    2bc4:	b1 09       	sbc	r27, r1
    2bc6:	89 2f       	mov	r24, r25
    2bc8:	9a 2f       	mov	r25, r26
    2bca:	ab 2f       	mov	r26, r27
    2bcc:	bb 27       	eor	r27, r27
    2bce:	f8 01       	movw	r30, r16
    2bd0:	80 83       	st	Z, r24
}
    2bd2:	0f 90       	pop	r0
    2bd4:	0f 90       	pop	r0
    2bd6:	cf 91       	pop	r28
    2bd8:	df 91       	pop	r29
    2bda:	1f 91       	pop	r17
    2bdc:	0f 91       	pop	r16
    2bde:	08 95       	ret

00002be0 <UART1_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART1_sendByte (const uint8 data)
{
    2be0:	df 93       	push	r29
    2be2:	cf 93       	push	r28
    2be4:	0f 92       	push	r0
    2be6:	cd b7       	in	r28, 0x3d	; 61
    2be8:	de b7       	in	r29, 0x3e	; 62
    2bea:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE1 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,UDRE1)){}
    2bec:	eb e9       	ldi	r30, 0x9B	; 155
    2bee:	f0 e0       	ldi	r31, 0x00	; 0
    2bf0:	80 81       	ld	r24, Z
    2bf2:	88 2f       	mov	r24, r24
    2bf4:	90 e0       	ldi	r25, 0x00	; 0
    2bf6:	80 72       	andi	r24, 0x20	; 32
    2bf8:	90 70       	andi	r25, 0x00	; 0
    2bfa:	00 97       	sbiw	r24, 0x00	; 0
    2bfc:	b9 f3       	breq	.-18     	; 0x2bec <UART1_sendByte+0xc>
	/* Write data into UDR register */
	UDR1 = data;
    2bfe:	ec e9       	ldi	r30, 0x9C	; 156
    2c00:	f0 e0       	ldi	r31, 0x00	; 0
    2c02:	89 81       	ldd	r24, Y+1	; 0x01
    2c04:	80 83       	st	Z, r24
}
    2c06:	0f 90       	pop	r0
    2c08:	cf 91       	pop	r28
    2c0a:	df 91       	pop	r29
    2c0c:	08 95       	ret

00002c0e <UART1_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART1_receiveByte (void)
{
    2c0e:	df 93       	push	r29
    2c10:	cf 93       	push	r28
    2c12:	cd b7       	in	r28, 0x3d	; 61
    2c14:	de b7       	in	r29, 0x3e	; 62
	/* RXC1 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,RXC1)){}
    2c16:	eb e9       	ldi	r30, 0x9B	; 155
    2c18:	f0 e0       	ldi	r31, 0x00	; 0
    2c1a:	80 81       	ld	r24, Z
    2c1c:	88 23       	and	r24, r24
    2c1e:	dc f7       	brge	.-10     	; 0x2c16 <UART1_receiveByte+0x8>
	/* return data from UDR register */
	return UDR1;
    2c20:	ec e9       	ldi	r30, 0x9C	; 156
    2c22:	f0 e0       	ldi	r31, 0x00	; 0
    2c24:	80 81       	ld	r24, Z
}
    2c26:	cf 91       	pop	r28
    2c28:	df 91       	pop	r29
    2c2a:	08 95       	ret

00002c2c <UART1_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
    2c2c:	df 93       	push	r29
    2c2e:	cf 93       	push	r28
    2c30:	00 d0       	rcall	.+0      	; 0x2c32 <UART1_sendString+0x6>
    2c32:	cd b7       	in	r28, 0x3d	; 61
    2c34:	de b7       	in	r29, 0x3e	; 62
    2c36:	9a 83       	std	Y+2, r25	; 0x02
    2c38:	89 83       	std	Y+1, r24	; 0x01
    2c3a:	0a c0       	rjmp	.+20     	; 0x2c50 <UART1_sendString+0x24>
	while (*str != '\0')
	{
		UART1_sendByte(*str);
    2c3c:	e9 81       	ldd	r30, Y+1	; 0x01
    2c3e:	fa 81       	ldd	r31, Y+2	; 0x02
    2c40:	80 81       	ld	r24, Z
    2c42:	0e 94 f0 15 	call	0x2be0	; 0x2be0 <UART1_sendByte>
		str++;
    2c46:	89 81       	ldd	r24, Y+1	; 0x01
    2c48:	9a 81       	ldd	r25, Y+2	; 0x02
    2c4a:	01 96       	adiw	r24, 0x01	; 1
    2c4c:	9a 83       	std	Y+2, r25	; 0x02
    2c4e:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
	while (*str != '\0')
    2c50:	e9 81       	ldd	r30, Y+1	; 0x01
    2c52:	fa 81       	ldd	r31, Y+2	; 0x02
    2c54:	80 81       	ld	r24, Z
    2c56:	88 23       	and	r24, r24
    2c58:	89 f7       	brne	.-30     	; 0x2c3c <UART1_sendString+0x10>
	{
		UART1_sendByte(*str);
		str++;
	}
}
    2c5a:	0f 90       	pop	r0
    2c5c:	0f 90       	pop	r0
    2c5e:	cf 91       	pop	r28
    2c60:	df 91       	pop	r29
    2c62:	08 95       	ret

00002c64 <UART1_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
    2c64:	df 93       	push	r29
    2c66:	cf 93       	push	r28
    2c68:	00 d0       	rcall	.+0      	; 0x2c6a <UART1_receiveString+0x6>
    2c6a:	cd b7       	in	r28, 0x3d	; 61
    2c6c:	de b7       	in	r29, 0x3e	; 62
    2c6e:	9a 83       	std	Y+2, r25	; 0x02
    2c70:	89 83       	std	Y+1, r24	; 0x01
	str = UART1_receiveByte;
    2c72:	87 e0       	ldi	r24, 0x07	; 7
    2c74:	96 e1       	ldi	r25, 0x16	; 22
    2c76:	9a 83       	std	Y+2, r25	; 0x02
    2c78:	89 83       	std	Y+1, r24	; 0x01
    2c7a:	09 c0       	rjmp	.+18     	; 0x2c8e <UART1_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    2c7c:	89 81       	ldd	r24, Y+1	; 0x01
    2c7e:	9a 81       	ldd	r25, Y+2	; 0x02
    2c80:	01 96       	adiw	r24, 0x01	; 1
    2c82:	9a 83       	std	Y+2, r25	; 0x02
    2c84:	89 83       	std	Y+1, r24	; 0x01
		str = UART1_receiveByte;
    2c86:	87 e0       	ldi	r24, 0x07	; 7
    2c88:	96 e1       	ldi	r25, 0x16	; 22
    2c8a:	9a 83       	std	Y+2, r25	; 0x02
    2c8c:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
	str = UART1_receiveByte;
	while (*str != '#')
    2c8e:	e9 81       	ldd	r30, Y+1	; 0x01
    2c90:	fa 81       	ldd	r31, Y+2	; 0x02
    2c92:	80 81       	ld	r24, Z
    2c94:	83 32       	cpi	r24, 0x23	; 35
    2c96:	91 f7       	brne	.-28     	; 0x2c7c <UART1_receiveString+0x18>
	{
		str++;
		str = UART1_receiveByte;
	}
	str = '\0';
    2c98:	1a 82       	std	Y+2, r1	; 0x02
    2c9a:	19 82       	std	Y+1, r1	; 0x01
}
    2c9c:	0f 90       	pop	r0
    2c9e:	0f 90       	pop	r0
    2ca0:	cf 91       	pop	r28
    2ca2:	df 91       	pop	r29
    2ca4:	08 95       	ret

00002ca6 <__udivmodsi4>:
    2ca6:	a1 e2       	ldi	r26, 0x21	; 33
    2ca8:	1a 2e       	mov	r1, r26
    2caa:	aa 1b       	sub	r26, r26
    2cac:	bb 1b       	sub	r27, r27
    2cae:	fd 01       	movw	r30, r26
    2cb0:	0d c0       	rjmp	.+26     	; 0x2ccc <__udivmodsi4_ep>

00002cb2 <__udivmodsi4_loop>:
    2cb2:	aa 1f       	adc	r26, r26
    2cb4:	bb 1f       	adc	r27, r27
    2cb6:	ee 1f       	adc	r30, r30
    2cb8:	ff 1f       	adc	r31, r31
    2cba:	a2 17       	cp	r26, r18
    2cbc:	b3 07       	cpc	r27, r19
    2cbe:	e4 07       	cpc	r30, r20
    2cc0:	f5 07       	cpc	r31, r21
    2cc2:	20 f0       	brcs	.+8      	; 0x2ccc <__udivmodsi4_ep>
    2cc4:	a2 1b       	sub	r26, r18
    2cc6:	b3 0b       	sbc	r27, r19
    2cc8:	e4 0b       	sbc	r30, r20
    2cca:	f5 0b       	sbc	r31, r21

00002ccc <__udivmodsi4_ep>:
    2ccc:	66 1f       	adc	r22, r22
    2cce:	77 1f       	adc	r23, r23
    2cd0:	88 1f       	adc	r24, r24
    2cd2:	99 1f       	adc	r25, r25
    2cd4:	1a 94       	dec	r1
    2cd6:	69 f7       	brne	.-38     	; 0x2cb2 <__udivmodsi4_loop>
    2cd8:	60 95       	com	r22
    2cda:	70 95       	com	r23
    2cdc:	80 95       	com	r24
    2cde:	90 95       	com	r25
    2ce0:	9b 01       	movw	r18, r22
    2ce2:	ac 01       	movw	r20, r24
    2ce4:	bd 01       	movw	r22, r26
    2ce6:	cf 01       	movw	r24, r30
    2ce8:	08 95       	ret

00002cea <__prologue_saves__>:
    2cea:	2f 92       	push	r2
    2cec:	3f 92       	push	r3
    2cee:	4f 92       	push	r4
    2cf0:	5f 92       	push	r5
    2cf2:	6f 92       	push	r6
    2cf4:	7f 92       	push	r7
    2cf6:	8f 92       	push	r8
    2cf8:	9f 92       	push	r9
    2cfa:	af 92       	push	r10
    2cfc:	bf 92       	push	r11
    2cfe:	cf 92       	push	r12
    2d00:	df 92       	push	r13
    2d02:	ef 92       	push	r14
    2d04:	ff 92       	push	r15
    2d06:	0f 93       	push	r16
    2d08:	1f 93       	push	r17
    2d0a:	cf 93       	push	r28
    2d0c:	df 93       	push	r29
    2d0e:	cd b7       	in	r28, 0x3d	; 61
    2d10:	de b7       	in	r29, 0x3e	; 62
    2d12:	ca 1b       	sub	r28, r26
    2d14:	db 0b       	sbc	r29, r27
    2d16:	0f b6       	in	r0, 0x3f	; 63
    2d18:	f8 94       	cli
    2d1a:	de bf       	out	0x3e, r29	; 62
    2d1c:	0f be       	out	0x3f, r0	; 63
    2d1e:	cd bf       	out	0x3d, r28	; 61
    2d20:	09 94       	ijmp

00002d22 <__epilogue_restores__>:
    2d22:	2a 88       	ldd	r2, Y+18	; 0x12
    2d24:	39 88       	ldd	r3, Y+17	; 0x11
    2d26:	48 88       	ldd	r4, Y+16	; 0x10
    2d28:	5f 84       	ldd	r5, Y+15	; 0x0f
    2d2a:	6e 84       	ldd	r6, Y+14	; 0x0e
    2d2c:	7d 84       	ldd	r7, Y+13	; 0x0d
    2d2e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2d30:	9b 84       	ldd	r9, Y+11	; 0x0b
    2d32:	aa 84       	ldd	r10, Y+10	; 0x0a
    2d34:	b9 84       	ldd	r11, Y+9	; 0x09
    2d36:	c8 84       	ldd	r12, Y+8	; 0x08
    2d38:	df 80       	ldd	r13, Y+7	; 0x07
    2d3a:	ee 80       	ldd	r14, Y+6	; 0x06
    2d3c:	fd 80       	ldd	r15, Y+5	; 0x05
    2d3e:	0c 81       	ldd	r16, Y+4	; 0x04
    2d40:	1b 81       	ldd	r17, Y+3	; 0x03
    2d42:	aa 81       	ldd	r26, Y+2	; 0x02
    2d44:	b9 81       	ldd	r27, Y+1	; 0x01
    2d46:	ce 0f       	add	r28, r30
    2d48:	d1 1d       	adc	r29, r1
    2d4a:	0f b6       	in	r0, 0x3f	; 63
    2d4c:	f8 94       	cli
    2d4e:	de bf       	out	0x3e, r29	; 62
    2d50:	0f be       	out	0x3f, r0	; 63
    2d52:	cd bf       	out	0x3d, r28	; 61
    2d54:	ed 01       	movw	r28, r26
    2d56:	08 95       	ret

00002d58 <_exit>:
    2d58:	f8 94       	cli

00002d5a <__stop_program>:
    2d5a:	ff cf       	rjmp	.-2      	; 0x2d5a <__stop_program>
