Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May  8 13:13:55 2024
| Host         : Minseok running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Gates_timing_summary_routed.rpt -pb Gates_timing_summary_routed.pb -rpx Gates_timing_summary_routed.rpx -warn_on_violation
| Design       : Gates
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 4.550ns (62.375%)  route 2.745ns (37.625%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  x0_IBUF_inst/O
                         net (fo=7, routed)           1.033     2.334    x0_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.097     2.431 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.712     4.143    y1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.152     7.295 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     7.295    y1
    E19                                                               r  y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 4.676ns (66.343%)  route 2.372ns (33.657%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         1.309     1.309 r  x1_IBUF_inst/O
                         net (fo=6, routed)           1.178     2.487    x1_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.097     2.584 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.195     3.778    y0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.269     7.048 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     7.048    y0
    U16                                                               r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.934ns  (logic 4.685ns (67.569%)  route 2.249ns (32.431%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  x0_IBUF_inst/O
                         net (fo=7, routed)           1.033     2.334    x0_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.111     2.445 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.216     3.661    y3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.273     6.934 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     6.934    y3
    V19                                                               r  y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.926ns  (logic 4.693ns (67.755%)  route 2.233ns (32.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  x0_IBUF_inst/O
                         net (fo=7, routed)           1.036     2.337    x0_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.111     2.448 r  y4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.197     3.645    y4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         3.281     6.926 r  y4_OBUF_inst/O
                         net (fo=0)                   0.000     6.926    y4
    W18                                                               r  y4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.527ns (65.720%)  route 2.361ns (34.280%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 f  x0_IBUF_inst/O
                         net (fo=7, routed)           1.131     2.432    x0_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.097     2.529 r  y6_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.230     3.759    y6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.129     6.888 r  y6_OBUF_inst/O
                         net (fo=0)                   0.000     6.888    y6
    U14                                                               r  y6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 4.543ns (66.704%)  route 2.268ns (33.296%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         1.309     1.309 r  x1_IBUF_inst/O
                         net (fo=6, routed)           1.178     2.487    x1_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I1_O)        0.097     2.584 r  y5_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.090     3.674    y5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.137     6.811 r  y5_OBUF_inst/O
                         net (fo=0)                   0.000     6.811    y5
    U15                                                               r  y5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 4.521ns (66.927%)  route 2.234ns (33.073%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  x0_IBUF_inst/O
                         net (fo=7, routed)           1.036     2.337    x0_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.097     2.434 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.198     3.632    y2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.123     6.756 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     6.756    y2
    U19                                                               r  y2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.476ns (66.278%)  route 0.751ns (33.722%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  x1_IBUF_inst/O
                         net (fo=6, routed)           0.423     0.652    x1_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.045     0.697 r  y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.026    y2_OBUF
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.228 r  y2_OBUF_inst/O
                         net (fo=0)                   0.000     2.228    y2
    U19                                                               r  y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.481ns (64.714%)  route 0.808ns (35.286%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x0_IBUF_inst/O
                         net (fo=7, routed)           0.538     0.759    x0_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.045     0.804 r  y5_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.269     1.074    y5_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.289 r  y5_OBUF_inst/O
                         net (fo=0)                   0.000     2.289    y5
    U15                                                               r  y5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.549ns (67.385%)  route 0.750ns (32.615%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  x1_IBUF_inst/O
                         net (fo=6, routed)           0.417     0.646    x1_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.048     0.694 r  y3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.333     1.027    y3_OBUF
    V19                  OBUF (Prop_obuf_I_O)         1.272     2.299 r  y3_OBUF_inst/O
                         net (fo=0)                   0.000     2.299    y3
    V19                                                               r  y3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.555ns (67.365%)  route 0.753ns (32.635%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  x1_IBUF_inst/O
                         net (fo=6, routed)           0.423     0.652    x1_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.049     0.701 r  y4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     1.032    y4_OBUF
    W18                  OBUF (Prop_obuf_I_O)         1.277     2.308 r  y4_OBUF_inst/O
                         net (fo=0)                   0.000     2.308    y4
    W18                                                               r  y4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.531ns (64.271%)  route 0.851ns (35.729%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  x0_IBUF_inst/O
                         net (fo=7, routed)           0.538     0.759    x0_IBUF
    SLICE_X0Y4           LUT2 (Prop_lut2_I0_O)        0.042     0.801 r  y0_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.313     1.114    y0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.382 r  y0_OBUF_inst/O
                         net (fo=0)                   0.000     2.382    y0
    U16                                                               r  y0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x0
                            (input port)
  Destination:            y6
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.473ns (61.328%)  route 0.929ns (38.672%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  x0 (IN)
                         net (fo=0)                   0.000     0.000    x0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  x0_IBUF_inst/O
                         net (fo=7, routed)           0.590     0.811    x0_IBUF
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.856 r  y6_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.339     1.195    y6_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     2.402 r  y6_OBUF_inst/O
                         net (fo=0)                   0.000     2.402    y6
    U14                                                               r  y6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1
                            (input port)
  Destination:            y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.505ns (59.964%)  route 1.005ns (40.036%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  x1 (IN)
                         net (fo=0)                   0.000     0.000    x1
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  x1_IBUF_inst/O
                         net (fo=6, routed)           0.417     0.646    x1_IBUF
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.045     0.691 r  y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.588     1.279    y1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.510 r  y1_OBUF_inst/O
                         net (fo=0)                   0.000     2.510    y1
    E19                                                               r  y1 (OUT)
  -------------------------------------------------------------------    -------------------





