// Seed: 4030586953
module module_0 (
    output logic id_0,
    input  logic id_1
);
  assign id_0 = id_1 == 1'b0;
  logic id_2;
  type_8 id_3 (
      .id_0(1),
      .id_1(1),
      .id_2(id_2)
  );
  assign id_2 = id_1;
  logic id_4;
endmodule
