TEST
function load_program(): unit -> unit = {
    //B reg
    write_mem(0x0000, 0b00000100);

    //C reg
    write_mem(0x0001, 0b00001100);

    //D reg
    write_mem(0x0002, 0b00010100);

    //E reg
    write_mem(0x0003, 0b00011100);

    //H reg
    write_mem(0x0004, 0b00100100);

    //L reg
    write_mem(0x0005, 0b00101100);

    //M reference (location in HL)
    write_mem(0x0006, 0b00110100);

    //A reg
    write_mem(0x0007, 0b00111100);
    write_mem(0x0008, 0b01110110);
}
EXPECTED
Instruction completed: INR B
PSW: 0x0000
HL: 0x0000
DE: 0x0000
BC: 0x0100
SP: 0x0000
PC: 0x0001
Clock Cycles: 5
Machine Cycles: 1
Instruction completed: INR C
PSW: 0x0000
HL: 0x0000
DE: 0x0000
BC: 0x0101
SP: 0x0000
PC: 0x0002
Clock Cycles: 10
Machine Cycles: 2
Instruction completed: INR D
PSW: 0x0000
HL: 0x0000
DE: 0x0100
BC: 0x0101
SP: 0x0000
PC: 0x0003
Clock Cycles: 15
Machine Cycles: 3
Instruction completed: INR E
PSW: 0x0000
HL: 0x0000
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0004
Clock Cycles: 20
Machine Cycles: 4
Instruction completed: INR H
PSW: 0x0000
HL: 0x0100
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0005
Clock Cycles: 25
Machine Cycles: 5
Instruction completed: INR L
PSW: 0x0000
HL: 0x0101
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0006
Clock Cycles: 30
Machine Cycles: 6
Instruction completed: INR M
Value at M location: 0x01
PSW: 0x0000
HL: 0x0101
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0007
Clock Cycles: 40
Machine Cycles: 11
Instruction completed: INR A
PSW: 0x0100
HL: 0x0101
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0008
Clock Cycles: 45
Machine Cycles: 12
Instruction completed: HLT 
PSW: 0x0100
HL: 0x0101
DE: 0x0101
BC: 0x0101
SP: 0x0000
PC: 0x0009
Clock Cycles: 45
Machine Cycles: 12