Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Mar  6 15:49:23 2024
| Host         : LAPTOP-59TOG2H2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Decoder4to16_timing_summary_routed.rpt -pb Decoder4to16_timing_summary_routed.pb -rpx Decoder4to16_timing_summary_routed.rpx -warn_on_violation
| Design       : Decoder4to16
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.824ns  (logic 5.262ns (26.544%)  route 14.562ns (73.456%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          7.199     8.715    secondStage1/A_IBUF[3]
    SLICE_X112Y94        LUT5 (Prop_lut5_I1_O)        0.124     8.839 r  secondStage1/Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           7.364    16.202    Y_OBUF[4]
    W8                   OBUF (Prop_obuf_I_O)         3.622    19.824 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.824    Y[4]
    W8                                                                r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.615ns  (logic 5.208ns (26.549%)  route 14.408ns (73.451%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          7.188     8.704    secondStage0/A_IBUF[3]
    SLICE_X112Y94        LUT5 (Prop_lut5_I1_O)        0.124     8.828 r  secondStage0/Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           7.220    16.048    Y_OBUF[1]
    Y7                   OBUF (Prop_obuf_I_O)         3.568    19.615 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.615    Y[1]
    Y7                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.080ns  (logic 5.410ns (28.353%)  route 13.670ns (71.647%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          6.539     8.055    secondStage0/A_IBUF[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I1_O)        0.116     8.171 r  secondStage0/Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.131    15.302    Y_OBUF[3]
    U8                   OBUF (Prop_obuf_I_O)         3.778    19.080 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.080    Y[3]
    U8                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.054ns  (logic 5.166ns (28.612%)  route 12.888ns (71.388%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          6.539     8.055    secondStage0/A_IBUF[3]
    SLICE_X112Y83        LUT5 (Prop_lut5_I1_O)        0.124     8.179 r  secondStage0/Y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.350    14.529    Y_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         3.526    18.054 r  Y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.054    Y[2]
    W6                                                                r  Y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.927ns  (logic 5.368ns (31.716%)  route 11.558ns (68.284%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          8.315     9.831    secondStage2/A_IBUF[3]
    SLICE_X113Y105       LUT5 (Prop_lut5_I1_O)        0.150     9.981 r  secondStage2/Y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.243    13.224    Y_OBUF[11]
    G14                  OBUF (Prop_obuf_I_O)         3.702    16.927 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.927    Y[11]
    G14                                                               r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.077ns  (logic 5.382ns (33.476%)  route 10.695ns (66.524%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          7.199     8.715    secondStage1/A_IBUF[3]
    SLICE_X112Y94        LUT5 (Prop_lut5_I1_O)        0.117     8.832 r  secondStage1/Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.496    12.328    Y_OBUF[5]
    B20                  OBUF (Prop_obuf_I_O)         3.749    16.077 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.077    Y[5]
    B20                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.560ns  (logic 5.153ns (33.116%)  route 10.407ns (66.884%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          8.348     9.864    secondStage3/A_IBUF[3]
    SLICE_X113Y105       LUT5 (Prop_lut5_I1_O)        0.124     9.988 r  secondStage3/Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.060    12.047    Y_OBUF[12]
    G17                  OBUF (Prop_obuf_I_O)         3.513    15.560 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.560    Y[12]
    G17                                                               r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.459ns  (logic 5.448ns (35.243%)  route 10.011ns (64.757%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          8.348     9.864    secondStage3/A_IBUF[3]
    SLICE_X113Y105       LUT5 (Prop_lut5_I1_O)        0.152    10.016 r  secondStage3/Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.663    11.679    Y_OBUF[13]
    L15                  OBUF (Prop_obuf_I_O)         3.780    15.459 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    15.459    Y[13]
    L15                                                               r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.223ns  (logic 5.235ns (34.392%)  route 9.987ns (65.608%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          8.315     9.831    secondStage2/A_IBUF[3]
    SLICE_X113Y105       LUT5 (Prop_lut5_I1_O)        0.124     9.955 r  secondStage2/Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.672    11.627    Y_OBUF[10]
    L14                  OBUF (Prop_obuf_I_O)         3.595    15.223 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.223    Y[10]
    L14                                                               r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.009ns  (logic 5.449ns (36.305%)  route 9.560ns (63.695%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W9                                                0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    W9                   IBUF (Prop_ibuf_I_O)         1.516     1.516 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          7.896     9.412    secondStage2/A_IBUF[3]
    SLICE_X113Y104       LUT5 (Prop_lut5_I1_O)        0.150     9.562 r  secondStage2/Y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.664    11.226    Y_OBUF[9]
    M14                  OBUF (Prop_obuf_I_O)         3.783    15.009 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.009    Y[9]
    M14                                                               r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.630ns (58.396%)  route 1.161ns (41.604%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          0.831     1.076    secondStage3/A_IBUF[2]
    SLICE_X113Y105       LUT5 (Prop_lut5_I3_O)        0.045     1.121 r  secondStage3/Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.330     1.451    Y_OBUF[13]
    L15                  OBUF (Prop_obuf_I_O)         1.340     2.791 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.791    Y[13]
    L15                                                               r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.828ns  (logic 1.586ns (56.068%)  route 1.242ns (43.932%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[2]_inst/O
                         net (fo=16, routed)          0.915     1.160    secondStage2/A_IBUF[2]
    SLICE_X113Y105       LUT5 (Prop_lut5_I3_O)        0.045     1.205 r  secondStage2/Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.533    Y_OBUF[10]
    L14                  OBUF (Prop_obuf_I_O)         1.296     2.828 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.828    Y[10]
    L14                                                               r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.838ns  (logic 1.504ns (52.999%)  route 1.334ns (47.001%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          0.831     1.076    secondStage3/A_IBUF[2]
    SLICE_X113Y105       LUT5 (Prop_lut5_I3_O)        0.045     1.121 r  secondStage3/Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.503     1.624    Y_OBUF[12]
    G17                  OBUF (Prop_obuf_I_O)         1.214     2.838 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.838    Y[12]
    G17                                                               r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.632ns (55.513%)  route 1.308ns (44.487%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[2]_inst/O
                         net (fo=16, routed)          0.973     1.218    secondStage2/A_IBUF[2]
    SLICE_X113Y104       LUT5 (Prop_lut5_I3_O)        0.044     1.262 r  secondStage2/Y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.597    Y_OBUF[9]
    M14                  OBUF (Prop_obuf_I_O)         1.343     2.941 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.941    Y[9]
    M14                                                               r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.563ns (53.121%)  route 1.379ns (46.879%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[2]_inst/O
                         net (fo=16, routed)          0.973     1.218    secondStage2/A_IBUF[2]
    SLICE_X113Y104       LUT5 (Prop_lut5_I3_O)        0.045     1.263 r  secondStage2/Y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.669    Y_OBUF[8]
    N16                  OBUF (Prop_obuf_I_O)         1.273     2.942 r  Y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.942    Y[8]
    N16                                                               r  Y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.030ns  (logic 1.521ns (50.190%)  route 1.509ns (49.810%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          1.178     1.423    secondStage1/A_IBUF[2]
    SLICE_X113Y87        LUT5 (Prop_lut5_I3_O)        0.045     1.468 r  secondStage1/Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.799    Y_OBUF[6]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.030 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.030    Y[6]
    R14                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.609ns (51.659%)  route 1.506ns (48.341%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          1.178     1.423    secondStage1/A_IBUF[2]
    SLICE_X113Y87        LUT5 (Prop_lut5_I3_O)        0.044     1.467 r  secondStage1/Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.795    Y_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         1.320     3.115 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.115    Y[7]
    P14                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.288ns  (logic 1.645ns (50.027%)  route 1.643ns (49.973%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          1.316     1.561    secondStage3/A_IBUF[2]
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.045     1.606 r  secondStage3/Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.933    Y_OBUF[14]
    W14                  OBUF (Prop_obuf_I_O)         1.355     3.288 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.288    Y[14]
    W14                                                               r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.345ns  (logic 1.694ns (50.654%)  route 1.651ns (49.346%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[2]_inst/O
                         net (fo=16, routed)          1.316     1.561    secondStage3/A_IBUF[2]
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.044     1.605 r  secondStage3/Y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.940    Y_OBUF[15]
    Y14                  OBUF (Prop_obuf_I_O)         1.405     3.345 r  Y_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.345    Y[15]
    Y14                                                               r  Y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.393ns  (logic 1.569ns (46.236%)  route 1.824ns (53.764%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A20                                               0.000     0.000 f  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    A20                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[2]_inst/O
                         net (fo=16, routed)          1.145     1.390    secondStage0/A_IBUF[2]
    SLICE_X112Y94        LUT5 (Prop_lut5_I3_O)        0.044     1.434 r  secondStage0/Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.680     2.113    Y_OBUF[0]
    F20                  OBUF (Prop_obuf_I_O)         1.280     3.393 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.393    Y[0]
    F20                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------





