/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [2:0] _03_;
  wire [10:0] _04_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [25:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(_00_ | celloutsig_0_16z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | celloutsig_1_4z);
  assign celloutsig_1_10z = ~(celloutsig_1_5z | celloutsig_1_0z);
  assign celloutsig_0_7z = ~(in_data[51] | celloutsig_0_4z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[5] | in_data[66]);
  assign celloutsig_0_12z = ~((celloutsig_0_6z | in_data[88]) & celloutsig_0_6z);
  assign celloutsig_0_15z = ~((celloutsig_0_10z | celloutsig_0_3z[2]) & celloutsig_0_8z);
  assign celloutsig_0_22z = ~((celloutsig_0_3z[2] | in_data[31]) & celloutsig_0_16z);
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[135] | celloutsig_1_0z;
  assign celloutsig_0_6z = celloutsig_0_3z[2] | celloutsig_0_3z[4];
  assign celloutsig_0_16z = in_data[8] | celloutsig_0_12z;
  assign celloutsig_0_59z = celloutsig_0_35z ^ celloutsig_0_12z;
  assign celloutsig_0_14z = celloutsig_0_6z ^ celloutsig_0_10z;
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _19_ <= 3'h0;
    else _19_ <= celloutsig_0_3z[2:0];
  assign { _00_, _01_, _03_[0] } = _19_;
  reg [10:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _20_ <= 11'h000;
    else _20_ <= { in_data[82:79], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z };
  assign { _04_[10:3], _02_, _04_[1:0] } = _20_;
  assign celloutsig_1_4z = celloutsig_1_2z[17:14] <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_8z = { celloutsig_0_0z[2], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z } <= { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_35z = celloutsig_0_4z & ~(celloutsig_0_22z);
  assign celloutsig_0_5z = in_data[84] & ~(celloutsig_0_0z[5]);
  assign celloutsig_0_58z = celloutsig_0_37z[1] & ~(celloutsig_0_31z);
  assign celloutsig_0_10z = celloutsig_0_4z & ~(celloutsig_0_7z);
  assign celloutsig_1_16z = ~ celloutsig_1_2z[19:15];
  assign celloutsig_1_8z = & celloutsig_1_2z[10:6];
  assign celloutsig_1_0z = ^ in_data[177:160];
  assign celloutsig_0_0z = in_data[82:73] - in_data[69:60];
  assign celloutsig_0_3z = { celloutsig_0_0z[7:3], celloutsig_0_1z } - { celloutsig_0_0z[6:2], celloutsig_0_1z };
  assign celloutsig_0_37z = _04_[10:3] - { _01_, _03_[0], celloutsig_0_17z, celloutsig_0_31z, celloutsig_0_35z, celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[162:137] - in_data[184:159];
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_1z } - { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_15z };
  assign celloutsig_1_3z = ~((in_data[129] & in_data[130]) | (celloutsig_1_1z & celloutsig_1_2z[22]));
  assign celloutsig_1_13z = ~((celloutsig_1_8z & celloutsig_1_10z) | (celloutsig_1_1z & celloutsig_1_8z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z[25] & celloutsig_1_16z[4]) | (celloutsig_1_2z[6] & celloutsig_1_8z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_13z) | (celloutsig_1_8z & celloutsig_1_18z));
  assign celloutsig_0_13z = ~((celloutsig_0_7z & celloutsig_0_4z) | (celloutsig_0_12z & celloutsig_0_2z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[4] & celloutsig_0_1z) | (celloutsig_0_0z[5] & celloutsig_0_1z));
  assign _03_[2:1] = { _00_, _01_ };
  assign _04_[2] = _02_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
