// Seed: 3491281842
module module_0 (
    input supply0 id_0,
    output wire id_1,
    output wand id_2,
    input uwire module_0,
    input wire id_4
);
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wor id_4,
    output tri1 id_5
);
  id_7 :
  assert property (@(posedge !id_4) id_7)
  else $display;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_2,
      id_2
  );
endmodule
module module_2 (
    input wand id_0,
    input tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    output wor id_7,
    input supply1 id_8,
    output uwire id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri id_13,
    output tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    output wand id_17,
    input tri0 id_18,
    output tri id_19,
    output tri0 id_20,
    input tri1 id_21
    , id_27,
    output supply0 id_22,
    output tri0 id_23,
    input tri1 id_24,
    input wire id_25
);
  assign id_10 = id_16;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_10,
      id_11,
      id_12
  );
  assign modCall_1.id_1 = 0;
  tri1 id_28 = 1;
endmodule
