ibert_bank_all_sim_netlist.v,verilog,xil_defaultlib,/home/chiwei/work/checkout/kcu116/kcu116_ibert/work/ibert_bank_all/ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/ibert_bank_all_sim_netlist.v,incdir="../../../../ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/hdl/verilog"incdir="../../../../ibert_bank_all.srcs/sources_1/ip/ibert_bank_all/synth"
glbl.v,Verilog,xil_defaultlib,glbl.v
