
door_locker_control_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001dc2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000014  00800060  00001dc2  00001e56  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  00800074  00800074  00001e6a  2**0
                  ALLOC
  3 .stab         00001f38  00000000  00000000  00001e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000010ea  00000000  00000000  00003da4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00004fce  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000513e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006d87  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007c72  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008a20  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008e0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000095db  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 21 0c 	jmp	0x1842	; 0x1842 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 54 0c 	jmp	0x18a8	; 0x18a8 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e2 ec       	ldi	r30, 0xC2	; 194
      68:	fd e1       	ldi	r31, 0x1D	; 29
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 37       	cpi	r26, 0x74	; 116
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e7       	ldi	r26, 0x74	; 116
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ac 37       	cpi	r26, 0x7C	; 124
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 df 0e 	jmp	0x1dbe	; 0x1dbe <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 a8 0e 	jmp	0x1d50	; 0x1d50 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 c4 0e 	jmp	0x1d88	; 0x1d88 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 a8 0e 	jmp	0x1d50	; 0x1d50 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 c4 0e 	jmp	0x1d88	; 0x1d88 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 b4 0e 	jmp	0x1d68	; 0x1d68 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 d0 0e 	jmp	0x1da0	; 0x1da0 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 b8 0e 	jmp	0x1d70	; 0x1d70 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 d4 0e 	jmp	0x1da8	; 0x1da8 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
/*******************************************************************************
 *                      Global Variables                                       *
 *******************************************************************************/
uint8 g_timer0_ticks = 0;

int main(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
     b4e:	6c 97       	sbiw	r28, 0x1c	; 28
     b50:	0f b6       	in	r0, 0x3f	; 63
     b52:	f8 94       	cli
     b54:	de bf       	out	0x3e, r29	; 62
     b56:	0f be       	out	0x3f, r0	; 63
     b58:	cd bf       	out	0x3d, r28	; 61
	 * receivedByte      	-> variable to hold byte that received from master throw UART
	 * passwordSettingState	-> uint8 variable to store if password is setting before or not
	 * index				-> index used as for loop counter
	 *
	 */
	uint8 password[PASSCODE_SIZE] = {'\0'};
     b5a:	86 e0       	ldi	r24, 0x06	; 6
     b5c:	fe 01       	movw	r30, r28
     b5e:	34 96       	adiw	r30, 0x04	; 4
     b60:	df 01       	movw	r26, r30
     b62:	28 2f       	mov	r18, r24
     b64:	1d 92       	st	X+, r1
     b66:	2a 95       	dec	r18
     b68:	e9 f7       	brne	.-6      	; 0xb64 <main+0x1e>
	uint8 confirmPassword[PASSCODE_SIZE] = {'\0'};
     b6a:	86 e0       	ldi	r24, 0x06	; 6
     b6c:	fe 01       	movw	r30, r28
     b6e:	3a 96       	adiw	r30, 0x0a	; 10
     b70:	df 01       	movw	r26, r30
     b72:	28 2f       	mov	r18, r24
     b74:	1d 92       	st	X+, r1
     b76:	2a 95       	dec	r18
     b78:	e9 f7       	brne	.-6      	; 0xb74 <main+0x2e>
	uint8 receivedByte = DUMMY_CHAR;
     b7a:	84 e4       	ldi	r24, 0x44	; 68
     b7c:	8b 83       	std	Y+3, r24	; 0x03
	uint8 passwordSettingState;
	uint8 index;

	/*initialize UART with baud rate 9600*/
	UART_init(9600);
     b7e:	60 e8       	ldi	r22, 0x80	; 128
     b80:	75 e2       	ldi	r23, 0x25	; 37
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	90 e0       	ldi	r25, 0x00	; 0
     b86:	0e 94 0a 0e 	call	0x1c14	; 0x1c14 <UART_init>

	/*enable i-bit*/
	SREG |= (1<<7);
     b8a:	af e5       	ldi	r26, 0x5F	; 95
     b8c:	b0 e0       	ldi	r27, 0x00	; 0
     b8e:	ef e5       	ldi	r30, 0x5F	; 95
     b90:	f0 e0       	ldi	r31, 0x00	; 0
     b92:	80 81       	ld	r24, Z
     b94:	80 68       	ori	r24, 0x80	; 128
     b96:	8c 93       	st	X, r24
	/*Configuration structure for timer0 CTC mode*/
	TIMERS_ConfigType timer0_overflow_config = {F_CPU_1024, OVERFLOW_MODE, 5, NO_COMP_VALUE};
     b98:	ce 01       	movw	r24, r28
     b9a:	40 96       	adiw	r24, 0x10	; 16
     b9c:	99 8f       	std	Y+25, r25	; 0x19
     b9e:	88 8f       	std	Y+24, r24	; 0x18
     ba0:	a8 e6       	ldi	r26, 0x68	; 104
     ba2:	b0 e0       	ldi	r27, 0x00	; 0
     ba4:	bb 8f       	std	Y+27, r27	; 0x1b
     ba6:	aa 8f       	std	Y+26, r26	; 0x1a
     ba8:	b6 e0       	ldi	r27, 0x06	; 6
     baa:	bc 8f       	std	Y+28, r27	; 0x1c
     bac:	ea 8d       	ldd	r30, Y+26	; 0x1a
     bae:	fb 8d       	ldd	r31, Y+27	; 0x1b
     bb0:	00 80       	ld	r0, Z
     bb2:	2a 8d       	ldd	r18, Y+26	; 0x1a
     bb4:	3b 8d       	ldd	r19, Y+27	; 0x1b
     bb6:	2f 5f       	subi	r18, 0xFF	; 255
     bb8:	3f 4f       	sbci	r19, 0xFF	; 255
     bba:	3b 8f       	std	Y+27, r19	; 0x1b
     bbc:	2a 8f       	std	Y+26, r18	; 0x1a
     bbe:	a8 8d       	ldd	r26, Y+24	; 0x18
     bc0:	b9 8d       	ldd	r27, Y+25	; 0x19
     bc2:	0c 92       	st	X, r0
     bc4:	e8 8d       	ldd	r30, Y+24	; 0x18
     bc6:	f9 8d       	ldd	r31, Y+25	; 0x19
     bc8:	31 96       	adiw	r30, 0x01	; 1
     bca:	f9 8f       	std	Y+25, r31	; 0x19
     bcc:	e8 8f       	std	Y+24, r30	; 0x18
     bce:	fc 8d       	ldd	r31, Y+28	; 0x1c
     bd0:	f1 50       	subi	r31, 0x01	; 1
     bd2:	fc 8f       	std	Y+28, r31	; 0x1c
     bd4:	2c 8d       	ldd	r18, Y+28	; 0x1c
     bd6:	22 23       	and	r18, r18
     bd8:	49 f7       	brne	.-46     	; 0xbac <main+0x66>
	/*initialize timer */
	TIMERS_init(&timer0_overflow_config, TIMER0_ID);
     bda:	ce 01       	movw	r24, r28
     bdc:	40 96       	adiw	r24, 0x10	; 16
     bde:	60 e0       	ldi	r22, 0x00	; 0
     be0:	0e 94 87 0c 	call	0x190e	; 0x190e <TIMERS_init>
	/*set call back function for timer0*/
	TIMERS_setCallBack(timer0_handler, TIMER0_ID);
     be4:	8e e8       	ldi	r24, 0x8E	; 142
     be6:	97 e0       	ldi	r25, 0x07	; 7
     be8:	60 e0       	ldi	r22, 0x00	; 0
     bea:	0e 94 e4 0c 	call	0x19c8	; 0x19c8 <TIMERS_setCallBack>

	/* Initialize the TWI/I2C Driver */
	TWI_init();
     bee:	0e 94 8d 0d 	call	0x1b1a	; 0x1b1a <TWI_init>

	/*initialize DC motor */
	DcMotor_Init();
     bf2:	0e 94 c4 07 	call	0xf88	; 0xf88 <DcMotor_Init>


	while(1)
	{
		/*receive byte from HMI ECU*/
		receivedByte = UART_recieveByte();
     bf6:	0e 94 5f 0e 	call	0x1cbe	; 0x1cbe <UART_recieveByte>
     bfa:	8b 83       	std	Y+3, r24	; 0x03

		/*switch case on received byte*/
		switch(receivedByte)
     bfc:	8b 81       	ldd	r24, Y+3	; 0x03
     bfe:	a8 2f       	mov	r26, r24
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	bf 8b       	std	Y+23, r27	; 0x17
     c04:	ae 8b       	std	Y+22, r26	; 0x16
     c06:	ee 89       	ldd	r30, Y+22	; 0x16
     c08:	ff 89       	ldd	r31, Y+23	; 0x17
     c0a:	ed 34       	cpi	r30, 0x4D	; 77
     c0c:	f1 05       	cpc	r31, r1
     c0e:	09 f4       	brne	.+2      	; 0xc12 <main+0xcc>
     c10:	60 c0       	rjmp	.+192    	; 0xcd2 <main+0x18c>
     c12:	2e 89       	ldd	r18, Y+22	; 0x16
     c14:	3f 89       	ldd	r19, Y+23	; 0x17
     c16:	2e 34       	cpi	r18, 0x4E	; 78
     c18:	31 05       	cpc	r19, r1
     c1a:	64 f4       	brge	.+24     	; 0xc34 <main+0xee>
     c1c:	8e 89       	ldd	r24, Y+22	; 0x16
     c1e:	9f 89       	ldd	r25, Y+23	; 0x17
     c20:	8b 32       	cpi	r24, 0x2B	; 43
     c22:	91 05       	cpc	r25, r1
     c24:	09 f4       	brne	.+2      	; 0xc28 <main+0xe2>
     c26:	63 c0       	rjmp	.+198    	; 0xcee <main+0x1a8>
     c28:	ae 89       	ldd	r26, Y+22	; 0x16
     c2a:	bf 89       	ldd	r27, Y+23	; 0x17
     c2c:	ad 32       	cpi	r26, 0x2D	; 45
     c2e:	b1 05       	cpc	r27, r1
     c30:	c9 f0       	breq	.+50     	; 0xc64 <main+0x11e>
     c32:	5f c0       	rjmp	.+190    	; 0xcf2 <main+0x1ac>
     c34:	ee 89       	ldd	r30, Y+22	; 0x16
     c36:	ff 89       	ldd	r31, Y+23	; 0x17
     c38:	e3 35       	cpi	r30, 0x53	; 83
     c3a:	f1 05       	cpc	r31, r1
     c3c:	09 f0       	breq	.+2      	; 0xc40 <main+0xfa>
     c3e:	59 c0       	rjmp	.+178    	; 0xcf2 <main+0x1ac>
		{
		case CHECK_PASSWORD_SETTING:
			/*call check password setting function*/
			passwordSettingState = check_password_setting_status();
     c40:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <check_password_setting_status>
     c44:	8a 83       	std	Y+2, r24	; 0x02
			/*if password setting state = 1 > send(set)
			 * else if = 0 > send(not set)
			 */
			if(passwordSettingState){
     c46:	8a 81       	ldd	r24, Y+2	; 0x02
     c48:	88 23       	and	r24, r24
     c4a:	21 f0       	breq	.+8      	; 0xc54 <main+0x10e>
				UART_sendByte(PASSWORD_SET);
     c4c:	89 e5       	ldi	r24, 0x59	; 89
     c4e:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
     c52:	4f c0       	rjmp	.+158    	; 0xcf2 <main+0x1ac>
			}
			else if (!passwordSettingState){
     c54:	8a 81       	ldd	r24, Y+2	; 0x02
     c56:	88 23       	and	r24, r24
     c58:	09 f0       	breq	.+2      	; 0xc5c <main+0x116>
     c5a:	4b c0       	rjmp	.+150    	; 0xcf2 <main+0x1ac>
				UART_sendByte(PASSWORD_NOT_SET);
     c5c:	8e e4       	ldi	r24, 0x4E	; 78
     c5e:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
     c62:	47 c0       	rjmp	.+142    	; 0xcf2 <main+0x1ac>
			}
			break;
		case SET_PASSWORD:
			/*receive two passwords form HMI*/
			UART_sendByte(EUC2_READY);
     c64:	80 e4       	ldi	r24, 0x40	; 64
     c66:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
			receive_password_from_HMI(password);
     c6a:	ce 01       	movw	r24, r28
     c6c:	04 96       	adiw	r24, 0x04	; 4
     c6e:	0e 94 11 07 	call	0xe22	; 0xe22 <receive_password_from_HMI>
			UART_sendByte(EUC2_READY);
     c72:	80 e4       	ldi	r24, 0x40	; 64
     c74:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
			receive_password_from_HMI(confirmPassword);
     c78:	ce 01       	movw	r24, r28
     c7a:	0a 96       	adiw	r24, 0x0a	; 10
     c7c:	0e 94 11 07 	call	0xe22	; 0xe22 <receive_password_from_HMI>
			for(index = 0; index < PASSCODE_SIZE ; index++)
     c80:	19 82       	std	Y+1, r1	; 0x01
     c82:	1b c0       	rjmp	.+54     	; 0xcba <main+0x174>
			{
				if(password[index] != confirmPassword[index]){
     c84:	89 81       	ldd	r24, Y+1	; 0x01
     c86:	28 2f       	mov	r18, r24
     c88:	30 e0       	ldi	r19, 0x00	; 0
     c8a:	ce 01       	movw	r24, r28
     c8c:	04 96       	adiw	r24, 0x04	; 4
     c8e:	fc 01       	movw	r30, r24
     c90:	e2 0f       	add	r30, r18
     c92:	f3 1f       	adc	r31, r19
     c94:	40 81       	ld	r20, Z
     c96:	89 81       	ldd	r24, Y+1	; 0x01
     c98:	28 2f       	mov	r18, r24
     c9a:	30 e0       	ldi	r19, 0x00	; 0
     c9c:	ce 01       	movw	r24, r28
     c9e:	0a 96       	adiw	r24, 0x0a	; 10
     ca0:	fc 01       	movw	r30, r24
     ca2:	e2 0f       	add	r30, r18
     ca4:	f3 1f       	adc	r31, r19
     ca6:	80 81       	ld	r24, Z
     ca8:	48 17       	cp	r20, r24
     caa:	21 f0       	breq	.+8      	; 0xcb4 <main+0x16e>
					UART_sendByte(PASSWORD_NOT_IDENTICAL);
     cac:	88 e2       	ldi	r24, 0x28	; 40
     cae:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
     cb2:	06 c0       	rjmp	.+12     	; 0xcc0 <main+0x17a>
			/*receive two passwords form HMI*/
			UART_sendByte(EUC2_READY);
			receive_password_from_HMI(password);
			UART_sendByte(EUC2_READY);
			receive_password_from_HMI(confirmPassword);
			for(index = 0; index < PASSCODE_SIZE ; index++)
     cb4:	89 81       	ldd	r24, Y+1	; 0x01
     cb6:	8f 5f       	subi	r24, 0xFF	; 255
     cb8:	89 83       	std	Y+1, r24	; 0x01
     cba:	89 81       	ldd	r24, Y+1	; 0x01
     cbc:	86 30       	cpi	r24, 0x06	; 6
     cbe:	10 f3       	brcs	.-60     	; 0xc84 <main+0x13e>
				if(password[index] != confirmPassword[index]){
					UART_sendByte(PASSWORD_NOT_IDENTICAL);
					break;
				}
			}
			UART_sendByte(PASSWORD_IDENTICAL);
     cc0:	89 e2       	ldi	r24, 0x29	; 41
     cc2:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
			/*****store password to external EEPROM*****/
			 /* change password setting state to 1 in a specific address in the external EEPROM */
			 /* Write 0x0F in the external EEPROM */
			EEPROM_writeByte(0x0311, 0x01);
     cc6:	81 e1       	ldi	r24, 0x11	; 17
     cc8:	93 e0       	ldi	r25, 0x03	; 3
     cca:	61 e0       	ldi	r22, 0x01	; 1
     ccc:	0e 94 2b 08 	call	0x1056	; 0x1056 <EEPROM_writeByte>
     cd0:	10 c0       	rjmp	.+32     	; 0xcf2 <main+0x1ac>

			break;
		case CHECK_PASSWORD_MATCH:
			UART_sendByte(EUC2_READY);
     cd2:	80 e4       	ldi	r24, 0x40	; 64
     cd4:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
			receive_password_from_HMI(password);
     cd8:	ce 01       	movw	r24, r28
     cda:	04 96       	adiw	r24, 0x04	; 4
     cdc:	0e 94 11 07 	call	0xe22	; 0xe22 <receive_password_from_HMI>
			/*call match password function*/
			UART_sendByte(check_password_match(password));
     ce0:	ce 01       	movw	r24, r28
     ce2:	04 96       	adiw	r24, 0x04	; 4
     ce4:	0e 94 37 07 	call	0xe6e	; 0xe6e <check_password_match>
     ce8:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <UART_sendByte>
     cec:	02 c0       	rjmp	.+4      	; 0xcf2 <main+0x1ac>
			break;
		case OPEN_DOOR:
			/*open door for 3 seconds*/
			open_door();
     cee:	0e 94 9f 07 	call	0xf3e	; 0xf3e <open_door>

			break;
		default:
			break;
		}
		receivedByte  = DUMMY_CHAR;
     cf2:	84 e4       	ldi	r24, 0x44	; 68
     cf4:	8b 83       	std	Y+3, r24	; 0x03
     cf6:	7f cf       	rjmp	.-258    	; 0xbf6 <main+0xb0>

00000cf8 <check_password_setting_status>:
 *                    Return 0 if password is not set
 *
 *
 */
uint8 check_password_setting_status(void)
{
     cf8:	df 93       	push	r29
     cfa:	cf 93       	push	r28
     cfc:	cd b7       	in	r28, 0x3d	; 61
     cfe:	de b7       	in	r29, 0x3e	; 62
     d00:	2f 97       	sbiw	r28, 0x0f	; 15
     d02:	0f b6       	in	r0, 0x3f	; 63
     d04:	f8 94       	cli
     d06:	de bf       	out	0x3e, r29	; 62
     d08:	0f be       	out	0x3f, r0	; 63
     d0a:	cd bf       	out	0x3d, r28	; 61
	/*check EEPROM Specific Address*/
	/*if there is one => return 1; (set)
	 *if there is 0 => return 0 (not set)
	 */
	uint8 status = 1;
     d0c:	81 e0       	ldi	r24, 0x01	; 1
     d0e:	8f 87       	std	Y+15, r24	; 0x0f

	/*write 1 just for test*/
	EEPROM_writeByte(0x0311, 0x01);
     d10:	81 e1       	ldi	r24, 0x11	; 17
     d12:	93 e0       	ldi	r25, 0x03	; 3
     d14:	61 e0       	ldi	r22, 0x01	; 1
     d16:	0e 94 2b 08 	call	0x1056	; 0x1056 <EEPROM_writeByte>
     d1a:	80 e0       	ldi	r24, 0x00	; 0
     d1c:	90 e0       	ldi	r25, 0x00	; 0
     d1e:	a0 e2       	ldi	r26, 0x20	; 32
     d20:	b1 e4       	ldi	r27, 0x41	; 65
     d22:	8b 87       	std	Y+11, r24	; 0x0b
     d24:	9c 87       	std	Y+12, r25	; 0x0c
     d26:	ad 87       	std	Y+13, r26	; 0x0d
     d28:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     d2a:	6b 85       	ldd	r22, Y+11	; 0x0b
     d2c:	7c 85       	ldd	r23, Y+12	; 0x0c
     d2e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d30:	9e 85       	ldd	r25, Y+14	; 0x0e
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	4a e7       	ldi	r20, 0x7A	; 122
     d38:	53 e4       	ldi	r21, 0x43	; 67
     d3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d3e:	dc 01       	movw	r26, r24
     d40:	cb 01       	movw	r24, r22
     d42:	8f 83       	std	Y+7, r24	; 0x07
     d44:	98 87       	std	Y+8, r25	; 0x08
     d46:	a9 87       	std	Y+9, r26	; 0x09
     d48:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     d4a:	6f 81       	ldd	r22, Y+7	; 0x07
     d4c:	78 85       	ldd	r23, Y+8	; 0x08
     d4e:	89 85       	ldd	r24, Y+9	; 0x09
     d50:	9a 85       	ldd	r25, Y+10	; 0x0a
     d52:	20 e0       	ldi	r18, 0x00	; 0
     d54:	30 e0       	ldi	r19, 0x00	; 0
     d56:	40 e8       	ldi	r20, 0x80	; 128
     d58:	5f e3       	ldi	r21, 0x3F	; 63
     d5a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d5e:	88 23       	and	r24, r24
     d60:	2c f4       	brge	.+10     	; 0xd6c <check_password_setting_status+0x74>
		__ticks = 1;
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	9e 83       	std	Y+6, r25	; 0x06
     d68:	8d 83       	std	Y+5, r24	; 0x05
     d6a:	3f c0       	rjmp	.+126    	; 0xdea <check_password_setting_status+0xf2>
	else if (__tmp > 65535)
     d6c:	6f 81       	ldd	r22, Y+7	; 0x07
     d6e:	78 85       	ldd	r23, Y+8	; 0x08
     d70:	89 85       	ldd	r24, Y+9	; 0x09
     d72:	9a 85       	ldd	r25, Y+10	; 0x0a
     d74:	20 e0       	ldi	r18, 0x00	; 0
     d76:	3f ef       	ldi	r19, 0xFF	; 255
     d78:	4f e7       	ldi	r20, 0x7F	; 127
     d7a:	57 e4       	ldi	r21, 0x47	; 71
     d7c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d80:	18 16       	cp	r1, r24
     d82:	4c f5       	brge	.+82     	; 0xdd6 <check_password_setting_status+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d84:	6b 85       	ldd	r22, Y+11	; 0x0b
     d86:	7c 85       	ldd	r23, Y+12	; 0x0c
     d88:	8d 85       	ldd	r24, Y+13	; 0x0d
     d8a:	9e 85       	ldd	r25, Y+14	; 0x0e
     d8c:	20 e0       	ldi	r18, 0x00	; 0
     d8e:	30 e0       	ldi	r19, 0x00	; 0
     d90:	40 e2       	ldi	r20, 0x20	; 32
     d92:	51 e4       	ldi	r21, 0x41	; 65
     d94:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d98:	dc 01       	movw	r26, r24
     d9a:	cb 01       	movw	r24, r22
     d9c:	bc 01       	movw	r22, r24
     d9e:	cd 01       	movw	r24, r26
     da0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     da4:	dc 01       	movw	r26, r24
     da6:	cb 01       	movw	r24, r22
     da8:	9e 83       	std	Y+6, r25	; 0x06
     daa:	8d 83       	std	Y+5, r24	; 0x05
     dac:	0f c0       	rjmp	.+30     	; 0xdcc <check_password_setting_status+0xd4>
     dae:	89 e1       	ldi	r24, 0x19	; 25
     db0:	90 e0       	ldi	r25, 0x00	; 0
     db2:	9c 83       	std	Y+4, r25	; 0x04
     db4:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     db6:	8b 81       	ldd	r24, Y+3	; 0x03
     db8:	9c 81       	ldd	r25, Y+4	; 0x04
     dba:	01 97       	sbiw	r24, 0x01	; 1
     dbc:	f1 f7       	brne	.-4      	; 0xdba <check_password_setting_status+0xc2>
     dbe:	9c 83       	std	Y+4, r25	; 0x04
     dc0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     dc2:	8d 81       	ldd	r24, Y+5	; 0x05
     dc4:	9e 81       	ldd	r25, Y+6	; 0x06
     dc6:	01 97       	sbiw	r24, 0x01	; 1
     dc8:	9e 83       	std	Y+6, r25	; 0x06
     dca:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     dcc:	8d 81       	ldd	r24, Y+5	; 0x05
     dce:	9e 81       	ldd	r25, Y+6	; 0x06
     dd0:	00 97       	sbiw	r24, 0x00	; 0
     dd2:	69 f7       	brne	.-38     	; 0xdae <check_password_setting_status+0xb6>
     dd4:	14 c0       	rjmp	.+40     	; 0xdfe <check_password_setting_status+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     dd6:	6f 81       	ldd	r22, Y+7	; 0x07
     dd8:	78 85       	ldd	r23, Y+8	; 0x08
     dda:	89 85       	ldd	r24, Y+9	; 0x09
     ddc:	9a 85       	ldd	r25, Y+10	; 0x0a
     dde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     de2:	dc 01       	movw	r26, r24
     de4:	cb 01       	movw	r24, r22
     de6:	9e 83       	std	Y+6, r25	; 0x06
     de8:	8d 83       	std	Y+5, r24	; 0x05
     dea:	8d 81       	ldd	r24, Y+5	; 0x05
     dec:	9e 81       	ldd	r25, Y+6	; 0x06
     dee:	9a 83       	std	Y+2, r25	; 0x02
     df0:	89 83       	std	Y+1, r24	; 0x01
     df2:	89 81       	ldd	r24, Y+1	; 0x01
     df4:	9a 81       	ldd	r25, Y+2	; 0x02
     df6:	01 97       	sbiw	r24, 0x01	; 1
     df8:	f1 f7       	brne	.-4      	; 0xdf6 <check_password_setting_status+0xfe>
     dfa:	9a 83       	std	Y+2, r25	; 0x02
     dfc:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);
	/* Read 0x0F from the external EEPROM */
	EEPROM_readByte(0x0311, &status);
     dfe:	9e 01       	movw	r18, r28
     e00:	21 5f       	subi	r18, 0xF1	; 241
     e02:	3f 4f       	sbci	r19, 0xFF	; 255
     e04:	81 e1       	ldi	r24, 0x11	; 17
     e06:	93 e0       	ldi	r25, 0x03	; 3
     e08:	b9 01       	movw	r22, r18
     e0a:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <EEPROM_readByte>
	return status; /*just in testing phase*/
     e0e:	8f 85       	ldd	r24, Y+15	; 0x0f
}
     e10:	2f 96       	adiw	r28, 0x0f	; 15
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	f8 94       	cli
     e16:	de bf       	out	0x3e, r29	; 62
     e18:	0f be       	out	0x3f, r0	; 63
     e1a:	cd bf       	out	0x3d, r28	; 61
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <receive_password_from_HMI>:
 * [Args] : non
 * [in] uint8 *pass: pointer to string to store the received password
 * [Returns] :
 ****************************************************/
void receive_password_from_HMI(uint8 *pass)
{
     e22:	0f 93       	push	r16
     e24:	1f 93       	push	r17
     e26:	df 93       	push	r29
     e28:	cf 93       	push	r28
     e2a:	00 d0       	rcall	.+0      	; 0xe2c <receive_password_from_HMI+0xa>
     e2c:	0f 92       	push	r0
     e2e:	cd b7       	in	r28, 0x3d	; 61
     e30:	de b7       	in	r29, 0x3e	; 62
     e32:	9b 83       	std	Y+3, r25	; 0x03
     e34:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i;
	for(i = 0; i<PASSCODE_SIZE;i++){
     e36:	19 82       	std	Y+1, r1	; 0x01
     e38:	0f c0       	rjmp	.+30     	; 0xe58 <receive_password_from_HMI+0x36>
		pass[i] = UART_recieveByte();
     e3a:	89 81       	ldd	r24, Y+1	; 0x01
     e3c:	28 2f       	mov	r18, r24
     e3e:	30 e0       	ldi	r19, 0x00	; 0
     e40:	8a 81       	ldd	r24, Y+2	; 0x02
     e42:	9b 81       	ldd	r25, Y+3	; 0x03
     e44:	8c 01       	movw	r16, r24
     e46:	02 0f       	add	r16, r18
     e48:	13 1f       	adc	r17, r19
     e4a:	0e 94 5f 0e 	call	0x1cbe	; 0x1cbe <UART_recieveByte>
     e4e:	f8 01       	movw	r30, r16
     e50:	80 83       	st	Z, r24
 * [Returns] :
 ****************************************************/
void receive_password_from_HMI(uint8 *pass)
{
	uint8 i;
	for(i = 0; i<PASSCODE_SIZE;i++){
     e52:	89 81       	ldd	r24, Y+1	; 0x01
     e54:	8f 5f       	subi	r24, 0xFF	; 255
     e56:	89 83       	std	Y+1, r24	; 0x01
     e58:	89 81       	ldd	r24, Y+1	; 0x01
     e5a:	86 30       	cpi	r24, 0x06	; 6
     e5c:	70 f3       	brcs	.-36     	; 0xe3a <receive_password_from_HMI+0x18>
		pass[i] = UART_recieveByte();
	}
}
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	cf 91       	pop	r28
     e66:	df 91       	pop	r29
     e68:	1f 91       	pop	r17
     e6a:	0f 91       	pop	r16
     e6c:	08 95       	ret

00000e6e <check_password_match>:
 * [Args] : non
 * [in] uint8 *pass: pointer to string of password that required to be checked
 * [Returns] : password matching status
 ****************************************************/
uint8 check_password_match(uint8 *pass)
{
     e6e:	df 93       	push	r29
     e70:	cf 93       	push	r28
     e72:	cd b7       	in	r28, 0x3d	; 61
     e74:	de b7       	in	r29, 0x3e	; 62
     e76:	2f 97       	sbiw	r28, 0x0f	; 15
     e78:	0f b6       	in	r0, 0x3f	; 63
     e7a:	f8 94       	cli
     e7c:	de bf       	out	0x3e, r29	; 62
     e7e:	0f be       	out	0x3f, r0	; 63
     e80:	cd bf       	out	0x3d, r28	; 61
     e82:	99 87       	std	Y+9, r25	; 0x09
     e84:	88 87       	std	Y+8, r24	; 0x08
#ifdef TESTING_PAHSE
	uint8 password [PASSCODE_SIZE]= {'2','2','2','2','2','\0'};
     e86:	ce 01       	movw	r24, r28
     e88:	02 96       	adiw	r24, 0x02	; 2
     e8a:	9c 87       	std	Y+12, r25	; 0x0c
     e8c:	8b 87       	std	Y+11, r24	; 0x0b
     e8e:	ee e6       	ldi	r30, 0x6E	; 110
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	fe 87       	std	Y+14, r31	; 0x0e
     e94:	ed 87       	std	Y+13, r30	; 0x0d
     e96:	f6 e0       	ldi	r31, 0x06	; 6
     e98:	ff 87       	std	Y+15, r31	; 0x0f
     e9a:	ed 85       	ldd	r30, Y+13	; 0x0d
     e9c:	fe 85       	ldd	r31, Y+14	; 0x0e
     e9e:	00 80       	ld	r0, Z
     ea0:	8d 85       	ldd	r24, Y+13	; 0x0d
     ea2:	9e 85       	ldd	r25, Y+14	; 0x0e
     ea4:	01 96       	adiw	r24, 0x01	; 1
     ea6:	9e 87       	std	Y+14, r25	; 0x0e
     ea8:	8d 87       	std	Y+13, r24	; 0x0d
     eaa:	eb 85       	ldd	r30, Y+11	; 0x0b
     eac:	fc 85       	ldd	r31, Y+12	; 0x0c
     eae:	00 82       	st	Z, r0
     eb0:	8b 85       	ldd	r24, Y+11	; 0x0b
     eb2:	9c 85       	ldd	r25, Y+12	; 0x0c
     eb4:	01 96       	adiw	r24, 0x01	; 1
     eb6:	9c 87       	std	Y+12, r25	; 0x0c
     eb8:	8b 87       	std	Y+11, r24	; 0x0b
     eba:	9f 85       	ldd	r25, Y+15	; 0x0f
     ebc:	91 50       	subi	r25, 0x01	; 1
     ebe:	9f 87       	std	Y+15, r25	; 0x0f
     ec0:	ef 85       	ldd	r30, Y+15	; 0x0f
     ec2:	ee 23       	and	r30, r30
     ec4:	51 f7       	brne	.-44     	; 0xe9a <check_password_match+0x2c>
#endif
	/*
	 * password => get stored password from EEPROM
	 */
	uint8 index;
	for(index = 0; index < PASSCODE_SIZE ; index++)
     ec6:	19 82       	std	Y+1, r1	; 0x01
     ec8:	1a c0       	rjmp	.+52     	; 0xefe <check_password_match+0x90>
	{
		if(password[index] != pass[index]){
     eca:	89 81       	ldd	r24, Y+1	; 0x01
     ecc:	28 2f       	mov	r18, r24
     ece:	30 e0       	ldi	r19, 0x00	; 0
     ed0:	ce 01       	movw	r24, r28
     ed2:	02 96       	adiw	r24, 0x02	; 2
     ed4:	fc 01       	movw	r30, r24
     ed6:	e2 0f       	add	r30, r18
     ed8:	f3 1f       	adc	r31, r19
     eda:	40 81       	ld	r20, Z
     edc:	89 81       	ldd	r24, Y+1	; 0x01
     ede:	28 2f       	mov	r18, r24
     ee0:	30 e0       	ldi	r19, 0x00	; 0
     ee2:	88 85       	ldd	r24, Y+8	; 0x08
     ee4:	99 85       	ldd	r25, Y+9	; 0x09
     ee6:	fc 01       	movw	r30, r24
     ee8:	e2 0f       	add	r30, r18
     eea:	f3 1f       	adc	r31, r19
     eec:	80 81       	ld	r24, Z
     eee:	48 17       	cp	r20, r24
     ef0:	19 f0       	breq	.+6      	; 0xef8 <check_password_match+0x8a>
			return PASSWORD_NOT_MATCH;
     ef2:	fe e6       	ldi	r31, 0x6E	; 110
     ef4:	fa 87       	std	Y+10, r31	; 0x0a
     ef6:	08 c0       	rjmp	.+16     	; 0xf08 <check_password_match+0x9a>
#endif
	/*
	 * password => get stored password from EEPROM
	 */
	uint8 index;
	for(index = 0; index < PASSCODE_SIZE ; index++)
     ef8:	89 81       	ldd	r24, Y+1	; 0x01
     efa:	8f 5f       	subi	r24, 0xFF	; 255
     efc:	89 83       	std	Y+1, r24	; 0x01
     efe:	89 81       	ldd	r24, Y+1	; 0x01
     f00:	86 30       	cpi	r24, 0x06	; 6
     f02:	18 f3       	brcs	.-58     	; 0xeca <check_password_match+0x5c>
	{
		if(password[index] != pass[index]){
			return PASSWORD_NOT_MATCH;
		}
	}
	return PASSWORD_MATCH;
     f04:	89 e7       	ldi	r24, 0x79	; 121
     f06:	8a 87       	std	Y+10, r24	; 0x0a
     f08:	8a 85       	ldd	r24, Y+10	; 0x0a
}
     f0a:	2f 96       	adiw	r28, 0x0f	; 15
     f0c:	0f b6       	in	r0, 0x3f	; 63
     f0e:	f8 94       	cli
     f10:	de bf       	out	0x3e, r29	; 62
     f12:	0f be       	out	0x3f, r0	; 63
     f14:	cd bf       	out	0x3d, r28	; 61
     f16:	cf 91       	pop	r28
     f18:	df 91       	pop	r29
     f1a:	08 95       	ret

00000f1c <timer0_handler>:
 * [Description] : function to handle
 * [Args] : non
 * [in]: non
 * [Returns] : non
 ****************************************************/
void timer0_handler(void){
     f1c:	df 93       	push	r29
     f1e:	cf 93       	push	r28
     f20:	cd b7       	in	r28, 0x3d	; 61
     f22:	de b7       	in	r29, 0x3e	; 62
	setTimerValue(TIMER0_ID, 5);
     f24:	80 e0       	ldi	r24, 0x00	; 0
     f26:	65 e0       	ldi	r22, 0x05	; 5
     f28:	70 e0       	ldi	r23, 0x00	; 0
     f2a:	0e 94 65 0d 	call	0x1aca	; 0x1aca <setTimerValue>
	g_timer0_ticks++;
     f2e:	80 91 74 00 	lds	r24, 0x0074
     f32:	8f 5f       	subi	r24, 0xFF	; 255
     f34:	80 93 74 00 	sts	0x0074, r24
}
     f38:	cf 91       	pop	r28
     f3a:	df 91       	pop	r29
     f3c:	08 95       	ret

00000f3e <open_door>:
 * [Description] : function to open the door using DC-motor
 * [Args] : non
 * [in]: non
 * [Returns] : non
 ****************************************************/
void open_door(void){
     f3e:	df 93       	push	r29
     f40:	cf 93       	push	r28
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
	/*rotate motor for 15 seconds CW*/
	g_timer0_ticks = 0;
     f46:	10 92 74 00 	sts	0x0074, r1
	DcMotor_Rotate(DC_CW);
     f4a:	82 e0       	ldi	r24, 0x02	; 2
     f4c:	0e 94 df 07 	call	0xfbe	; 0xfbe <DcMotor_Rotate>
	while(g_timer0_ticks < 60);
     f50:	80 91 74 00 	lds	r24, 0x0074
     f54:	8c 33       	cpi	r24, 0x3C	; 60
     f56:	e0 f3       	brcs	.-8      	; 0xf50 <open_door+0x12>

	/*hold motor for 3 seconds */
	g_timer0_ticks = 0;
     f58:	10 92 74 00 	sts	0x0074, r1
	DcMotor_Rotate(DC_STOP);
     f5c:	80 e0       	ldi	r24, 0x00	; 0
     f5e:	0e 94 df 07 	call	0xfbe	; 0xfbe <DcMotor_Rotate>
	while(g_timer0_ticks < 12);
     f62:	80 91 74 00 	lds	r24, 0x0074
     f66:	8c 30       	cpi	r24, 0x0C	; 12
     f68:	e0 f3       	brcs	.-8      	; 0xf62 <open_door+0x24>

	/*rotate motor for 15 seconds CCW*/
	g_timer0_ticks = 0;
     f6a:	10 92 74 00 	sts	0x0074, r1
	DcMotor_Rotate(DC_A_CW);
     f6e:	81 e0       	ldi	r24, 0x01	; 1
     f70:	0e 94 df 07 	call	0xfbe	; 0xfbe <DcMotor_Rotate>
	while(g_timer0_ticks < 60);
     f74:	80 91 74 00 	lds	r24, 0x0074
     f78:	8c 33       	cpi	r24, 0x3C	; 60
     f7a:	e0 f3       	brcs	.-8      	; 0xf74 <open_door+0x36>

	/*Stop Motor*/
	DcMotor_Rotate(DC_STOP);
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	0e 94 df 07 	call	0xfbe	; 0xfbe <DcMotor_Rotate>
}
     f82:	cf 91       	pop	r28
     f84:	df 91       	pop	r29
     f86:	08 95       	ret

00000f88 <DcMotor_Init>:
 *******************************************************************************/
/*
 * Function to initialize one specific motor
 */

void DcMotor_Init(void){
     f88:	df 93       	push	r29
     f8a:	cf 93       	push	r28
     f8c:	cd b7       	in	r28, 0x3d	; 61
     f8e:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(DCMOTOR_PORT_ID, DCMOTOR_IN1, PIN_OUTPUT);
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	60 e0       	ldi	r22, 0x00	; 0
     f94:	41 e0       	ldi	r20, 0x01	; 1
     f96:	0e 94 c3 08 	call	0x1186	; 0x1186 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(DCMOTOR_PORT_ID, DCMOTOR_IN2, PIN_OUTPUT);
     f9a:	81 e0       	ldi	r24, 0x01	; 1
     f9c:	61 e0       	ldi	r22, 0x01	; 1
     f9e:	41 e0       	ldi	r20, 0x01	; 1
     fa0:	0e 94 c3 08 	call	0x1186	; 0x1186 <GPIO_setupPinDirection>

	GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN1, LOGIC_LOW);
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	60 e0       	ldi	r22, 0x00	; 0
     fa8:	40 e0       	ldi	r20, 0x00	; 0
     faa:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
	GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN2, LOGIC_LOW);
     fae:	81 e0       	ldi	r24, 0x01	; 1
     fb0:	61 e0       	ldi	r22, 0x01	; 1
     fb2:	40 e0       	ldi	r20, 0x00	; 0
     fb4:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
}
     fb8:	cf 91       	pop	r28
     fba:	df 91       	pop	r29
     fbc:	08 95       	ret

00000fbe <DcMotor_Rotate>:


/*
 * Function to rotate DC motor CW or CCW with a given speed
 */
void DcMotor_Rotate(DcMotor_State state){
     fbe:	df 93       	push	r29
     fc0:	cf 93       	push	r28
     fc2:	00 d0       	rcall	.+0      	; 0xfc4 <DcMotor_Rotate+0x6>
     fc4:	0f 92       	push	r0
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	89 83       	std	Y+1, r24	; 0x01
	switch(state)
     fcc:	89 81       	ldd	r24, Y+1	; 0x01
     fce:	28 2f       	mov	r18, r24
     fd0:	30 e0       	ldi	r19, 0x00	; 0
     fd2:	3b 83       	std	Y+3, r19	; 0x03
     fd4:	2a 83       	std	Y+2, r18	; 0x02
     fd6:	8a 81       	ldd	r24, Y+2	; 0x02
     fd8:	9b 81       	ldd	r25, Y+3	; 0x03
     fda:	81 30       	cpi	r24, 0x01	; 1
     fdc:	91 05       	cpc	r25, r1
     fde:	f9 f0       	breq	.+62     	; 0x101e <DcMotor_Rotate+0x60>
     fe0:	2a 81       	ldd	r18, Y+2	; 0x02
     fe2:	3b 81       	ldd	r19, Y+3	; 0x03
     fe4:	22 30       	cpi	r18, 0x02	; 2
     fe6:	31 05       	cpc	r19, r1
     fe8:	79 f0       	breq	.+30     	; 0x1008 <DcMotor_Rotate+0x4a>
     fea:	8a 81       	ldd	r24, Y+2	; 0x02
     fec:	9b 81       	ldd	r25, Y+3	; 0x03
     fee:	00 97       	sbiw	r24, 0x00	; 0
     ff0:	01 f5       	brne	.+64     	; 0x1032 <DcMotor_Rotate+0x74>
	{
	case DC_STOP:
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN1, LOGIC_LOW);
     ff2:	81 e0       	ldi	r24, 0x01	; 1
     ff4:	60 e0       	ldi	r22, 0x00	; 0
     ff6:	40 e0       	ldi	r20, 0x00	; 0
     ff8:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN2, LOGIC_LOW);
     ffc:	81 e0       	ldi	r24, 0x01	; 1
     ffe:	61 e0       	ldi	r22, 0x01	; 1
    1000:	40 e0       	ldi	r20, 0x00	; 0
    1002:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
    1006:	15 c0       	rjmp	.+42     	; 0x1032 <DcMotor_Rotate+0x74>

		break;
	case DC_CW:
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN1, LOGIC_LOW);
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	60 e0       	ldi	r22, 0x00	; 0
    100c:	40 e0       	ldi	r20, 0x00	; 0
    100e:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN2, LOGIC_HIGH);
    1012:	81 e0       	ldi	r24, 0x01	; 1
    1014:	61 e0       	ldi	r22, 0x01	; 1
    1016:	41 e0       	ldi	r20, 0x01	; 1
    1018:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
    101c:	0a c0       	rjmp	.+20     	; 0x1032 <DcMotor_Rotate+0x74>

		break;
	case DC_A_CW:
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN1, LOGIC_HIGH);
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	60 e0       	ldi	r22, 0x00	; 0
    1022:	41 e0       	ldi	r20, 0x01	; 1
    1024:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
		GPIO_writePin(DCMOTOR_PORT_ID, DCMOTOR_IN2, LOGIC_LOW);
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	61 e0       	ldi	r22, 0x01	; 1
    102c:	40 e0       	ldi	r20, 0x00	; 0
    102e:	0e 94 bd 09 	call	0x137a	; 0x137a <GPIO_writePin>
		break;
	}
	g_DcMotor_state = state;
    1032:	89 81       	ldd	r24, Y+1	; 0x01
    1034:	80 93 75 00 	sts	0x0075, r24

}
    1038:	0f 90       	pop	r0
    103a:	0f 90       	pop	r0
    103c:	0f 90       	pop	r0
    103e:	cf 91       	pop	r28
    1040:	df 91       	pop	r29
    1042:	08 95       	ret

00001044 <DcMotor_return_motor_state>:
DcMotor_State DcMotor_return_motor_state(void){
    1044:	df 93       	push	r29
    1046:	cf 93       	push	r28
    1048:	cd b7       	in	r28, 0x3d	; 61
    104a:	de b7       	in	r29, 0x3e	; 62
	return g_DcMotor_state;
    104c:	80 91 75 00 	lds	r24, 0x0075

}
    1050:	cf 91       	pop	r28
    1052:	df 91       	pop	r29
    1054:	08 95       	ret

00001056 <EEPROM_writeByte>:
/*******************************************************************************
 *                      Functions Definition                                   *
 *******************************************************************************/

uint8 EEPROM_writeByte(uint16 u16addr,uint8 u8data)
{
    1056:	df 93       	push	r29
    1058:	cf 93       	push	r28
    105a:	00 d0       	rcall	.+0      	; 0x105c <EEPROM_writeByte+0x6>
    105c:	00 d0       	rcall	.+0      	; 0x105e <EEPROM_writeByte+0x8>
    105e:	cd b7       	in	r28, 0x3d	; 61
    1060:	de b7       	in	r29, 0x3e	; 62
    1062:	9a 83       	std	Y+2, r25	; 0x02
    1064:	89 83       	std	Y+1, r24	; 0x01
    1066:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
    1068:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <TWI_start>
	if (TWI_getStatus() != TWI_START)
    106c:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    1070:	88 30       	cpi	r24, 0x08	; 8
    1072:	11 f0       	breq	.+4      	; 0x1078 <EEPROM_writeByte+0x22>
		return ERROR;
    1074:	1c 82       	std	Y+4, r1	; 0x04
    1076:	28 c0       	rjmp	.+80     	; 0x10c8 <EEPROM_writeByte+0x72>
	 * memory location address and R/W=0 (write)
	 * EEPROM memory was set up as fixed address beginning with 0xA0
	 * 11 bit address for memory location divides 3bits and 8 to avoid sending 2bytes for memory addressing
	 * (Fixed 1010+ 3 MSB bits + R/W-)(the 8 LSB bits in memory address)
	 */
	TWI_writeByte(0xA0 | (uint8)((u16addr&0x0700)>>7));
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
    107c:	80 70       	andi	r24, 0x00	; 0
    107e:	97 70       	andi	r25, 0x07	; 7
    1080:	88 0f       	add	r24, r24
    1082:	89 2f       	mov	r24, r25
    1084:	88 1f       	adc	r24, r24
    1086:	99 0b       	sbc	r25, r25
    1088:	91 95       	neg	r25
    108a:	80 6a       	ori	r24, 0xA0	; 160
    108c:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1090:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    1094:	88 31       	cpi	r24, 0x18	; 24
    1096:	11 f0       	breq	.+4      	; 0x109c <EEPROM_writeByte+0x46>
		return ERROR;
    1098:	1c 82       	std	Y+4, r1	; 0x04
    109a:	16 c0       	rjmp	.+44     	; 0x10c8 <EEPROM_writeByte+0x72>
	/* Send the required memory location address */
	TWI_writeByte((uint8)(u16addr & 0x00FF));
    109c:	89 81       	ldd	r24, Y+1	; 0x01
    109e:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    10a2:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    10a6:	88 32       	cpi	r24, 0x28	; 40
    10a8:	11 f0       	breq	.+4      	; 0x10ae <EEPROM_writeByte+0x58>
		return ERROR;
    10aa:	1c 82       	std	Y+4, r1	; 0x04
    10ac:	0d c0       	rjmp	.+26     	; 0x10c8 <EEPROM_writeByte+0x72>

	/* write byte to EEPROM */
	TWI_writeByte(u8data);
    10ae:	8b 81       	ldd	r24, Y+3	; 0x03
    10b0:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    10b4:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    10b8:	88 32       	cpi	r24, 0x28	; 40
    10ba:	11 f0       	breq	.+4      	; 0x10c0 <EEPROM_writeByte+0x6a>
		return ERROR;
    10bc:	1c 82       	std	Y+4, r1	; 0x04
    10be:	04 c0       	rjmp	.+8      	; 0x10c8 <EEPROM_writeByte+0x72>
	/* Send the Stop Bit */
	TWI_stop();
    10c0:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <TWI_stop>
	/*return success*/
	return SUCCESS;
    10c4:	81 e0       	ldi	r24, 0x01	; 1
    10c6:	8c 83       	std	Y+4, r24	; 0x04
    10c8:	8c 81       	ldd	r24, Y+4	; 0x04
}
    10ca:	0f 90       	pop	r0
    10cc:	0f 90       	pop	r0
    10ce:	0f 90       	pop	r0
    10d0:	0f 90       	pop	r0
    10d2:	cf 91       	pop	r28
    10d4:	df 91       	pop	r29
    10d6:	08 95       	ret

000010d8 <EEPROM_readByte>:



uint8 EEPROM_readByte(uint16 u16addr,uint8 *u8data)
{
    10d8:	df 93       	push	r29
    10da:	cf 93       	push	r28
    10dc:	00 d0       	rcall	.+0      	; 0x10de <EEPROM_readByte+0x6>
    10de:	00 d0       	rcall	.+0      	; 0x10e0 <EEPROM_readByte+0x8>
    10e0:	0f 92       	push	r0
    10e2:	cd b7       	in	r28, 0x3d	; 61
    10e4:	de b7       	in	r29, 0x3e	; 62
    10e6:	9a 83       	std	Y+2, r25	; 0x02
    10e8:	89 83       	std	Y+1, r24	; 0x01
    10ea:	7c 83       	std	Y+4, r23	; 0x04
    10ec:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
	TWI_start();
    10ee:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <TWI_start>
	if (TWI_getStatus() != TWI_START)
    10f2:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    10f6:	88 30       	cpi	r24, 0x08	; 8
    10f8:	11 f0       	breq	.+4      	; 0x10fe <EEPROM_readByte+0x26>
		return ERROR;
    10fa:	1d 82       	std	Y+5, r1	; 0x05
    10fc:	3b c0       	rjmp	.+118    	; 0x1174 <EEPROM_readByte+0x9c>
	 * memory location address and R/W=1 (write)
	 * EEPROM memory was set up as fixed address beginning with 0xA0
	 * 11 bit address for memory location divides 3bits and 8 to avoid sending 2bytes for memory addressing
	 * (Fixed 1010+ 3 MSB bits + R/W-)(the 8 LSB bits in memory address)
	 */
	TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    10fe:	89 81       	ldd	r24, Y+1	; 0x01
    1100:	9a 81       	ldd	r25, Y+2	; 0x02
    1102:	80 70       	andi	r24, 0x00	; 0
    1104:	97 70       	andi	r25, 0x07	; 7
    1106:	88 0f       	add	r24, r24
    1108:	89 2f       	mov	r24, r25
    110a:	88 1f       	adc	r24, r24
    110c:	99 0b       	sbc	r25, r25
    110e:	91 95       	neg	r25
    1110:	81 6a       	ori	r24, 0xA1	; 161
    1112:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    1116:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    111a:	88 31       	cpi	r24, 0x18	; 24
    111c:	11 f0       	breq	.+4      	; 0x1122 <EEPROM_readByte+0x4a>
		return ERROR;
    111e:	1d 82       	std	Y+5, r1	; 0x05
    1120:	29 c0       	rjmp	.+82     	; 0x1174 <EEPROM_readByte+0x9c>
	/* Send the required memory location address */
	TWI_writeByte((uint8)(u16addr & 0x00FF));
    1122:	89 81       	ldd	r24, Y+1	; 0x01
    1124:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1128:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    112c:	88 32       	cpi	r24, 0x28	; 40
    112e:	11 f0       	breq	.+4      	; 0x1134 <EEPROM_readByte+0x5c>
		return ERROR;
    1130:	1d 82       	std	Y+5, r1	; 0x05
    1132:	20 c0       	rjmp	.+64     	; 0x1174 <EEPROM_readByte+0x9c>
	/***********************Repeat start*************************/
	TWI_start();
    1134:	0e 94 a3 0d 	call	0x1b46	; 0x1b46 <TWI_start>
	if (TWI_getStatus() != TWI_REP_START)
    1138:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    113c:	80 31       	cpi	r24, 0x10	; 16
    113e:	11 f0       	breq	.+4      	; 0x1144 <EEPROM_readByte+0x6c>
		return ERROR;
    1140:	1d 82       	std	Y+5, r1	; 0x05
    1142:	18 c0       	rjmp	.+48     	; 0x1174 <EEPROM_readByte+0x9c>
	 */

	/* Send the device address, we need to get A8 A9 A10 address bits from the
	 * memory location address and R/W=1 (Read) */

	TWI_writeByte(0xA0 | 0x01);
    1144:	81 ea       	ldi	r24, 0xA1	; 161
    1146:	0e 94 be 0d 	call	0x1b7c	; 0x1b7c <TWI_writeByte>
	if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    114a:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    114e:	80 34       	cpi	r24, 0x40	; 64
    1150:	11 f0       	breq	.+4      	; 0x1156 <EEPROM_readByte+0x7e>
		return ERROR;
    1152:	1d 82       	std	Y+5, r1	; 0x05
    1154:	0f c0       	rjmp	.+30     	; 0x1174 <EEPROM_readByte+0x9c>

	/* Read Byte from Memory without send ACK */
	*u8data = TWI_readByteWithNACK();
    1156:	0e 94 e8 0d 	call	0x1bd0	; 0x1bd0 <TWI_readByteWithNACK>
    115a:	eb 81       	ldd	r30, Y+3	; 0x03
    115c:	fc 81       	ldd	r31, Y+4	; 0x04
    115e:	80 83       	st	Z, r24
	if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1160:	0e 94 fb 0d 	call	0x1bf6	; 0x1bf6 <TWI_getStatus>
    1164:	88 35       	cpi	r24, 0x58	; 88
    1166:	11 f0       	breq	.+4      	; 0x116c <EEPROM_readByte+0x94>
		return ERROR;
    1168:	1d 82       	std	Y+5, r1	; 0x05
    116a:	04 c0       	rjmp	.+8      	; 0x1174 <EEPROM_readByte+0x9c>

	/* Send the Stop Bit */
	TWI_stop();
    116c:	0e 94 b3 0d 	call	0x1b66	; 0x1b66 <TWI_stop>
	/*return success*/
	return SUCCESS;
    1170:	81 e0       	ldi	r24, 0x01	; 1
    1172:	8d 83       	std	Y+5, r24	; 0x05
    1174:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1176:	0f 90       	pop	r0
    1178:	0f 90       	pop	r0
    117a:	0f 90       	pop	r0
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
    1180:	cf 91       	pop	r28
    1182:	df 91       	pop	r29
    1184:	08 95       	ret

00001186 <GPIO_setupPinDirection>:

/*
function to setup the dirction on specified pin Input/output
if pin number or port number ar invalid, function will not handle it
*/
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction){
    1186:	df 93       	push	r29
    1188:	cf 93       	push	r28
    118a:	00 d0       	rcall	.+0      	; 0x118c <GPIO_setupPinDirection+0x6>
    118c:	00 d0       	rcall	.+0      	; 0x118e <GPIO_setupPinDirection+0x8>
    118e:	0f 92       	push	r0
    1190:	cd b7       	in	r28, 0x3d	; 61
    1192:	de b7       	in	r29, 0x3e	; 62
    1194:	89 83       	std	Y+1, r24	; 0x01
    1196:	6a 83       	std	Y+2, r22	; 0x02
    1198:	4b 83       	std	Y+3, r20	; 0x03
    if(port_num>NUM_OF_PORTS || pin_num > NUM_OF_PINS_PER_PORT){
    119a:	89 81       	ldd	r24, Y+1	; 0x01
    119c:	85 30       	cpi	r24, 0x05	; 5
    119e:	08 f0       	brcs	.+2      	; 0x11a2 <GPIO_setupPinDirection+0x1c>
    11a0:	e4 c0       	rjmp	.+456    	; 0x136a <GPIO_setupPinDirection+0x1e4>
    11a2:	8a 81       	ldd	r24, Y+2	; 0x02
    11a4:	89 30       	cpi	r24, 0x09	; 9
    11a6:	08 f0       	brcs	.+2      	; 0x11aa <GPIO_setupPinDirection+0x24>
    11a8:	e0 c0       	rjmp	.+448    	; 0x136a <GPIO_setupPinDirection+0x1e4>

    }
    else{
        switch (port_num)
    11aa:	89 81       	ldd	r24, Y+1	; 0x01
    11ac:	28 2f       	mov	r18, r24
    11ae:	30 e0       	ldi	r19, 0x00	; 0
    11b0:	3d 83       	std	Y+5, r19	; 0x05
    11b2:	2c 83       	std	Y+4, r18	; 0x04
    11b4:	8c 81       	ldd	r24, Y+4	; 0x04
    11b6:	9d 81       	ldd	r25, Y+5	; 0x05
    11b8:	81 30       	cpi	r24, 0x01	; 1
    11ba:	91 05       	cpc	r25, r1
    11bc:	09 f4       	brne	.+2      	; 0x11c0 <GPIO_setupPinDirection+0x3a>
    11be:	47 c0       	rjmp	.+142    	; 0x124e <GPIO_setupPinDirection+0xc8>
    11c0:	2c 81       	ldd	r18, Y+4	; 0x04
    11c2:	3d 81       	ldd	r19, Y+5	; 0x05
    11c4:	22 30       	cpi	r18, 0x02	; 2
    11c6:	31 05       	cpc	r19, r1
    11c8:	2c f4       	brge	.+10     	; 0x11d4 <GPIO_setupPinDirection+0x4e>
    11ca:	8c 81       	ldd	r24, Y+4	; 0x04
    11cc:	9d 81       	ldd	r25, Y+5	; 0x05
    11ce:	00 97       	sbiw	r24, 0x00	; 0
    11d0:	71 f0       	breq	.+28     	; 0x11ee <GPIO_setupPinDirection+0x68>
    11d2:	cb c0       	rjmp	.+406    	; 0x136a <GPIO_setupPinDirection+0x1e4>
    11d4:	2c 81       	ldd	r18, Y+4	; 0x04
    11d6:	3d 81       	ldd	r19, Y+5	; 0x05
    11d8:	22 30       	cpi	r18, 0x02	; 2
    11da:	31 05       	cpc	r19, r1
    11dc:	09 f4       	brne	.+2      	; 0x11e0 <GPIO_setupPinDirection+0x5a>
    11de:	67 c0       	rjmp	.+206    	; 0x12ae <GPIO_setupPinDirection+0x128>
    11e0:	8c 81       	ldd	r24, Y+4	; 0x04
    11e2:	9d 81       	ldd	r25, Y+5	; 0x05
    11e4:	83 30       	cpi	r24, 0x03	; 3
    11e6:	91 05       	cpc	r25, r1
    11e8:	09 f4       	brne	.+2      	; 0x11ec <GPIO_setupPinDirection+0x66>
    11ea:	91 c0       	rjmp	.+290    	; 0x130e <GPIO_setupPinDirection+0x188>
    11ec:	be c0       	rjmp	.+380    	; 0x136a <GPIO_setupPinDirection+0x1e4>
        {
        case PORTA_ID:
            if(PIN_OUTPUT == direction){
    11ee:	8b 81       	ldd	r24, Y+3	; 0x03
    11f0:	81 30       	cpi	r24, 0x01	; 1
    11f2:	a1 f4       	brne	.+40     	; 0x121c <GPIO_setupPinDirection+0x96>
                SET_BIT(DDRA, pin_num);
    11f4:	aa e3       	ldi	r26, 0x3A	; 58
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	ea e3       	ldi	r30, 0x3A	; 58
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	80 81       	ld	r24, Z
    11fe:	48 2f       	mov	r20, r24
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	81 e0       	ldi	r24, 0x01	; 1
    1208:	90 e0       	ldi	r25, 0x00	; 0
    120a:	02 2e       	mov	r0, r18
    120c:	02 c0       	rjmp	.+4      	; 0x1212 <GPIO_setupPinDirection+0x8c>
    120e:	88 0f       	add	r24, r24
    1210:	99 1f       	adc	r25, r25
    1212:	0a 94       	dec	r0
    1214:	e2 f7       	brpl	.-8      	; 0x120e <GPIO_setupPinDirection+0x88>
    1216:	84 2b       	or	r24, r20
    1218:	8c 93       	st	X, r24
    121a:	a7 c0       	rjmp	.+334    	; 0x136a <GPIO_setupPinDirection+0x1e4>
            }
            else if(PIN_INPUT == direction){
    121c:	8b 81       	ldd	r24, Y+3	; 0x03
    121e:	88 23       	and	r24, r24
    1220:	09 f0       	breq	.+2      	; 0x1224 <GPIO_setupPinDirection+0x9e>
    1222:	a3 c0       	rjmp	.+326    	; 0x136a <GPIO_setupPinDirection+0x1e4>
                CLEAR_BIT(DDRA, pin_num);
    1224:	aa e3       	ldi	r26, 0x3A	; 58
    1226:	b0 e0       	ldi	r27, 0x00	; 0
    1228:	ea e3       	ldi	r30, 0x3A	; 58
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 81       	ld	r24, Z
    122e:	48 2f       	mov	r20, r24
    1230:	8a 81       	ldd	r24, Y+2	; 0x02
    1232:	28 2f       	mov	r18, r24
    1234:	30 e0       	ldi	r19, 0x00	; 0
    1236:	81 e0       	ldi	r24, 0x01	; 1
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	02 2e       	mov	r0, r18
    123c:	02 c0       	rjmp	.+4      	; 0x1242 <GPIO_setupPinDirection+0xbc>
    123e:	88 0f       	add	r24, r24
    1240:	99 1f       	adc	r25, r25
    1242:	0a 94       	dec	r0
    1244:	e2 f7       	brpl	.-8      	; 0x123e <GPIO_setupPinDirection+0xb8>
    1246:	80 95       	com	r24
    1248:	84 23       	and	r24, r20
    124a:	8c 93       	st	X, r24
    124c:	8e c0       	rjmp	.+284    	; 0x136a <GPIO_setupPinDirection+0x1e4>

            }
            break;
        case PORTB_ID:
            if(PIN_OUTPUT == direction){
    124e:	8b 81       	ldd	r24, Y+3	; 0x03
    1250:	81 30       	cpi	r24, 0x01	; 1
    1252:	a1 f4       	brne	.+40     	; 0x127c <GPIO_setupPinDirection+0xf6>
                SET_BIT(DDRB, pin_num);
    1254:	a7 e3       	ldi	r26, 0x37	; 55
    1256:	b0 e0       	ldi	r27, 0x00	; 0
    1258:	e7 e3       	ldi	r30, 0x37	; 55
    125a:	f0 e0       	ldi	r31, 0x00	; 0
    125c:	80 81       	ld	r24, Z
    125e:	48 2f       	mov	r20, r24
    1260:	8a 81       	ldd	r24, Y+2	; 0x02
    1262:	28 2f       	mov	r18, r24
    1264:	30 e0       	ldi	r19, 0x00	; 0
    1266:	81 e0       	ldi	r24, 0x01	; 1
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	02 2e       	mov	r0, r18
    126c:	02 c0       	rjmp	.+4      	; 0x1272 <GPIO_setupPinDirection+0xec>
    126e:	88 0f       	add	r24, r24
    1270:	99 1f       	adc	r25, r25
    1272:	0a 94       	dec	r0
    1274:	e2 f7       	brpl	.-8      	; 0x126e <GPIO_setupPinDirection+0xe8>
    1276:	84 2b       	or	r24, r20
    1278:	8c 93       	st	X, r24
    127a:	77 c0       	rjmp	.+238    	; 0x136a <GPIO_setupPinDirection+0x1e4>
            }
            else if(PIN_INPUT == direction){
    127c:	8b 81       	ldd	r24, Y+3	; 0x03
    127e:	88 23       	and	r24, r24
    1280:	09 f0       	breq	.+2      	; 0x1284 <GPIO_setupPinDirection+0xfe>
    1282:	73 c0       	rjmp	.+230    	; 0x136a <GPIO_setupPinDirection+0x1e4>
                CLEAR_BIT(DDRB, pin_num);
    1284:	a7 e3       	ldi	r26, 0x37	; 55
    1286:	b0 e0       	ldi	r27, 0x00	; 0
    1288:	e7 e3       	ldi	r30, 0x37	; 55
    128a:	f0 e0       	ldi	r31, 0x00	; 0
    128c:	80 81       	ld	r24, Z
    128e:	48 2f       	mov	r20, r24
    1290:	8a 81       	ldd	r24, Y+2	; 0x02
    1292:	28 2f       	mov	r18, r24
    1294:	30 e0       	ldi	r19, 0x00	; 0
    1296:	81 e0       	ldi	r24, 0x01	; 1
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	02 2e       	mov	r0, r18
    129c:	02 c0       	rjmp	.+4      	; 0x12a2 <GPIO_setupPinDirection+0x11c>
    129e:	88 0f       	add	r24, r24
    12a0:	99 1f       	adc	r25, r25
    12a2:	0a 94       	dec	r0
    12a4:	e2 f7       	brpl	.-8      	; 0x129e <GPIO_setupPinDirection+0x118>
    12a6:	80 95       	com	r24
    12a8:	84 23       	and	r24, r20
    12aa:	8c 93       	st	X, r24
    12ac:	5e c0       	rjmp	.+188    	; 0x136a <GPIO_setupPinDirection+0x1e4>

            }
            break;
        case PORTC_ID:
            if(PIN_OUTPUT == direction){
    12ae:	8b 81       	ldd	r24, Y+3	; 0x03
    12b0:	81 30       	cpi	r24, 0x01	; 1
    12b2:	a1 f4       	brne	.+40     	; 0x12dc <GPIO_setupPinDirection+0x156>
                SET_BIT(DDRC, pin_num);
    12b4:	a4 e3       	ldi	r26, 0x34	; 52
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	e4 e3       	ldi	r30, 0x34	; 52
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	48 2f       	mov	r20, r24
    12c0:	8a 81       	ldd	r24, Y+2	; 0x02
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	81 e0       	ldi	r24, 0x01	; 1
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	02 2e       	mov	r0, r18
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <GPIO_setupPinDirection+0x14c>
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	0a 94       	dec	r0
    12d4:	e2 f7       	brpl	.-8      	; 0x12ce <GPIO_setupPinDirection+0x148>
    12d6:	84 2b       	or	r24, r20
    12d8:	8c 93       	st	X, r24
    12da:	47 c0       	rjmp	.+142    	; 0x136a <GPIO_setupPinDirection+0x1e4>
            }
            else if(PIN_INPUT == direction){
    12dc:	8b 81       	ldd	r24, Y+3	; 0x03
    12de:	88 23       	and	r24, r24
    12e0:	09 f0       	breq	.+2      	; 0x12e4 <GPIO_setupPinDirection+0x15e>
    12e2:	43 c0       	rjmp	.+134    	; 0x136a <GPIO_setupPinDirection+0x1e4>
                CLEAR_BIT(DDRC, pin_num);
    12e4:	a4 e3       	ldi	r26, 0x34	; 52
    12e6:	b0 e0       	ldi	r27, 0x00	; 0
    12e8:	e4 e3       	ldi	r30, 0x34	; 52
    12ea:	f0 e0       	ldi	r31, 0x00	; 0
    12ec:	80 81       	ld	r24, Z
    12ee:	48 2f       	mov	r20, r24
    12f0:	8a 81       	ldd	r24, Y+2	; 0x02
    12f2:	28 2f       	mov	r18, r24
    12f4:	30 e0       	ldi	r19, 0x00	; 0
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	02 2e       	mov	r0, r18
    12fc:	02 c0       	rjmp	.+4      	; 0x1302 <GPIO_setupPinDirection+0x17c>
    12fe:	88 0f       	add	r24, r24
    1300:	99 1f       	adc	r25, r25
    1302:	0a 94       	dec	r0
    1304:	e2 f7       	brpl	.-8      	; 0x12fe <GPIO_setupPinDirection+0x178>
    1306:	80 95       	com	r24
    1308:	84 23       	and	r24, r20
    130a:	8c 93       	st	X, r24
    130c:	2e c0       	rjmp	.+92     	; 0x136a <GPIO_setupPinDirection+0x1e4>


            }
            break;
        case PORTD_ID:
            if(PIN_OUTPUT == direction){
    130e:	8b 81       	ldd	r24, Y+3	; 0x03
    1310:	81 30       	cpi	r24, 0x01	; 1
    1312:	a1 f4       	brne	.+40     	; 0x133c <GPIO_setupPinDirection+0x1b6>
                SET_BIT(DDRD, pin_num);
    1314:	a1 e3       	ldi	r26, 0x31	; 49
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	e1 e3       	ldi	r30, 0x31	; 49
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	80 81       	ld	r24, Z
    131e:	48 2f       	mov	r20, r24
    1320:	8a 81       	ldd	r24, Y+2	; 0x02
    1322:	28 2f       	mov	r18, r24
    1324:	30 e0       	ldi	r19, 0x00	; 0
    1326:	81 e0       	ldi	r24, 0x01	; 1
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	02 2e       	mov	r0, r18
    132c:	02 c0       	rjmp	.+4      	; 0x1332 <GPIO_setupPinDirection+0x1ac>
    132e:	88 0f       	add	r24, r24
    1330:	99 1f       	adc	r25, r25
    1332:	0a 94       	dec	r0
    1334:	e2 f7       	brpl	.-8      	; 0x132e <GPIO_setupPinDirection+0x1a8>
    1336:	84 2b       	or	r24, r20
    1338:	8c 93       	st	X, r24
    133a:	17 c0       	rjmp	.+46     	; 0x136a <GPIO_setupPinDirection+0x1e4>
            }
            else if(PIN_INPUT == direction){
    133c:	8b 81       	ldd	r24, Y+3	; 0x03
    133e:	88 23       	and	r24, r24
    1340:	a1 f4       	brne	.+40     	; 0x136a <GPIO_setupPinDirection+0x1e4>
                CLEAR_BIT(DDRD, pin_num);
    1342:	a1 e3       	ldi	r26, 0x31	; 49
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	e1 e3       	ldi	r30, 0x31	; 49
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	48 2f       	mov	r20, r24
    134e:	8a 81       	ldd	r24, Y+2	; 0x02
    1350:	28 2f       	mov	r18, r24
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	02 2e       	mov	r0, r18
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <GPIO_setupPinDirection+0x1da>
    135c:	88 0f       	add	r24, r24
    135e:	99 1f       	adc	r25, r25
    1360:	0a 94       	dec	r0
    1362:	e2 f7       	brpl	.-8      	; 0x135c <GPIO_setupPinDirection+0x1d6>
    1364:	80 95       	com	r24
    1366:	84 23       	and	r24, r20
    1368:	8c 93       	st	X, r24
            }
            break;

        }
    }
}
    136a:	0f 90       	pop	r0
    136c:	0f 90       	pop	r0
    136e:	0f 90       	pop	r0
    1370:	0f 90       	pop	r0
    1372:	0f 90       	pop	r0
    1374:	cf 91       	pop	r28
    1376:	df 91       	pop	r29
    1378:	08 95       	ret

0000137a <GPIO_writePin>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * if pin number or port number ar invalid, function will not handle it
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value){
    137a:	df 93       	push	r29
    137c:	cf 93       	push	r28
    137e:	00 d0       	rcall	.+0      	; 0x1380 <GPIO_writePin+0x6>
    1380:	00 d0       	rcall	.+0      	; 0x1382 <GPIO_writePin+0x8>
    1382:	0f 92       	push	r0
    1384:	cd b7       	in	r28, 0x3d	; 61
    1386:	de b7       	in	r29, 0x3e	; 62
    1388:	89 83       	std	Y+1, r24	; 0x01
    138a:	6a 83       	std	Y+2, r22	; 0x02
    138c:	4b 83       	std	Y+3, r20	; 0x03
    if(port_num>NUM_OF_PORTS || pin_num > NUM_OF_PINS_PER_PORT){}
    138e:	89 81       	ldd	r24, Y+1	; 0x01
    1390:	85 30       	cpi	r24, 0x05	; 5
    1392:	08 f0       	brcs	.+2      	; 0x1396 <GPIO_writePin+0x1c>
    1394:	e4 c0       	rjmp	.+456    	; 0x155e <GPIO_writePin+0x1e4>
    1396:	8a 81       	ldd	r24, Y+2	; 0x02
    1398:	89 30       	cpi	r24, 0x09	; 9
    139a:	08 f0       	brcs	.+2      	; 0x139e <GPIO_writePin+0x24>
    139c:	e0 c0       	rjmp	.+448    	; 0x155e <GPIO_writePin+0x1e4>
    else{
        switch (port_num)
    139e:	89 81       	ldd	r24, Y+1	; 0x01
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	3d 83       	std	Y+5, r19	; 0x05
    13a6:	2c 83       	std	Y+4, r18	; 0x04
    13a8:	8c 81       	ldd	r24, Y+4	; 0x04
    13aa:	9d 81       	ldd	r25, Y+5	; 0x05
    13ac:	81 30       	cpi	r24, 0x01	; 1
    13ae:	91 05       	cpc	r25, r1
    13b0:	09 f4       	brne	.+2      	; 0x13b4 <GPIO_writePin+0x3a>
    13b2:	47 c0       	rjmp	.+142    	; 0x1442 <GPIO_writePin+0xc8>
    13b4:	2c 81       	ldd	r18, Y+4	; 0x04
    13b6:	3d 81       	ldd	r19, Y+5	; 0x05
    13b8:	22 30       	cpi	r18, 0x02	; 2
    13ba:	31 05       	cpc	r19, r1
    13bc:	2c f4       	brge	.+10     	; 0x13c8 <GPIO_writePin+0x4e>
    13be:	8c 81       	ldd	r24, Y+4	; 0x04
    13c0:	9d 81       	ldd	r25, Y+5	; 0x05
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	71 f0       	breq	.+28     	; 0x13e2 <GPIO_writePin+0x68>
    13c6:	cb c0       	rjmp	.+406    	; 0x155e <GPIO_writePin+0x1e4>
    13c8:	2c 81       	ldd	r18, Y+4	; 0x04
    13ca:	3d 81       	ldd	r19, Y+5	; 0x05
    13cc:	22 30       	cpi	r18, 0x02	; 2
    13ce:	31 05       	cpc	r19, r1
    13d0:	09 f4       	brne	.+2      	; 0x13d4 <GPIO_writePin+0x5a>
    13d2:	67 c0       	rjmp	.+206    	; 0x14a2 <GPIO_writePin+0x128>
    13d4:	8c 81       	ldd	r24, Y+4	; 0x04
    13d6:	9d 81       	ldd	r25, Y+5	; 0x05
    13d8:	83 30       	cpi	r24, 0x03	; 3
    13da:	91 05       	cpc	r25, r1
    13dc:	09 f4       	brne	.+2      	; 0x13e0 <GPIO_writePin+0x66>
    13de:	91 c0       	rjmp	.+290    	; 0x1502 <GPIO_writePin+0x188>
    13e0:	be c0       	rjmp	.+380    	; 0x155e <GPIO_writePin+0x1e4>
        {
        case PORTA_ID:

            if(LOGIC_HIGH == value){
    13e2:	8b 81       	ldd	r24, Y+3	; 0x03
    13e4:	81 30       	cpi	r24, 0x01	; 1
    13e6:	a1 f4       	brne	.+40     	; 0x1410 <GPIO_writePin+0x96>
                SET_BIT(PORTA, pin_num);
    13e8:	ab e3       	ldi	r26, 0x3B	; 59
    13ea:	b0 e0       	ldi	r27, 0x00	; 0
    13ec:	eb e3       	ldi	r30, 0x3B	; 59
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	48 2f       	mov	r20, r24
    13f4:	8a 81       	ldd	r24, Y+2	; 0x02
    13f6:	28 2f       	mov	r18, r24
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	02 2e       	mov	r0, r18
    1400:	02 c0       	rjmp	.+4      	; 0x1406 <GPIO_writePin+0x8c>
    1402:	88 0f       	add	r24, r24
    1404:	99 1f       	adc	r25, r25
    1406:	0a 94       	dec	r0
    1408:	e2 f7       	brpl	.-8      	; 0x1402 <GPIO_writePin+0x88>
    140a:	84 2b       	or	r24, r20
    140c:	8c 93       	st	X, r24
    140e:	a7 c0       	rjmp	.+334    	; 0x155e <GPIO_writePin+0x1e4>
            }
            else if(LOGIC_LOW == value){
    1410:	8b 81       	ldd	r24, Y+3	; 0x03
    1412:	88 23       	and	r24, r24
    1414:	09 f0       	breq	.+2      	; 0x1418 <GPIO_writePin+0x9e>
    1416:	a3 c0       	rjmp	.+326    	; 0x155e <GPIO_writePin+0x1e4>
                CLEAR_BIT(PORTA, pin_num);
    1418:	ab e3       	ldi	r26, 0x3B	; 59
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	eb e3       	ldi	r30, 0x3B	; 59
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	48 2f       	mov	r20, r24
    1424:	8a 81       	ldd	r24, Y+2	; 0x02
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	81 e0       	ldi	r24, 0x01	; 1
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	02 2e       	mov	r0, r18
    1430:	02 c0       	rjmp	.+4      	; 0x1436 <GPIO_writePin+0xbc>
    1432:	88 0f       	add	r24, r24
    1434:	99 1f       	adc	r25, r25
    1436:	0a 94       	dec	r0
    1438:	e2 f7       	brpl	.-8      	; 0x1432 <GPIO_writePin+0xb8>
    143a:	80 95       	com	r24
    143c:	84 23       	and	r24, r20
    143e:	8c 93       	st	X, r24
    1440:	8e c0       	rjmp	.+284    	; 0x155e <GPIO_writePin+0x1e4>

            }
            break;
        case PORTB_ID:

            if(LOGIC_HIGH == value){
    1442:	8b 81       	ldd	r24, Y+3	; 0x03
    1444:	81 30       	cpi	r24, 0x01	; 1
    1446:	a1 f4       	brne	.+40     	; 0x1470 <GPIO_writePin+0xf6>
                SET_BIT(PORTB, pin_num);
    1448:	a8 e3       	ldi	r26, 0x38	; 56
    144a:	b0 e0       	ldi	r27, 0x00	; 0
    144c:	e8 e3       	ldi	r30, 0x38	; 56
    144e:	f0 e0       	ldi	r31, 0x00	; 0
    1450:	80 81       	ld	r24, Z
    1452:	48 2f       	mov	r20, r24
    1454:	8a 81       	ldd	r24, Y+2	; 0x02
    1456:	28 2f       	mov	r18, r24
    1458:	30 e0       	ldi	r19, 0x00	; 0
    145a:	81 e0       	ldi	r24, 0x01	; 1
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	02 2e       	mov	r0, r18
    1460:	02 c0       	rjmp	.+4      	; 0x1466 <GPIO_writePin+0xec>
    1462:	88 0f       	add	r24, r24
    1464:	99 1f       	adc	r25, r25
    1466:	0a 94       	dec	r0
    1468:	e2 f7       	brpl	.-8      	; 0x1462 <GPIO_writePin+0xe8>
    146a:	84 2b       	or	r24, r20
    146c:	8c 93       	st	X, r24
    146e:	77 c0       	rjmp	.+238    	; 0x155e <GPIO_writePin+0x1e4>
            }
            else if(LOGIC_LOW == value){
    1470:	8b 81       	ldd	r24, Y+3	; 0x03
    1472:	88 23       	and	r24, r24
    1474:	09 f0       	breq	.+2      	; 0x1478 <GPIO_writePin+0xfe>
    1476:	73 c0       	rjmp	.+230    	; 0x155e <GPIO_writePin+0x1e4>
                CLEAR_BIT(PORTB, pin_num);
    1478:	a8 e3       	ldi	r26, 0x38	; 56
    147a:	b0 e0       	ldi	r27, 0x00	; 0
    147c:	e8 e3       	ldi	r30, 0x38	; 56
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	80 81       	ld	r24, Z
    1482:	48 2f       	mov	r20, r24
    1484:	8a 81       	ldd	r24, Y+2	; 0x02
    1486:	28 2f       	mov	r18, r24
    1488:	30 e0       	ldi	r19, 0x00	; 0
    148a:	81 e0       	ldi	r24, 0x01	; 1
    148c:	90 e0       	ldi	r25, 0x00	; 0
    148e:	02 2e       	mov	r0, r18
    1490:	02 c0       	rjmp	.+4      	; 0x1496 <GPIO_writePin+0x11c>
    1492:	88 0f       	add	r24, r24
    1494:	99 1f       	adc	r25, r25
    1496:	0a 94       	dec	r0
    1498:	e2 f7       	brpl	.-8      	; 0x1492 <GPIO_writePin+0x118>
    149a:	80 95       	com	r24
    149c:	84 23       	and	r24, r20
    149e:	8c 93       	st	X, r24
    14a0:	5e c0       	rjmp	.+188    	; 0x155e <GPIO_writePin+0x1e4>
            }
            break;
        case PORTC_ID:

            if(LOGIC_HIGH == value){
    14a2:	8b 81       	ldd	r24, Y+3	; 0x03
    14a4:	81 30       	cpi	r24, 0x01	; 1
    14a6:	a1 f4       	brne	.+40     	; 0x14d0 <GPIO_writePin+0x156>
                SET_BIT(PORTC, pin_num);
    14a8:	a5 e3       	ldi	r26, 0x35	; 53
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	e5 e3       	ldi	r30, 0x35	; 53
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	48 2f       	mov	r20, r24
    14b4:	8a 81       	ldd	r24, Y+2	; 0x02
    14b6:	28 2f       	mov	r18, r24
    14b8:	30 e0       	ldi	r19, 0x00	; 0
    14ba:	81 e0       	ldi	r24, 0x01	; 1
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	02 2e       	mov	r0, r18
    14c0:	02 c0       	rjmp	.+4      	; 0x14c6 <GPIO_writePin+0x14c>
    14c2:	88 0f       	add	r24, r24
    14c4:	99 1f       	adc	r25, r25
    14c6:	0a 94       	dec	r0
    14c8:	e2 f7       	brpl	.-8      	; 0x14c2 <GPIO_writePin+0x148>
    14ca:	84 2b       	or	r24, r20
    14cc:	8c 93       	st	X, r24
    14ce:	47 c0       	rjmp	.+142    	; 0x155e <GPIO_writePin+0x1e4>
            }
            else if(LOGIC_LOW == value){
    14d0:	8b 81       	ldd	r24, Y+3	; 0x03
    14d2:	88 23       	and	r24, r24
    14d4:	09 f0       	breq	.+2      	; 0x14d8 <GPIO_writePin+0x15e>
    14d6:	43 c0       	rjmp	.+134    	; 0x155e <GPIO_writePin+0x1e4>
                CLEAR_BIT(PORTC, pin_num);
    14d8:	a5 e3       	ldi	r26, 0x35	; 53
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	e5 e3       	ldi	r30, 0x35	; 53
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	48 2f       	mov	r20, r24
    14e4:	8a 81       	ldd	r24, Y+2	; 0x02
    14e6:	28 2f       	mov	r18, r24
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	81 e0       	ldi	r24, 0x01	; 1
    14ec:	90 e0       	ldi	r25, 0x00	; 0
    14ee:	02 2e       	mov	r0, r18
    14f0:	02 c0       	rjmp	.+4      	; 0x14f6 <GPIO_writePin+0x17c>
    14f2:	88 0f       	add	r24, r24
    14f4:	99 1f       	adc	r25, r25
    14f6:	0a 94       	dec	r0
    14f8:	e2 f7       	brpl	.-8      	; 0x14f2 <GPIO_writePin+0x178>
    14fa:	80 95       	com	r24
    14fc:	84 23       	and	r24, r20
    14fe:	8c 93       	st	X, r24
    1500:	2e c0       	rjmp	.+92     	; 0x155e <GPIO_writePin+0x1e4>
            }
            break;
        case PORTD_ID:

            if(LOGIC_HIGH == value){
    1502:	8b 81       	ldd	r24, Y+3	; 0x03
    1504:	81 30       	cpi	r24, 0x01	; 1
    1506:	a1 f4       	brne	.+40     	; 0x1530 <GPIO_writePin+0x1b6>
                SET_BIT(PORTD, pin_num);
    1508:	a2 e3       	ldi	r26, 0x32	; 50
    150a:	b0 e0       	ldi	r27, 0x00	; 0
    150c:	e2 e3       	ldi	r30, 0x32	; 50
    150e:	f0 e0       	ldi	r31, 0x00	; 0
    1510:	80 81       	ld	r24, Z
    1512:	48 2f       	mov	r20, r24
    1514:	8a 81       	ldd	r24, Y+2	; 0x02
    1516:	28 2f       	mov	r18, r24
    1518:	30 e0       	ldi	r19, 0x00	; 0
    151a:	81 e0       	ldi	r24, 0x01	; 1
    151c:	90 e0       	ldi	r25, 0x00	; 0
    151e:	02 2e       	mov	r0, r18
    1520:	02 c0       	rjmp	.+4      	; 0x1526 <GPIO_writePin+0x1ac>
    1522:	88 0f       	add	r24, r24
    1524:	99 1f       	adc	r25, r25
    1526:	0a 94       	dec	r0
    1528:	e2 f7       	brpl	.-8      	; 0x1522 <GPIO_writePin+0x1a8>
    152a:	84 2b       	or	r24, r20
    152c:	8c 93       	st	X, r24
    152e:	17 c0       	rjmp	.+46     	; 0x155e <GPIO_writePin+0x1e4>
            }
            else if(LOGIC_LOW == value){
    1530:	8b 81       	ldd	r24, Y+3	; 0x03
    1532:	88 23       	and	r24, r24
    1534:	a1 f4       	brne	.+40     	; 0x155e <GPIO_writePin+0x1e4>
                CLEAR_BIT(PORTD, pin_num);
    1536:	a2 e3       	ldi	r26, 0x32	; 50
    1538:	b0 e0       	ldi	r27, 0x00	; 0
    153a:	e2 e3       	ldi	r30, 0x32	; 50
    153c:	f0 e0       	ldi	r31, 0x00	; 0
    153e:	80 81       	ld	r24, Z
    1540:	48 2f       	mov	r20, r24
    1542:	8a 81       	ldd	r24, Y+2	; 0x02
    1544:	28 2f       	mov	r18, r24
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	81 e0       	ldi	r24, 0x01	; 1
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	02 2e       	mov	r0, r18
    154e:	02 c0       	rjmp	.+4      	; 0x1554 <GPIO_writePin+0x1da>
    1550:	88 0f       	add	r24, r24
    1552:	99 1f       	adc	r25, r25
    1554:	0a 94       	dec	r0
    1556:	e2 f7       	brpl	.-8      	; 0x1550 <GPIO_writePin+0x1d6>
    1558:	80 95       	com	r24
    155a:	84 23       	and	r24, r20
    155c:	8c 93       	st	X, r24
            }
            break;
        }
    }    
    
}
    155e:	0f 90       	pop	r0
    1560:	0f 90       	pop	r0
    1562:	0f 90       	pop	r0
    1564:	0f 90       	pop	r0
    1566:	0f 90       	pop	r0
    1568:	cf 91       	pop	r28
    156a:	df 91       	pop	r29
    156c:	08 95       	ret

0000156e <GPIO_readPin>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num){
    156e:	df 93       	push	r29
    1570:	cf 93       	push	r28
    1572:	00 d0       	rcall	.+0      	; 0x1574 <GPIO_readPin+0x6>
    1574:	00 d0       	rcall	.+0      	; 0x1576 <GPIO_readPin+0x8>
    1576:	0f 92       	push	r0
    1578:	cd b7       	in	r28, 0x3d	; 61
    157a:	de b7       	in	r29, 0x3e	; 62
    157c:	89 83       	std	Y+1, r24	; 0x01
    157e:	6a 83       	std	Y+2, r22	; 0x02
    if(port_num>NUM_OF_PORTS || pin_num > NUM_OF_PINS_PER_PORT){}
    1580:	89 81       	ldd	r24, Y+1	; 0x01
    1582:	85 30       	cpi	r24, 0x05	; 5
    1584:	08 f0       	brcs	.+2      	; 0x1588 <GPIO_readPin+0x1a>
    1586:	85 c0       	rjmp	.+266    	; 0x1692 <GPIO_readPin+0x124>
    1588:	8a 81       	ldd	r24, Y+2	; 0x02
    158a:	89 30       	cpi	r24, 0x09	; 9
    158c:	08 f0       	brcs	.+2      	; 0x1590 <GPIO_readPin+0x22>
    158e:	81 c0       	rjmp	.+258    	; 0x1692 <GPIO_readPin+0x124>
    else{
        switch (port_num)
    1590:	89 81       	ldd	r24, Y+1	; 0x01
    1592:	28 2f       	mov	r18, r24
    1594:	30 e0       	ldi	r19, 0x00	; 0
    1596:	3d 83       	std	Y+5, r19	; 0x05
    1598:	2c 83       	std	Y+4, r18	; 0x04
    159a:	4c 81       	ldd	r20, Y+4	; 0x04
    159c:	5d 81       	ldd	r21, Y+5	; 0x05
    159e:	41 30       	cpi	r20, 0x01	; 1
    15a0:	51 05       	cpc	r21, r1
    15a2:	79 f1       	breq	.+94     	; 0x1602 <GPIO_readPin+0x94>
    15a4:	8c 81       	ldd	r24, Y+4	; 0x04
    15a6:	9d 81       	ldd	r25, Y+5	; 0x05
    15a8:	82 30       	cpi	r24, 0x02	; 2
    15aa:	91 05       	cpc	r25, r1
    15ac:	34 f4       	brge	.+12     	; 0x15ba <GPIO_readPin+0x4c>
    15ae:	2c 81       	ldd	r18, Y+4	; 0x04
    15b0:	3d 81       	ldd	r19, Y+5	; 0x05
    15b2:	21 15       	cp	r18, r1
    15b4:	31 05       	cpc	r19, r1
    15b6:	69 f0       	breq	.+26     	; 0x15d2 <GPIO_readPin+0x64>
    15b8:	6c c0       	rjmp	.+216    	; 0x1692 <GPIO_readPin+0x124>
    15ba:	4c 81       	ldd	r20, Y+4	; 0x04
    15bc:	5d 81       	ldd	r21, Y+5	; 0x05
    15be:	42 30       	cpi	r20, 0x02	; 2
    15c0:	51 05       	cpc	r21, r1
    15c2:	b9 f1       	breq	.+110    	; 0x1632 <GPIO_readPin+0xc4>
    15c4:	8c 81       	ldd	r24, Y+4	; 0x04
    15c6:	9d 81       	ldd	r25, Y+5	; 0x05
    15c8:	83 30       	cpi	r24, 0x03	; 3
    15ca:	91 05       	cpc	r25, r1
    15cc:	09 f4       	brne	.+2      	; 0x15d0 <GPIO_readPin+0x62>
    15ce:	49 c0       	rjmp	.+146    	; 0x1662 <GPIO_readPin+0xf4>
    15d0:	60 c0       	rjmp	.+192    	; 0x1692 <GPIO_readPin+0x124>
        {
        case PORTA_ID:

            if(BIT_IS_SET(PINA, pin_num)){
    15d2:	e9 e3       	ldi	r30, 0x39	; 57
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	8a 81       	ldd	r24, Y+2	; 0x02
    15de:	88 2f       	mov	r24, r24
    15e0:	90 e0       	ldi	r25, 0x00	; 0
    15e2:	a9 01       	movw	r20, r18
    15e4:	02 c0       	rjmp	.+4      	; 0x15ea <GPIO_readPin+0x7c>
    15e6:	55 95       	asr	r21
    15e8:	47 95       	ror	r20
    15ea:	8a 95       	dec	r24
    15ec:	e2 f7       	brpl	.-8      	; 0x15e6 <GPIO_readPin+0x78>
    15ee:	ca 01       	movw	r24, r20
    15f0:	81 70       	andi	r24, 0x01	; 1
    15f2:	90 70       	andi	r25, 0x00	; 0
    15f4:	88 23       	and	r24, r24
    15f6:	19 f0       	breq	.+6      	; 0x15fe <GPIO_readPin+0x90>
                return 1;
    15f8:	51 e0       	ldi	r21, 0x01	; 1
    15fa:	5b 83       	std	Y+3, r21	; 0x03
    15fc:	4b c0       	rjmp	.+150    	; 0x1694 <GPIO_readPin+0x126>
            }
            else{
                return 0;
    15fe:	1b 82       	std	Y+3, r1	; 0x03
    1600:	49 c0       	rjmp	.+146    	; 0x1694 <GPIO_readPin+0x126>

            }
            break;
        case PORTB_ID:

            if(BIT_IS_SET(PINB, pin_num)){
    1602:	e6 e3       	ldi	r30, 0x36	; 54
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	80 81       	ld	r24, Z
    1608:	28 2f       	mov	r18, r24
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	8a 81       	ldd	r24, Y+2	; 0x02
    160e:	88 2f       	mov	r24, r24
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	a9 01       	movw	r20, r18
    1614:	02 c0       	rjmp	.+4      	; 0x161a <GPIO_readPin+0xac>
    1616:	55 95       	asr	r21
    1618:	47 95       	ror	r20
    161a:	8a 95       	dec	r24
    161c:	e2 f7       	brpl	.-8      	; 0x1616 <GPIO_readPin+0xa8>
    161e:	ca 01       	movw	r24, r20
    1620:	81 70       	andi	r24, 0x01	; 1
    1622:	90 70       	andi	r25, 0x00	; 0
    1624:	88 23       	and	r24, r24
    1626:	19 f0       	breq	.+6      	; 0x162e <GPIO_readPin+0xc0>
                return 1;
    1628:	51 e0       	ldi	r21, 0x01	; 1
    162a:	5b 83       	std	Y+3, r21	; 0x03
    162c:	33 c0       	rjmp	.+102    	; 0x1694 <GPIO_readPin+0x126>
            }
            else{
                return 0;
    162e:	1b 82       	std	Y+3, r1	; 0x03
    1630:	31 c0       	rjmp	.+98     	; 0x1694 <GPIO_readPin+0x126>
            }
            break;
        case PORTC_ID:

            if(BIT_IS_SET(PINC, pin_num)){
    1632:	e3 e3       	ldi	r30, 0x33	; 51
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	28 2f       	mov	r18, r24
    163a:	30 e0       	ldi	r19, 0x00	; 0
    163c:	8a 81       	ldd	r24, Y+2	; 0x02
    163e:	88 2f       	mov	r24, r24
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	a9 01       	movw	r20, r18
    1644:	02 c0       	rjmp	.+4      	; 0x164a <GPIO_readPin+0xdc>
    1646:	55 95       	asr	r21
    1648:	47 95       	ror	r20
    164a:	8a 95       	dec	r24
    164c:	e2 f7       	brpl	.-8      	; 0x1646 <GPIO_readPin+0xd8>
    164e:	ca 01       	movw	r24, r20
    1650:	81 70       	andi	r24, 0x01	; 1
    1652:	90 70       	andi	r25, 0x00	; 0
    1654:	88 23       	and	r24, r24
    1656:	19 f0       	breq	.+6      	; 0x165e <GPIO_readPin+0xf0>
                return 1;
    1658:	51 e0       	ldi	r21, 0x01	; 1
    165a:	5b 83       	std	Y+3, r21	; 0x03
    165c:	1b c0       	rjmp	.+54     	; 0x1694 <GPIO_readPin+0x126>
            }
            else{
                return 0;
    165e:	1b 82       	std	Y+3, r1	; 0x03
    1660:	19 c0       	rjmp	.+50     	; 0x1694 <GPIO_readPin+0x126>
            }
            break;
        case PORTD_ID:

            if(BIT_IS_SET(PIND, pin_num)){
    1662:	e0 e3       	ldi	r30, 0x30	; 48
    1664:	f0 e0       	ldi	r31, 0x00	; 0
    1666:	80 81       	ld	r24, Z
    1668:	28 2f       	mov	r18, r24
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	8a 81       	ldd	r24, Y+2	; 0x02
    166e:	88 2f       	mov	r24, r24
    1670:	90 e0       	ldi	r25, 0x00	; 0
    1672:	a9 01       	movw	r20, r18
    1674:	02 c0       	rjmp	.+4      	; 0x167a <GPIO_readPin+0x10c>
    1676:	55 95       	asr	r21
    1678:	47 95       	ror	r20
    167a:	8a 95       	dec	r24
    167c:	e2 f7       	brpl	.-8      	; 0x1676 <GPIO_readPin+0x108>
    167e:	ca 01       	movw	r24, r20
    1680:	81 70       	andi	r24, 0x01	; 1
    1682:	90 70       	andi	r25, 0x00	; 0
    1684:	88 23       	and	r24, r24
    1686:	19 f0       	breq	.+6      	; 0x168e <GPIO_readPin+0x120>
                return 1;
    1688:	51 e0       	ldi	r21, 0x01	; 1
    168a:	5b 83       	std	Y+3, r21	; 0x03
    168c:	03 c0       	rjmp	.+6      	; 0x1694 <GPIO_readPin+0x126>
            }
            else{
                return 0;
    168e:	1b 82       	std	Y+3, r1	; 0x03
    1690:	01 c0       	rjmp	.+2      	; 0x1694 <GPIO_readPin+0x126>
            }
            break;
        }
    }
    return '\0';
    1692:	1b 82       	std	Y+3, r1	; 0x03
    1694:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1696:	0f 90       	pop	r0
    1698:	0f 90       	pop	r0
    169a:	0f 90       	pop	r0
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	cf 91       	pop	r28
    16a2:	df 91       	pop	r29
    16a4:	08 95       	ret

000016a6 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * PORT_INPUT = 0x00, PORT_OUTPUT = 0xFF
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, uint8 direction){
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	00 d0       	rcall	.+0      	; 0x16ac <GPIO_setupPortDirection+0x6>
    16ac:	00 d0       	rcall	.+0      	; 0x16ae <GPIO_setupPortDirection+0x8>
    16ae:	cd b7       	in	r28, 0x3d	; 61
    16b0:	de b7       	in	r29, 0x3e	; 62
    16b2:	89 83       	std	Y+1, r24	; 0x01
    16b4:	6a 83       	std	Y+2, r22	; 0x02
    if(port_num>NUM_OF_PORTS){}
    16b6:	89 81       	ldd	r24, Y+1	; 0x01
    16b8:	85 30       	cpi	r24, 0x05	; 5
    16ba:	90 f5       	brcc	.+100    	; 0x1720 <GPIO_setupPortDirection+0x7a>
    else{
        switch (port_num)
    16bc:	89 81       	ldd	r24, Y+1	; 0x01
    16be:	28 2f       	mov	r18, r24
    16c0:	30 e0       	ldi	r19, 0x00	; 0
    16c2:	3c 83       	std	Y+4, r19	; 0x04
    16c4:	2b 83       	std	Y+3, r18	; 0x03
    16c6:	8b 81       	ldd	r24, Y+3	; 0x03
    16c8:	9c 81       	ldd	r25, Y+4	; 0x04
    16ca:	81 30       	cpi	r24, 0x01	; 1
    16cc:	91 05       	cpc	r25, r1
    16ce:	d1 f0       	breq	.+52     	; 0x1704 <GPIO_setupPortDirection+0x5e>
    16d0:	2b 81       	ldd	r18, Y+3	; 0x03
    16d2:	3c 81       	ldd	r19, Y+4	; 0x04
    16d4:	22 30       	cpi	r18, 0x02	; 2
    16d6:	31 05       	cpc	r19, r1
    16d8:	2c f4       	brge	.+10     	; 0x16e4 <GPIO_setupPortDirection+0x3e>
    16da:	8b 81       	ldd	r24, Y+3	; 0x03
    16dc:	9c 81       	ldd	r25, Y+4	; 0x04
    16de:	00 97       	sbiw	r24, 0x00	; 0
    16e0:	61 f0       	breq	.+24     	; 0x16fa <GPIO_setupPortDirection+0x54>
    16e2:	1e c0       	rjmp	.+60     	; 0x1720 <GPIO_setupPortDirection+0x7a>
    16e4:	2b 81       	ldd	r18, Y+3	; 0x03
    16e6:	3c 81       	ldd	r19, Y+4	; 0x04
    16e8:	22 30       	cpi	r18, 0x02	; 2
    16ea:	31 05       	cpc	r19, r1
    16ec:	81 f0       	breq	.+32     	; 0x170e <GPIO_setupPortDirection+0x68>
    16ee:	8b 81       	ldd	r24, Y+3	; 0x03
    16f0:	9c 81       	ldd	r25, Y+4	; 0x04
    16f2:	83 30       	cpi	r24, 0x03	; 3
    16f4:	91 05       	cpc	r25, r1
    16f6:	81 f0       	breq	.+32     	; 0x1718 <GPIO_setupPortDirection+0x72>
    16f8:	13 c0       	rjmp	.+38     	; 0x1720 <GPIO_setupPortDirection+0x7a>
        {
        case PORTA_ID:
            DDRA = direction;
    16fa:	ea e3       	ldi	r30, 0x3A	; 58
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1700:	80 83       	st	Z, r24
    1702:	0e c0       	rjmp	.+28     	; 0x1720 <GPIO_setupPortDirection+0x7a>
            break;
        case PORTB_ID:
            DDRB = direction;
    1704:	e7 e3       	ldi	r30, 0x37	; 55
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	8a 81       	ldd	r24, Y+2	; 0x02
    170a:	80 83       	st	Z, r24
    170c:	09 c0       	rjmp	.+18     	; 0x1720 <GPIO_setupPortDirection+0x7a>
            break;
        case PORTC_ID:
            DDRC = direction;
    170e:	e4 e3       	ldi	r30, 0x34	; 52
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	8a 81       	ldd	r24, Y+2	; 0x02
    1714:	80 83       	st	Z, r24
    1716:	04 c0       	rjmp	.+8      	; 0x1720 <GPIO_setupPortDirection+0x7a>
            break;
        case PORTD_ID:
            DDRD = direction;
    1718:	e1 e3       	ldi	r30, 0x31	; 49
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	8a 81       	ldd	r24, Y+2	; 0x02
    171e:	80 83       	st	Z, r24
            break;
        }
    }
}
    1720:	0f 90       	pop	r0
    1722:	0f 90       	pop	r0
    1724:	0f 90       	pop	r0
    1726:	0f 90       	pop	r0
    1728:	cf 91       	pop	r28
    172a:	df 91       	pop	r29
    172c:	08 95       	ret

0000172e <GPIO_writePort>:
 * Write the value on the required port.
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value){
    172e:	df 93       	push	r29
    1730:	cf 93       	push	r28
    1732:	00 d0       	rcall	.+0      	; 0x1734 <GPIO_writePort+0x6>
    1734:	00 d0       	rcall	.+0      	; 0x1736 <GPIO_writePort+0x8>
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
    173a:	89 83       	std	Y+1, r24	; 0x01
    173c:	6a 83       	std	Y+2, r22	; 0x02
    if(port_num>NUM_OF_PORTS){}
    173e:	89 81       	ldd	r24, Y+1	; 0x01
    1740:	85 30       	cpi	r24, 0x05	; 5
    1742:	90 f5       	brcc	.+100    	; 0x17a8 <GPIO_writePort+0x7a>
    else{
        switch (port_num)
    1744:	89 81       	ldd	r24, Y+1	; 0x01
    1746:	28 2f       	mov	r18, r24
    1748:	30 e0       	ldi	r19, 0x00	; 0
    174a:	3c 83       	std	Y+4, r19	; 0x04
    174c:	2b 83       	std	Y+3, r18	; 0x03
    174e:	8b 81       	ldd	r24, Y+3	; 0x03
    1750:	9c 81       	ldd	r25, Y+4	; 0x04
    1752:	81 30       	cpi	r24, 0x01	; 1
    1754:	91 05       	cpc	r25, r1
    1756:	d1 f0       	breq	.+52     	; 0x178c <GPIO_writePort+0x5e>
    1758:	2b 81       	ldd	r18, Y+3	; 0x03
    175a:	3c 81       	ldd	r19, Y+4	; 0x04
    175c:	22 30       	cpi	r18, 0x02	; 2
    175e:	31 05       	cpc	r19, r1
    1760:	2c f4       	brge	.+10     	; 0x176c <GPIO_writePort+0x3e>
    1762:	8b 81       	ldd	r24, Y+3	; 0x03
    1764:	9c 81       	ldd	r25, Y+4	; 0x04
    1766:	00 97       	sbiw	r24, 0x00	; 0
    1768:	61 f0       	breq	.+24     	; 0x1782 <GPIO_writePort+0x54>
    176a:	1e c0       	rjmp	.+60     	; 0x17a8 <GPIO_writePort+0x7a>
    176c:	2b 81       	ldd	r18, Y+3	; 0x03
    176e:	3c 81       	ldd	r19, Y+4	; 0x04
    1770:	22 30       	cpi	r18, 0x02	; 2
    1772:	31 05       	cpc	r19, r1
    1774:	81 f0       	breq	.+32     	; 0x1796 <GPIO_writePort+0x68>
    1776:	8b 81       	ldd	r24, Y+3	; 0x03
    1778:	9c 81       	ldd	r25, Y+4	; 0x04
    177a:	83 30       	cpi	r24, 0x03	; 3
    177c:	91 05       	cpc	r25, r1
    177e:	81 f0       	breq	.+32     	; 0x17a0 <GPIO_writePort+0x72>
    1780:	13 c0       	rjmp	.+38     	; 0x17a8 <GPIO_writePort+0x7a>
        {
        case PORTA_ID:
            PORTA = value;
    1782:	eb e3       	ldi	r30, 0x3B	; 59
    1784:	f0 e0       	ldi	r31, 0x00	; 0
    1786:	8a 81       	ldd	r24, Y+2	; 0x02
    1788:	80 83       	st	Z, r24
    178a:	0e c0       	rjmp	.+28     	; 0x17a8 <GPIO_writePort+0x7a>
            break;
        case PORTB_ID:
            PORTB = value;
    178c:	e8 e3       	ldi	r30, 0x38	; 56
    178e:	f0 e0       	ldi	r31, 0x00	; 0
    1790:	8a 81       	ldd	r24, Y+2	; 0x02
    1792:	80 83       	st	Z, r24
    1794:	09 c0       	rjmp	.+18     	; 0x17a8 <GPIO_writePort+0x7a>
            break;
        case PORTC_ID:
            PORTC = value;
    1796:	e5 e3       	ldi	r30, 0x35	; 53
    1798:	f0 e0       	ldi	r31, 0x00	; 0
    179a:	8a 81       	ldd	r24, Y+2	; 0x02
    179c:	80 83       	st	Z, r24
    179e:	04 c0       	rjmp	.+8      	; 0x17a8 <GPIO_writePort+0x7a>
            break;
        case PORTD_ID:
            PORTD = value;
    17a0:	e2 e3       	ldi	r30, 0x32	; 50
    17a2:	f0 e0       	ldi	r31, 0x00	; 0
    17a4:	8a 81       	ldd	r24, Y+2	; 0x02
    17a6:	80 83       	st	Z, r24
            break;
        }
    }

}
    17a8:	0f 90       	pop	r0
    17aa:	0f 90       	pop	r0
    17ac:	0f 90       	pop	r0
    17ae:	0f 90       	pop	r0
    17b0:	cf 91       	pop	r28
    17b2:	df 91       	pop	r29
    17b4:	08 95       	ret

000017b6 <GPIO_readPort>:
/*
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num){
    17b6:	df 93       	push	r29
    17b8:	cf 93       	push	r28
    17ba:	00 d0       	rcall	.+0      	; 0x17bc <GPIO_readPort+0x6>
    17bc:	00 d0       	rcall	.+0      	; 0x17be <GPIO_readPort+0x8>
    17be:	cd b7       	in	r28, 0x3d	; 61
    17c0:	de b7       	in	r29, 0x3e	; 62
    17c2:	89 83       	std	Y+1, r24	; 0x01
    if(port_num>NUM_OF_PORTS){
    17c4:	89 81       	ldd	r24, Y+1	; 0x01
    17c6:	85 30       	cpi	r24, 0x05	; 5
    17c8:	98 f5       	brcc	.+102    	; 0x1830 <GPIO_readPort+0x7a>
    }
    else{
        switch (port_num)
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	28 2f       	mov	r18, r24
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	3c 83       	std	Y+4, r19	; 0x04
    17d2:	2b 83       	std	Y+3, r18	; 0x03
    17d4:	8b 81       	ldd	r24, Y+3	; 0x03
    17d6:	9c 81       	ldd	r25, Y+4	; 0x04
    17d8:	81 30       	cpi	r24, 0x01	; 1
    17da:	91 05       	cpc	r25, r1
    17dc:	d1 f0       	breq	.+52     	; 0x1812 <GPIO_readPort+0x5c>
    17de:	2b 81       	ldd	r18, Y+3	; 0x03
    17e0:	3c 81       	ldd	r19, Y+4	; 0x04
    17e2:	22 30       	cpi	r18, 0x02	; 2
    17e4:	31 05       	cpc	r19, r1
    17e6:	2c f4       	brge	.+10     	; 0x17f2 <GPIO_readPort+0x3c>
    17e8:	8b 81       	ldd	r24, Y+3	; 0x03
    17ea:	9c 81       	ldd	r25, Y+4	; 0x04
    17ec:	00 97       	sbiw	r24, 0x00	; 0
    17ee:	61 f0       	breq	.+24     	; 0x1808 <GPIO_readPort+0x52>
    17f0:	1f c0       	rjmp	.+62     	; 0x1830 <GPIO_readPort+0x7a>
    17f2:	2b 81       	ldd	r18, Y+3	; 0x03
    17f4:	3c 81       	ldd	r19, Y+4	; 0x04
    17f6:	22 30       	cpi	r18, 0x02	; 2
    17f8:	31 05       	cpc	r19, r1
    17fa:	81 f0       	breq	.+32     	; 0x181c <GPIO_readPort+0x66>
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1800:	83 30       	cpi	r24, 0x03	; 3
    1802:	91 05       	cpc	r25, r1
    1804:	81 f0       	breq	.+32     	; 0x1826 <GPIO_readPort+0x70>
    1806:	14 c0       	rjmp	.+40     	; 0x1830 <GPIO_readPort+0x7a>
        {
        case PORTA_ID:
            return PINA;
    1808:	e9 e3       	ldi	r30, 0x39	; 57
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	90 81       	ld	r25, Z
    180e:	9a 83       	std	Y+2, r25	; 0x02
    1810:	10 c0       	rjmp	.+32     	; 0x1832 <GPIO_readPort+0x7c>
            break;
        case PORTB_ID:
            return PINB;
    1812:	e6 e3       	ldi	r30, 0x36	; 54
    1814:	f0 e0       	ldi	r31, 0x00	; 0
    1816:	20 81       	ld	r18, Z
    1818:	2a 83       	std	Y+2, r18	; 0x02
    181a:	0b c0       	rjmp	.+22     	; 0x1832 <GPIO_readPort+0x7c>
            break;
        case PORTC_ID:
            return PINC;
    181c:	e3 e3       	ldi	r30, 0x33	; 51
    181e:	f0 e0       	ldi	r31, 0x00	; 0
    1820:	30 81       	ld	r19, Z
    1822:	3a 83       	std	Y+2, r19	; 0x02
    1824:	06 c0       	rjmp	.+12     	; 0x1832 <GPIO_readPort+0x7c>
            break;
        case PORTD_ID:
            return PIND;
    1826:	e0 e3       	ldi	r30, 0x30	; 48
    1828:	f0 e0       	ldi	r31, 0x00	; 0
    182a:	80 81       	ld	r24, Z
    182c:	8a 83       	std	Y+2, r24	; 0x02
    182e:	01 c0       	rjmp	.+2      	; 0x1832 <GPIO_readPort+0x7c>
            break;
        }
    }
    return '\0';
    1830:	1a 82       	std	Y+2, r1	; 0x02
    1832:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1834:	0f 90       	pop	r0
    1836:	0f 90       	pop	r0
    1838:	0f 90       	pop	r0
    183a:	0f 90       	pop	r0
    183c:	cf 91       	pop	r28
    183e:	df 91       	pop	r29
    1840:	08 95       	ret

00001842 <__vector_9>:
static volatile void (*g_timer2CallBackPtr)(void) = NULL_PTR;

/*******************************************************************************
 *                      Interrupt handler                                      *
 *******************************************************************************/
ISR(TIMER0_OVF_vect){
    1842:	1f 92       	push	r1
    1844:	0f 92       	push	r0
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	0f 92       	push	r0
    184a:	11 24       	eor	r1, r1
    184c:	2f 93       	push	r18
    184e:	3f 93       	push	r19
    1850:	4f 93       	push	r20
    1852:	5f 93       	push	r21
    1854:	6f 93       	push	r22
    1856:	7f 93       	push	r23
    1858:	8f 93       	push	r24
    185a:	9f 93       	push	r25
    185c:	af 93       	push	r26
    185e:	bf 93       	push	r27
    1860:	ef 93       	push	r30
    1862:	ff 93       	push	r31
    1864:	df 93       	push	r29
    1866:	cf 93       	push	r28
    1868:	cd b7       	in	r28, 0x3d	; 61
    186a:	de b7       	in	r29, 0x3e	; 62
	if(g_timer0CallBackPtr != NULL_PTR){
    186c:	80 91 76 00 	lds	r24, 0x0076
    1870:	90 91 77 00 	lds	r25, 0x0077
    1874:	00 97       	sbiw	r24, 0x00	; 0
    1876:	29 f0       	breq	.+10     	; 0x1882 <__vector_9+0x40>
		(*g_timer0CallBackPtr)();
    1878:	e0 91 76 00 	lds	r30, 0x0076
    187c:	f0 91 77 00 	lds	r31, 0x0077
    1880:	09 95       	icall
	}
}
    1882:	cf 91       	pop	r28
    1884:	df 91       	pop	r29
    1886:	ff 91       	pop	r31
    1888:	ef 91       	pop	r30
    188a:	bf 91       	pop	r27
    188c:	af 91       	pop	r26
    188e:	9f 91       	pop	r25
    1890:	8f 91       	pop	r24
    1892:	7f 91       	pop	r23
    1894:	6f 91       	pop	r22
    1896:	5f 91       	pop	r21
    1898:	4f 91       	pop	r20
    189a:	3f 91       	pop	r19
    189c:	2f 91       	pop	r18
    189e:	0f 90       	pop	r0
    18a0:	0f be       	out	0x3f, r0	; 63
    18a2:	0f 90       	pop	r0
    18a4:	1f 90       	pop	r1
    18a6:	18 95       	reti

000018a8 <__vector_19>:
ISR(TIMER0_COMP_vect){
    18a8:	1f 92       	push	r1
    18aa:	0f 92       	push	r0
    18ac:	0f b6       	in	r0, 0x3f	; 63
    18ae:	0f 92       	push	r0
    18b0:	11 24       	eor	r1, r1
    18b2:	2f 93       	push	r18
    18b4:	3f 93       	push	r19
    18b6:	4f 93       	push	r20
    18b8:	5f 93       	push	r21
    18ba:	6f 93       	push	r22
    18bc:	7f 93       	push	r23
    18be:	8f 93       	push	r24
    18c0:	9f 93       	push	r25
    18c2:	af 93       	push	r26
    18c4:	bf 93       	push	r27
    18c6:	ef 93       	push	r30
    18c8:	ff 93       	push	r31
    18ca:	df 93       	push	r29
    18cc:	cf 93       	push	r28
    18ce:	cd b7       	in	r28, 0x3d	; 61
    18d0:	de b7       	in	r29, 0x3e	; 62
	if(g_timer0CallBackPtr != NULL_PTR){
    18d2:	80 91 76 00 	lds	r24, 0x0076
    18d6:	90 91 77 00 	lds	r25, 0x0077
    18da:	00 97       	sbiw	r24, 0x00	; 0
    18dc:	29 f0       	breq	.+10     	; 0x18e8 <__vector_19+0x40>
		(*g_timer0CallBackPtr)();
    18de:	e0 91 76 00 	lds	r30, 0x0076
    18e2:	f0 91 77 00 	lds	r31, 0x0077
    18e6:	09 95       	icall
	}
}
    18e8:	cf 91       	pop	r28
    18ea:	df 91       	pop	r29
    18ec:	ff 91       	pop	r31
    18ee:	ef 91       	pop	r30
    18f0:	bf 91       	pop	r27
    18f2:	af 91       	pop	r26
    18f4:	9f 91       	pop	r25
    18f6:	8f 91       	pop	r24
    18f8:	7f 91       	pop	r23
    18fa:	6f 91       	pop	r22
    18fc:	5f 91       	pop	r21
    18fe:	4f 91       	pop	r20
    1900:	3f 91       	pop	r19
    1902:	2f 91       	pop	r18
    1904:	0f 90       	pop	r0
    1906:	0f be       	out	0x3f, r0	; 63
    1908:	0f 90       	pop	r0
    190a:	1f 90       	pop	r1
    190c:	18 95       	reti

0000190e <TIMERS_init>:
 * 	4. Set timer compare value
 * 	Function Input: timer_no => select between timers0,1,2
 * 					Timer configType => setup timer configuration by passing a structure's address
 * 	Note that Timer/Counter1 and Timer/Counter0 share the same prescaler
 */
void TIMERS_init(const TIMERS_ConfigType * Timer_Config_Ptr, TIMERS_Select timer_no){
    190e:	df 93       	push	r29
    1910:	cf 93       	push	r28
    1912:	00 d0       	rcall	.+0      	; 0x1914 <TIMERS_init+0x6>
    1914:	00 d0       	rcall	.+0      	; 0x1916 <TIMERS_init+0x8>
    1916:	0f 92       	push	r0
    1918:	cd b7       	in	r28, 0x3d	; 61
    191a:	de b7       	in	r29, 0x3e	; 62
    191c:	9a 83       	std	Y+2, r25	; 0x02
    191e:	89 83       	std	Y+1, r24	; 0x01
    1920:	6b 83       	std	Y+3, r22	; 0x03
	switch(timer_no)
    1922:	8b 81       	ldd	r24, Y+3	; 0x03
    1924:	88 2f       	mov	r24, r24
    1926:	90 e0       	ldi	r25, 0x00	; 0
    1928:	00 97       	sbiw	r24, 0x00	; 0
    192a:	09 f0       	breq	.+2      	; 0x192e <TIMERS_init+0x20>
    192c:	45 c0       	rjmp	.+138    	; 0x19b8 <TIMERS_init+0xaa>
		 * BIT3,6 WGM01:0 => CTC mode => 1,0
		 * Bit 5:4  COM01:0 => 0,0 non_PWM
		 * Bit 2:0  CS02:0: Clock Select "prescalers"
		 */
		/*set timer0 to run on the required clock select*/
		TCCR0 = (0x07 & Timer_Config_Ptr->clock);
    192e:	a3 e5       	ldi	r26, 0x53	; 83
    1930:	b0 e0       	ldi	r27, 0x00	; 0
    1932:	e9 81       	ldd	r30, Y+1	; 0x01
    1934:	fa 81       	ldd	r31, Y+2	; 0x02
    1936:	80 81       	ld	r24, Z
    1938:	87 70       	andi	r24, 0x07	; 7
    193a:	8c 93       	st	X, r24
		/*set timer0 initial value*/
		TCNT0 = Timer_Config_Ptr->timer_init_value;
    193c:	a2 e5       	ldi	r26, 0x52	; 82
    193e:	b0 e0       	ldi	r27, 0x00	; 0
    1940:	e9 81       	ldd	r30, Y+1	; 0x01
    1942:	fa 81       	ldd	r31, Y+2	; 0x02
    1944:	82 81       	ldd	r24, Z+2	; 0x02
    1946:	93 81       	ldd	r25, Z+3	; 0x03
    1948:	8c 93       	st	X, r24
		switch(Timer_Config_Ptr->mode)
    194a:	e9 81       	ldd	r30, Y+1	; 0x01
    194c:	fa 81       	ldd	r31, Y+2	; 0x02
    194e:	81 81       	ldd	r24, Z+1	; 0x01
    1950:	28 2f       	mov	r18, r24
    1952:	30 e0       	ldi	r19, 0x00	; 0
    1954:	3d 83       	std	Y+5, r19	; 0x05
    1956:	2c 83       	std	Y+4, r18	; 0x04
    1958:	8c 81       	ldd	r24, Y+4	; 0x04
    195a:	9d 81       	ldd	r25, Y+5	; 0x05
    195c:	00 97       	sbiw	r24, 0x00	; 0
    195e:	31 f0       	breq	.+12     	; 0x196c <TIMERS_init+0x5e>
    1960:	2c 81       	ldd	r18, Y+4	; 0x04
    1962:	3d 81       	ldd	r19, Y+5	; 0x05
    1964:	21 30       	cpi	r18, 0x01	; 1
    1966:	31 05       	cpc	r19, r1
    1968:	89 f0       	breq	.+34     	; 0x198c <TIMERS_init+0x7e>
    196a:	26 c0       	rjmp	.+76     	; 0x19b8 <TIMERS_init+0xaa>
		{
		case OVERFLOW_MODE:
			/*set pin7 FOC0*/
			TCCR0 |= (1<<FOC0);
    196c:	a3 e5       	ldi	r26, 0x53	; 83
    196e:	b0 e0       	ldi	r27, 0x00	; 0
    1970:	e3 e5       	ldi	r30, 0x53	; 83
    1972:	f0 e0       	ldi	r31, 0x00	; 0
    1974:	80 81       	ld	r24, Z
    1976:	80 68       	ori	r24, 0x80	; 128
    1978:	8c 93       	st	X, r24
//			TCCR0 = (1<<FOC0) | (1<<CS02) | (1<<CS00);
			/*enable timer overflow interrupt and disable CTC interrupt*/
			TIMSK = (TIMSK & 0xFC) | (1<<TOIE0);
    197a:	a9 e5       	ldi	r26, 0x59	; 89
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e9 e5       	ldi	r30, 0x59	; 89
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	8c 7f       	andi	r24, 0xFC	; 252
    1986:	81 60       	ori	r24, 0x01	; 1
    1988:	8c 93       	st	X, r24
    198a:	16 c0       	rjmp	.+44     	; 0x19b8 <TIMERS_init+0xaa>
			break;
		case CTC_MODE:
			/*assign a compare match value to Output Compare Register  OCR0*/
			OCR0 = Timer_Config_Ptr->timer_Compare_value;
    198c:	ac e5       	ldi	r26, 0x5C	; 92
    198e:	b0 e0       	ldi	r27, 0x00	; 0
    1990:	e9 81       	ldd	r30, Y+1	; 0x01
    1992:	fa 81       	ldd	r31, Y+2	; 0x02
    1994:	84 81       	ldd	r24, Z+4	; 0x04
    1996:	95 81       	ldd	r25, Z+5	; 0x05
    1998:	8c 93       	st	X, r24
			/*set timer0 to operate on CTC mode*/
			TCCR0 |= (1<<FOC0) | (1<<WGM01);
    199a:	a3 e5       	ldi	r26, 0x53	; 83
    199c:	b0 e0       	ldi	r27, 0x00	; 0
    199e:	e3 e5       	ldi	r30, 0x53	; 83
    19a0:	f0 e0       	ldi	r31, 0x00	; 0
    19a2:	80 81       	ld	r24, Z
    19a4:	88 68       	ori	r24, 0x88	; 136
    19a6:	8c 93       	st	X, r24
			/*disable overflow interrupt and enable CTC interrupt*/
			TIMSK = (TIMSK & 0xFC) | (1<<OCIE0);
    19a8:	a9 e5       	ldi	r26, 0x59	; 89
    19aa:	b0 e0       	ldi	r27, 0x00	; 0
    19ac:	e9 e5       	ldi	r30, 0x59	; 89
    19ae:	f0 e0       	ldi	r31, 0x00	; 0
    19b0:	80 81       	ld	r24, Z
    19b2:	8c 7f       	andi	r24, 0xFC	; 252
    19b4:	82 60       	ori	r24, 0x02	; 2
    19b6:	8c 93       	st	X, r24
	case TIMER1_ID:
		break;
	case TIMER2_ID:
		break;
	}
}
    19b8:	0f 90       	pop	r0
    19ba:	0f 90       	pop	r0
    19bc:	0f 90       	pop	r0
    19be:	0f 90       	pop	r0
    19c0:	0f 90       	pop	r0
    19c2:	cf 91       	pop	r28
    19c4:	df 91       	pop	r29
    19c6:	08 95       	ret

000019c8 <TIMERS_setCallBack>:

/*
 * Description: Function to set the Call Back function address for each timer.
 */
void TIMERS_setCallBack(void(*a_ptr)(void), TIMERS_Select timer_no){
    19c8:	df 93       	push	r29
    19ca:	cf 93       	push	r28
    19cc:	00 d0       	rcall	.+0      	; 0x19ce <TIMERS_setCallBack+0x6>
    19ce:	0f 92       	push	r0
    19d0:	cd b7       	in	r28, 0x3d	; 61
    19d2:	de b7       	in	r29, 0x3e	; 62
    19d4:	9a 83       	std	Y+2, r25	; 0x02
    19d6:	89 83       	std	Y+1, r24	; 0x01
    19d8:	6b 83       	std	Y+3, r22	; 0x03
	if (timer_no == TIMER0_ID)
    19da:	8b 81       	ldd	r24, Y+3	; 0x03
    19dc:	88 23       	and	r24, r24
    19de:	39 f4       	brne	.+14     	; 0x19ee <TIMERS_setCallBack+0x26>
		g_timer0CallBackPtr = a_ptr;
    19e0:	89 81       	ldd	r24, Y+1	; 0x01
    19e2:	9a 81       	ldd	r25, Y+2	; 0x02
    19e4:	90 93 77 00 	sts	0x0077, r25
    19e8:	80 93 76 00 	sts	0x0076, r24
    19ec:	13 c0       	rjmp	.+38     	; 0x1a14 <TIMERS_setCallBack+0x4c>
	else if(timer_no == TIMER1_ID)
    19ee:	8b 81       	ldd	r24, Y+3	; 0x03
    19f0:	81 30       	cpi	r24, 0x01	; 1
    19f2:	39 f4       	brne	.+14     	; 0x1a02 <TIMERS_setCallBack+0x3a>
		g_timer1CallBackPtr = a_ptr;
    19f4:	89 81       	ldd	r24, Y+1	; 0x01
    19f6:	9a 81       	ldd	r25, Y+2	; 0x02
    19f8:	90 93 79 00 	sts	0x0079, r25
    19fc:	80 93 78 00 	sts	0x0078, r24
    1a00:	09 c0       	rjmp	.+18     	; 0x1a14 <TIMERS_setCallBack+0x4c>
	else if(timer_no == TIMER2_ID)
    1a02:	8b 81       	ldd	r24, Y+3	; 0x03
    1a04:	82 30       	cpi	r24, 0x02	; 2
    1a06:	31 f4       	brne	.+12     	; 0x1a14 <TIMERS_setCallBack+0x4c>
		g_timer2CallBackPtr = a_ptr;
    1a08:	89 81       	ldd	r24, Y+1	; 0x01
    1a0a:	9a 81       	ldd	r25, Y+2	; 0x02
    1a0c:	90 93 7b 00 	sts	0x007B, r25
    1a10:	80 93 7a 00 	sts	0x007A, r24
}
    1a14:	0f 90       	pop	r0
    1a16:	0f 90       	pop	r0
    1a18:	0f 90       	pop	r0
    1a1a:	cf 91       	pop	r28
    1a1c:	df 91       	pop	r29
    1a1e:	08 95       	ret

00001a20 <clearTimerValue>:

/*
 * Description: Function to clear a timer Value to start count from ZERO
 */
void clearTimerValue(TIMERS_Select timer_no){
    1a20:	df 93       	push	r29
    1a22:	cf 93       	push	r28
    1a24:	0f 92       	push	r0
    1a26:	cd b7       	in	r28, 0x3d	; 61
    1a28:	de b7       	in	r29, 0x3e	; 62
    1a2a:	89 83       	std	Y+1, r24	; 0x01
	if (timer_no == TIMER0_ID)
    1a2c:	89 81       	ldd	r24, Y+1	; 0x01
    1a2e:	88 23       	and	r24, r24
    1a30:	21 f4       	brne	.+8      	; 0x1a3a <clearTimerValue+0x1a>
		TCNT0 = 0;
    1a32:	e2 e5       	ldi	r30, 0x52	; 82
    1a34:	f0 e0       	ldi	r31, 0x00	; 0
    1a36:	10 82       	st	Z, r1
    1a38:	0e c0       	rjmp	.+28     	; 0x1a56 <clearTimerValue+0x36>
	else if(timer_no == TIMER1_ID)
    1a3a:	89 81       	ldd	r24, Y+1	; 0x01
    1a3c:	81 30       	cpi	r24, 0x01	; 1
    1a3e:	29 f4       	brne	.+10     	; 0x1a4a <clearTimerValue+0x2a>
		TCNT1 = 0;
    1a40:	ec e4       	ldi	r30, 0x4C	; 76
    1a42:	f0 e0       	ldi	r31, 0x00	; 0
    1a44:	11 82       	std	Z+1, r1	; 0x01
    1a46:	10 82       	st	Z, r1
    1a48:	06 c0       	rjmp	.+12     	; 0x1a56 <clearTimerValue+0x36>
	else if(timer_no == TIMER2_ID)
    1a4a:	89 81       	ldd	r24, Y+1	; 0x01
    1a4c:	82 30       	cpi	r24, 0x02	; 2
    1a4e:	19 f4       	brne	.+6      	; 0x1a56 <clearTimerValue+0x36>
		TCNT2 = 0;
    1a50:	e4 e4       	ldi	r30, 0x44	; 68
    1a52:	f0 e0       	ldi	r31, 0x00	; 0
    1a54:	10 82       	st	Z, r1

}
    1a56:	0f 90       	pop	r0
    1a58:	cf 91       	pop	r28
    1a5a:	df 91       	pop	r29
    1a5c:	08 95       	ret

00001a5e <TIMERS_DeInit>:

/*
 * Description: Function to disable a timer
 */
void TIMERS_DeInit(TIMERS_Select timer_no){
    1a5e:	df 93       	push	r29
    1a60:	cf 93       	push	r28
    1a62:	0f 92       	push	r0
    1a64:	cd b7       	in	r28, 0x3d	; 61
    1a66:	de b7       	in	r29, 0x3e	; 62
    1a68:	89 83       	std	Y+1, r24	; 0x01
	if (timer_no == TIMER0_ID){
    1a6a:	89 81       	ldd	r24, Y+1	; 0x01
    1a6c:	88 23       	and	r24, r24
    1a6e:	59 f4       	brne	.+22     	; 0x1a86 <TIMERS_DeInit+0x28>
		TCCR0 = 0;
    1a70:	e3 e5       	ldi	r30, 0x53	; 83
    1a72:	f0 e0       	ldi	r31, 0x00	; 0
    1a74:	10 82       	st	Z, r1
		TIMSK &= 0xFC;
    1a76:	a9 e5       	ldi	r26, 0x59	; 89
    1a78:	b0 e0       	ldi	r27, 0x00	; 0
    1a7a:	e9 e5       	ldi	r30, 0x59	; 89
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	80 81       	ld	r24, Z
    1a80:	8c 7f       	andi	r24, 0xFC	; 252
    1a82:	8c 93       	st	X, r24
    1a84:	1e c0       	rjmp	.+60     	; 0x1ac2 <TIMERS_DeInit+0x64>
	}
	else if(timer_no == TIMER1_ID){
    1a86:	89 81       	ldd	r24, Y+1	; 0x01
    1a88:	81 30       	cpi	r24, 0x01	; 1
    1a8a:	71 f4       	brne	.+28     	; 0x1aa8 <TIMERS_DeInit+0x4a>
		TCCR1A = 0;
    1a8c:	ef e4       	ldi	r30, 0x4F	; 79
    1a8e:	f0 e0       	ldi	r31, 0x00	; 0
    1a90:	10 82       	st	Z, r1
		TCCR1B = 0;
    1a92:	ee e4       	ldi	r30, 0x4E	; 78
    1a94:	f0 e0       	ldi	r31, 0x00	; 0
    1a96:	10 82       	st	Z, r1
		TIMSK &= 0xC3;
    1a98:	a9 e5       	ldi	r26, 0x59	; 89
    1a9a:	b0 e0       	ldi	r27, 0x00	; 0
    1a9c:	e9 e5       	ldi	r30, 0x59	; 89
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	80 81       	ld	r24, Z
    1aa2:	83 7c       	andi	r24, 0xC3	; 195
    1aa4:	8c 93       	st	X, r24
    1aa6:	0d c0       	rjmp	.+26     	; 0x1ac2 <TIMERS_DeInit+0x64>
	}
	else if(timer_no == TIMER2_ID)
    1aa8:	89 81       	ldd	r24, Y+1	; 0x01
    1aaa:	82 30       	cpi	r24, 0x02	; 2
    1aac:	51 f4       	brne	.+20     	; 0x1ac2 <TIMERS_DeInit+0x64>
	{
		TCCR2 = 0;
    1aae:	e5 e4       	ldi	r30, 0x45	; 69
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	10 82       	st	Z, r1
		TIMSK &= 0x3F;
    1ab4:	a9 e5       	ldi	r26, 0x59	; 89
    1ab6:	b0 e0       	ldi	r27, 0x00	; 0
    1ab8:	e9 e5       	ldi	r30, 0x59	; 89
    1aba:	f0 e0       	ldi	r31, 0x00	; 0
    1abc:	80 81       	ld	r24, Z
    1abe:	8f 73       	andi	r24, 0x3F	; 63
    1ac0:	8c 93       	st	X, r24
	}

}
    1ac2:	0f 90       	pop	r0
    1ac4:	cf 91       	pop	r28
    1ac6:	df 91       	pop	r29
    1ac8:	08 95       	ret

00001aca <setTimerValue>:


/*
 * Description: Function to set initial value for TIMER/COUNTER Register
 */
void setTimerValue(TIMERS_Select timer_no, uint16 a_value){
    1aca:	df 93       	push	r29
    1acc:	cf 93       	push	r28
    1ace:	00 d0       	rcall	.+0      	; 0x1ad0 <setTimerValue+0x6>
    1ad0:	0f 92       	push	r0
    1ad2:	cd b7       	in	r28, 0x3d	; 61
    1ad4:	de b7       	in	r29, 0x3e	; 62
    1ad6:	89 83       	std	Y+1, r24	; 0x01
    1ad8:	7b 83       	std	Y+3, r23	; 0x03
    1ada:	6a 83       	std	Y+2, r22	; 0x02
	if (timer_no == TIMER0_ID)
    1adc:	89 81       	ldd	r24, Y+1	; 0x01
    1ade:	88 23       	and	r24, r24
    1ae0:	29 f4       	brne	.+10     	; 0x1aec <setTimerValue+0x22>
		TCNT0 = a_value;
    1ae2:	e2 e5       	ldi	r30, 0x52	; 82
    1ae4:	f0 e0       	ldi	r31, 0x00	; 0
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	80 83       	st	Z, r24
    1aea:	11 c0       	rjmp	.+34     	; 0x1b0e <setTimerValue+0x44>
	else if(timer_no == TIMER1_ID)
    1aec:	89 81       	ldd	r24, Y+1	; 0x01
    1aee:	81 30       	cpi	r24, 0x01	; 1
    1af0:	39 f4       	brne	.+14     	; 0x1b00 <setTimerValue+0x36>
		TCNT1 = a_value;
    1af2:	ec e4       	ldi	r30, 0x4C	; 76
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	8a 81       	ldd	r24, Y+2	; 0x02
    1af8:	9b 81       	ldd	r25, Y+3	; 0x03
    1afa:	91 83       	std	Z+1, r25	; 0x01
    1afc:	80 83       	st	Z, r24
    1afe:	07 c0       	rjmp	.+14     	; 0x1b0e <setTimerValue+0x44>
	else if(timer_no == TIMER2_ID)
    1b00:	89 81       	ldd	r24, Y+1	; 0x01
    1b02:	82 30       	cpi	r24, 0x02	; 2
    1b04:	21 f4       	brne	.+8      	; 0x1b0e <setTimerValue+0x44>
		TCNT2 = a_value;
    1b06:	e4 e4       	ldi	r30, 0x44	; 68
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0c:	80 83       	st	Z, r24
}
    1b0e:	0f 90       	pop	r0
    1b10:	0f 90       	pop	r0
    1b12:	0f 90       	pop	r0
    1b14:	cf 91       	pop	r28
    1b16:	df 91       	pop	r29
    1b18:	08 95       	ret

00001b1a <TWI_init>:
#include"twi.h"
#include<avr/io.h>
#include"common_macros.h"


void TWI_init(void){
    1b1a:	df 93       	push	r29
    1b1c:	cf 93       	push	r28
    1b1e:	cd b7       	in	r28, 0x3d	; 61
    1b20:	de b7       	in	r29, 0x3e	; 62



    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = 0x02;
    1b22:	e0 e2       	ldi	r30, 0x20	; 32
    1b24:	f0 e0       	ldi	r31, 0x00	; 0
    1b26:	82 e0       	ldi	r24, 0x02	; 2
    1b28:	80 83       	st	Z, r24
	/*TWSR
	 * TWI Status Register  TWSR
	 *7     6    5 	   4   3   2   1    0
	 *TWS7 TWS6 TWS5 TWS4 TWS3  TWPS1 TWPS0
	 */
	TWSR = 0x00; /*TWI Bit Rate Prescaler*/
    1b2a:	e1 e2       	ldi	r30, 0x21	; 33
    1b2c:	f0 e0       	ldi	r31, 0x00	; 0
    1b2e:	10 82       	st	Z, r1
	/*TWCR
	 * TWI Control Register  TWCR
	 *   7    6 	5 	  4 	3 	2	 1	 0
	 * TWINT TWEA TWSTA TWSTO TWWC TWEN    TWIE
	 */
	TWCR = (1<<TWEN); /*enable TWI*/
    1b30:	e6 e5       	ldi	r30, 0x56	; 86
    1b32:	f0 e0       	ldi	r31, 0x00	; 0
    1b34:	84 e0       	ldi	r24, 0x04	; 4
    1b36:	80 83       	st	Z, r24

	/*TWAR
	 * TWI (Slave) Address Register  TWAR
	 */
	TWAR = 0x02; /*set my address as address 1 (0b00000010)*/
    1b38:	e2 e2       	ldi	r30, 0x22	; 34
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	82 e0       	ldi	r24, 0x02	; 2
    1b3e:	80 83       	st	Z, r24

 }
    1b40:	cf 91       	pop	r28
    1b42:	df 91       	pop	r29
    1b44:	08 95       	ret

00001b46 <TWI_start>:
void TWI_start(void)
{
    1b46:	df 93       	push	r29
    1b48:	cf 93       	push	r28
    1b4a:	cd b7       	in	r28, 0x3d	; 61
    1b4c:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1<<TWINT) | (1<<TWEN) |  (1<<TWSTA);
    1b4e:	e6 e5       	ldi	r30, 0x56	; 86
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	84 ea       	ldi	r24, 0xA4	; 164
    1b54:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b56:	e6 e5       	ldi	r30, 0x56	; 86
    1b58:	f0 e0       	ldi	r31, 0x00	; 0
    1b5a:	80 81       	ld	r24, Z
    1b5c:	88 23       	and	r24, r24
    1b5e:	dc f7       	brge	.-10     	; 0x1b56 <TWI_start+0x10>

}
    1b60:	cf 91       	pop	r28
    1b62:	df 91       	pop	r29
    1b64:	08 95       	ret

00001b66 <TWI_stop>:
void TWI_stop(void)
{
    1b66:	df 93       	push	r29
    1b68:	cf 93       	push	r28
    1b6a:	cd b7       	in	r28, 0x3d	; 61
    1b6c:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1<<TWINT) | (1<<TWEN) |  (1<<TWSTO);
    1b6e:	e6 e5       	ldi	r30, 0x56	; 86
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	84 e9       	ldi	r24, 0x94	; 148
    1b74:	80 83       	st	Z, r24
}
    1b76:	cf 91       	pop	r28
    1b78:	df 91       	pop	r29
    1b7a:	08 95       	ret

00001b7c <TWI_writeByte>:
void TWI_writeByte(uint8 data){
    1b7c:	df 93       	push	r29
    1b7e:	cf 93       	push	r28
    1b80:	0f 92       	push	r0
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	89 83       	std	Y+1, r24	; 0x01

    /* Put data On TWI data Register */
    TWDR = data;
    1b88:	e3 e2       	ldi	r30, 0x23	; 35
    1b8a:	f0 e0       	ldi	r31, 0x00	; 0
    1b8c:	89 81       	ldd	r24, Y+1	; 0x01
    1b8e:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    1b90:	e6 e5       	ldi	r30, 0x56	; 86
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	84 e8       	ldi	r24, 0x84	; 132
    1b96:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1b98:	e6 e5       	ldi	r30, 0x56	; 86
    1b9a:	f0 e0       	ldi	r31, 0x00	; 0
    1b9c:	80 81       	ld	r24, Z
    1b9e:	88 23       	and	r24, r24
    1ba0:	dc f7       	brge	.-10     	; 0x1b98 <TWI_writeByte+0x1c>
}
    1ba2:	0f 90       	pop	r0
    1ba4:	cf 91       	pop	r28
    1ba6:	df 91       	pop	r29
    1ba8:	08 95       	ret

00001baa <TWI_readByteWithACK>:
uint8 TWI_readByteWithACK(void){
    1baa:	df 93       	push	r29
    1bac:	cf 93       	push	r28
    1bae:	cd b7       	in	r28, 0x3d	; 61
    1bb0:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 * Enable ACK bit TWEA = 1
	 */
	TWCR = (1 << TWINT) | (1 << TWEN) | (1<< TWEA);
    1bb2:	e6 e5       	ldi	r30, 0x56	; 86
    1bb4:	f0 e0       	ldi	r31, 0x00	; 0
    1bb6:	84 ec       	ldi	r24, 0xC4	; 196
    1bb8:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1bba:	e6 e5       	ldi	r30, 0x56	; 86
    1bbc:	f0 e0       	ldi	r31, 0x00	; 0
    1bbe:	80 81       	ld	r24, Z
    1bc0:	88 23       	and	r24, r24
    1bc2:	dc f7       	brge	.-10     	; 0x1bba <TWI_readByteWithACK+0x10>
    /* Read Data */
	return TWDR;
    1bc4:	e3 e2       	ldi	r30, 0x23	; 35
    1bc6:	f0 e0       	ldi	r31, 0x00	; 0
    1bc8:	80 81       	ld	r24, Z

}
    1bca:	cf 91       	pop	r28
    1bcc:	df 91       	pop	r29
    1bce:	08 95       	ret

00001bd0 <TWI_readByteWithNACK>:
uint8 TWI_readByteWithNACK(void)
{
    1bd0:	df 93       	push	r29
    1bd2:	cf 93       	push	r28
    1bd4:	cd b7       	in	r28, 0x3d	; 61
    1bd6:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
	TWCR = (1 << TWINT) | (1 << TWEN);
    1bd8:	e6 e5       	ldi	r30, 0x56	; 86
    1bda:	f0 e0       	ldi	r31, 0x00	; 0
    1bdc:	84 e8       	ldi	r24, 0x84	; 132
    1bde:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    1be0:	e6 e5       	ldi	r30, 0x56	; 86
    1be2:	f0 e0       	ldi	r31, 0x00	; 0
    1be4:	80 81       	ld	r24, Z
    1be6:	88 23       	and	r24, r24
    1be8:	dc f7       	brge	.-10     	; 0x1be0 <TWI_readByteWithNACK+0x10>
    /* Read Data */
	return TWDR;
    1bea:	e3 e2       	ldi	r30, 0x23	; 35
    1bec:	f0 e0       	ldi	r31, 0x00	; 0
    1bee:	80 81       	ld	r24, Z

}
    1bf0:	cf 91       	pop	r28
    1bf2:	df 91       	pop	r29
    1bf4:	08 95       	ret

00001bf6 <TWI_getStatus>:
uint8 TWI_getStatus(void){
    1bf6:	df 93       	push	r29
    1bf8:	cf 93       	push	r28
    1bfa:	0f 92       	push	r0
    1bfc:	cd b7       	in	r28, 0x3d	; 61
    1bfe:	de b7       	in	r29, 0x3e	; 62
	uint8 status;
	/* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
	status = (TWSR & 0xF8);
    1c00:	e1 e2       	ldi	r30, 0x21	; 33
    1c02:	f0 e0       	ldi	r31, 0x00	; 0
    1c04:	80 81       	ld	r24, Z
    1c06:	88 7f       	andi	r24, 0xF8	; 248
    1c08:	89 83       	std	Y+1, r24	; 0x01

	return status;
    1c0a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c0c:	0f 90       	pop	r0
    1c0e:	cf 91       	pop	r28
    1c10:	df 91       	pop	r29
    1c12:	08 95       	ret

00001c14 <UART_init>:
 * Functional responsible for Initialize the UART device by:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(uint32 baud_rate){
    1c14:	df 93       	push	r29
    1c16:	cf 93       	push	r28
    1c18:	00 d0       	rcall	.+0      	; 0x1c1a <UART_init+0x6>
    1c1a:	00 d0       	rcall	.+0      	; 0x1c1c <UART_init+0x8>
    1c1c:	00 d0       	rcall	.+0      	; 0x1c1e <UART_init+0xa>
    1c1e:	cd b7       	in	r28, 0x3d	; 61
    1c20:	de b7       	in	r29, 0x3e	; 62
    1c22:	6b 83       	std	Y+3, r22	; 0x03
    1c24:	7c 83       	std	Y+4, r23	; 0x04
    1c26:	8d 83       	std	Y+5, r24	; 0x05
    1c28:	9e 83       	std	Y+6, r25	; 0x06
	uint16 a_ubrrValue = 0; /*to select the baud rate*/
    1c2a:	1a 82       	std	Y+2, r1	; 0x02
    1c2c:	19 82       	std	Y+1, r1	; 0x01
	 * 7    6   5   4   3  2   1   0
	 * RXC TXC UDRE FE DOR PE U2X MPCM
	 * most of those bits are flags
	 **********************************************************************/
	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    1c2e:	eb e2       	ldi	r30, 0x2B	; 43
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	82 e0       	ldi	r24, 0x02	; 2
    1c34:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/
	UCSRB = (1<<RXEN) | (1<<TXEN);
    1c36:	ea e2       	ldi	r30, 0x2A	; 42
    1c38:	f0 e0       	ldi	r31, 0x00	; 0
    1c3a:	88 e1       	ldi	r24, 0x18	; 24
    1c3c:	80 83       	st	Z, r24
	 * UPM1:0  = 00 Disable parity bit
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/
	UCSRC = (1<<URSEL) | (1<<UCSZ1) |(1<<UCSZ0);
    1c3e:	e0 e4       	ldi	r30, 0x40	; 64
    1c40:	f0 e0       	ldi	r31, 0x00	; 0
    1c42:	86 e8       	ldi	r24, 0x86	; 134
    1c44:	80 83       	st	Z, r24

	/* Calculate the UBRR register value */
	a_ubrrValue = F_CPU/16/baud_rate-1;
    1c46:	84 e2       	ldi	r24, 0x24	; 36
    1c48:	94 ef       	ldi	r25, 0xF4	; 244
    1c4a:	a0 e0       	ldi	r26, 0x00	; 0
    1c4c:	b0 e0       	ldi	r27, 0x00	; 0
    1c4e:	2b 81       	ldd	r18, Y+3	; 0x03
    1c50:	3c 81       	ldd	r19, Y+4	; 0x04
    1c52:	4d 81       	ldd	r20, Y+5	; 0x05
    1c54:	5e 81       	ldd	r21, Y+6	; 0x06
    1c56:	bc 01       	movw	r22, r24
    1c58:	cd 01       	movw	r24, r26
    1c5a:	0e 94 86 0e 	call	0x1d0c	; 0x1d0c <__udivmodsi4>
    1c5e:	da 01       	movw	r26, r20
    1c60:	c9 01       	movw	r24, r18
    1c62:	01 97       	sbiw	r24, 0x01	; 1
    1c64:	9a 83       	std	Y+2, r25	; 0x02
    1c66:	89 83       	std	Y+1, r24	; 0x01
	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = (unsigned char)(a_ubrrValue>>8);
    1c68:	e0 e4       	ldi	r30, 0x40	; 64
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	89 81       	ldd	r24, Y+1	; 0x01
    1c6e:	9a 81       	ldd	r25, Y+2	; 0x02
    1c70:	89 2f       	mov	r24, r25
    1c72:	99 27       	eor	r25, r25
    1c74:	80 83       	st	Z, r24
	UBRRL = (unsigned char)a_ubrrValue;
    1c76:	e9 e2       	ldi	r30, 0x29	; 41
    1c78:	f0 e0       	ldi	r31, 0x00	; 0
    1c7a:	89 81       	ldd	r24, Y+1	; 0x01
    1c7c:	80 83       	st	Z, r24

}
    1c7e:	26 96       	adiw	r28, 0x06	; 6
    1c80:	0f b6       	in	r0, 0x3f	; 63
    1c82:	f8 94       	cli
    1c84:	de bf       	out	0x3e, r29	; 62
    1c86:	0f be       	out	0x3f, r0	; 63
    1c88:	cd bf       	out	0x3d, r28	; 61
    1c8a:	cf 91       	pop	r28
    1c8c:	df 91       	pop	r29
    1c8e:	08 95       	ret

00001c90 <UART_sendByte>:

/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data){
    1c90:	df 93       	push	r29
    1c92:	cf 93       	push	r28
    1c94:	0f 92       	push	r0
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
    1c9a:	89 83       	std	Y+1, r24	; 0x01

	/* Wait for empty transmit buffer */
	while(BIT_IS_CLEAR(UCSRA, UDRE));
    1c9c:	eb e2       	ldi	r30, 0x2B	; 43
    1c9e:	f0 e0       	ldi	r31, 0x00	; 0
    1ca0:	80 81       	ld	r24, Z
    1ca2:	88 2f       	mov	r24, r24
    1ca4:	90 e0       	ldi	r25, 0x00	; 0
    1ca6:	80 72       	andi	r24, 0x20	; 32
    1ca8:	90 70       	andi	r25, 0x00	; 0
    1caa:	00 97       	sbiw	r24, 0x00	; 0
    1cac:	b9 f3       	breq	.-18     	; 0x1c9c <UART_sendByte+0xc>
	/*another method found in ATMEGA16 data sheet example*/
	/*	while ( !( UCSRA & (1<<UDRE)) ); */
	/* Put data into buffer, sends the data */
	UDR = data;
    1cae:	ec e2       	ldi	r30, 0x2C	; 44
    1cb0:	f0 e0       	ldi	r31, 0x00	; 0
    1cb2:	89 81       	ldd	r24, Y+1	; 0x01
    1cb4:	80 83       	st	Z, r24
}
    1cb6:	0f 90       	pop	r0
    1cb8:	cf 91       	pop	r28
    1cba:	df 91       	pop	r29
    1cbc:	08 95       	ret

00001cbe <UART_recieveByte>:

/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void){
    1cbe:	df 93       	push	r29
    1cc0:	cf 93       	push	r28
    1cc2:	cd b7       	in	r28, 0x3d	; 61
    1cc4:	de b7       	in	r29, 0x3e	; 62
	/* Wait for data to be received */
	/*busy loop*/
	while ( !(UCSRA & (1<<RXC)) )
    1cc6:	eb e2       	ldi	r30, 0x2B	; 43
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 81       	ld	r24, Z
    1ccc:	88 23       	and	r24, r24
    1cce:	dc f7       	brge	.-10     	; 0x1cc6 <UART_recieveByte+0x8>
		;
	/* Get and return received data from buffer */
	return UDR;
    1cd0:	ec e2       	ldi	r30, 0x2C	; 44
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	80 81       	ld	r24, Z

}
    1cd6:	cf 91       	pop	r28
    1cd8:	df 91       	pop	r29
    1cda:	08 95       	ret

00001cdc <UART_sendString>:

/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str){
    1cdc:	df 93       	push	r29
    1cde:	cf 93       	push	r28
    1ce0:	00 d0       	rcall	.+0      	; 0x1ce2 <UART_sendString+0x6>
    1ce2:	cd b7       	in	r28, 0x3d	; 61
    1ce4:	de b7       	in	r29, 0x3e	; 62
    1ce6:	9a 83       	std	Y+2, r25	; 0x02
    1ce8:	89 83       	std	Y+1, r24	; 0x01

}
    1cea:	0f 90       	pop	r0
    1cec:	0f 90       	pop	r0
    1cee:	cf 91       	pop	r28
    1cf0:	df 91       	pop	r29
    1cf2:	08 95       	ret

00001cf4 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str){
    1cf4:	df 93       	push	r29
    1cf6:	cf 93       	push	r28
    1cf8:	00 d0       	rcall	.+0      	; 0x1cfa <UART_receiveString+0x6>
    1cfa:	cd b7       	in	r28, 0x3d	; 61
    1cfc:	de b7       	in	r29, 0x3e	; 62
    1cfe:	9a 83       	std	Y+2, r25	; 0x02
    1d00:	89 83       	std	Y+1, r24	; 0x01
	/*Receive until # */
}
    1d02:	0f 90       	pop	r0
    1d04:	0f 90       	pop	r0
    1d06:	cf 91       	pop	r28
    1d08:	df 91       	pop	r29
    1d0a:	08 95       	ret

00001d0c <__udivmodsi4>:
    1d0c:	a1 e2       	ldi	r26, 0x21	; 33
    1d0e:	1a 2e       	mov	r1, r26
    1d10:	aa 1b       	sub	r26, r26
    1d12:	bb 1b       	sub	r27, r27
    1d14:	fd 01       	movw	r30, r26
    1d16:	0d c0       	rjmp	.+26     	; 0x1d32 <__udivmodsi4_ep>

00001d18 <__udivmodsi4_loop>:
    1d18:	aa 1f       	adc	r26, r26
    1d1a:	bb 1f       	adc	r27, r27
    1d1c:	ee 1f       	adc	r30, r30
    1d1e:	ff 1f       	adc	r31, r31
    1d20:	a2 17       	cp	r26, r18
    1d22:	b3 07       	cpc	r27, r19
    1d24:	e4 07       	cpc	r30, r20
    1d26:	f5 07       	cpc	r31, r21
    1d28:	20 f0       	brcs	.+8      	; 0x1d32 <__udivmodsi4_ep>
    1d2a:	a2 1b       	sub	r26, r18
    1d2c:	b3 0b       	sbc	r27, r19
    1d2e:	e4 0b       	sbc	r30, r20
    1d30:	f5 0b       	sbc	r31, r21

00001d32 <__udivmodsi4_ep>:
    1d32:	66 1f       	adc	r22, r22
    1d34:	77 1f       	adc	r23, r23
    1d36:	88 1f       	adc	r24, r24
    1d38:	99 1f       	adc	r25, r25
    1d3a:	1a 94       	dec	r1
    1d3c:	69 f7       	brne	.-38     	; 0x1d18 <__udivmodsi4_loop>
    1d3e:	60 95       	com	r22
    1d40:	70 95       	com	r23
    1d42:	80 95       	com	r24
    1d44:	90 95       	com	r25
    1d46:	9b 01       	movw	r18, r22
    1d48:	ac 01       	movw	r20, r24
    1d4a:	bd 01       	movw	r22, r26
    1d4c:	cf 01       	movw	r24, r30
    1d4e:	08 95       	ret

00001d50 <__prologue_saves__>:
    1d50:	2f 92       	push	r2
    1d52:	3f 92       	push	r3
    1d54:	4f 92       	push	r4
    1d56:	5f 92       	push	r5
    1d58:	6f 92       	push	r6
    1d5a:	7f 92       	push	r7
    1d5c:	8f 92       	push	r8
    1d5e:	9f 92       	push	r9
    1d60:	af 92       	push	r10
    1d62:	bf 92       	push	r11
    1d64:	cf 92       	push	r12
    1d66:	df 92       	push	r13
    1d68:	ef 92       	push	r14
    1d6a:	ff 92       	push	r15
    1d6c:	0f 93       	push	r16
    1d6e:	1f 93       	push	r17
    1d70:	cf 93       	push	r28
    1d72:	df 93       	push	r29
    1d74:	cd b7       	in	r28, 0x3d	; 61
    1d76:	de b7       	in	r29, 0x3e	; 62
    1d78:	ca 1b       	sub	r28, r26
    1d7a:	db 0b       	sbc	r29, r27
    1d7c:	0f b6       	in	r0, 0x3f	; 63
    1d7e:	f8 94       	cli
    1d80:	de bf       	out	0x3e, r29	; 62
    1d82:	0f be       	out	0x3f, r0	; 63
    1d84:	cd bf       	out	0x3d, r28	; 61
    1d86:	09 94       	ijmp

00001d88 <__epilogue_restores__>:
    1d88:	2a 88       	ldd	r2, Y+18	; 0x12
    1d8a:	39 88       	ldd	r3, Y+17	; 0x11
    1d8c:	48 88       	ldd	r4, Y+16	; 0x10
    1d8e:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d90:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d92:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d94:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d96:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d98:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d9a:	b9 84       	ldd	r11, Y+9	; 0x09
    1d9c:	c8 84       	ldd	r12, Y+8	; 0x08
    1d9e:	df 80       	ldd	r13, Y+7	; 0x07
    1da0:	ee 80       	ldd	r14, Y+6	; 0x06
    1da2:	fd 80       	ldd	r15, Y+5	; 0x05
    1da4:	0c 81       	ldd	r16, Y+4	; 0x04
    1da6:	1b 81       	ldd	r17, Y+3	; 0x03
    1da8:	aa 81       	ldd	r26, Y+2	; 0x02
    1daa:	b9 81       	ldd	r27, Y+1	; 0x01
    1dac:	ce 0f       	add	r28, r30
    1dae:	d1 1d       	adc	r29, r1
    1db0:	0f b6       	in	r0, 0x3f	; 63
    1db2:	f8 94       	cli
    1db4:	de bf       	out	0x3e, r29	; 62
    1db6:	0f be       	out	0x3f, r0	; 63
    1db8:	cd bf       	out	0x3d, r28	; 61
    1dba:	ed 01       	movw	r28, r26
    1dbc:	08 95       	ret

00001dbe <_exit>:
    1dbe:	f8 94       	cli

00001dc0 <__stop_program>:
    1dc0:	ff cf       	rjmp	.-2      	; 0x1dc0 <__stop_program>
