0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.srcs/sim_1/new/tb_1.sv,1694865444,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_1_sv;tb_1,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.srcs/sim_1/new/tb_2.sv,1694865778,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_2_sv;tb_2,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.srcs/sim_1/new/tb_3.sv,1694869650,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_3_sv;tb_3,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.srcs/sim_1/new/tb_4.sv,1694870302,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_4_sv;tb_4,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_3/Section_2/Section_2.srcs/sim_1/new/tb_5.sv,1694870715,systemVerilog,,,/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,$unit_tb_5_sv;tb_5,,uvm,,,,,,
/home/agustin/Xilinx/Vivado/2021.2/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1634335535,verilog,,,,,,,,,,,,
