0.6
2018.2
Jun 14 2018
20:07:38
/home/jimp/class/vhdl_fpgas/labs/2022/BRAM_sim/VHDL/BRAM_simulation_tb.v,1670408665,verilog,,,,PNL_BRAM_instance_tb,,,,,,,,
/home/jimp/class/vhdl_fpgas/labs/2022/BRAM_sim/Vivado/BRAM_sim/BRAM_sim/BRAM_sim.sim/sim_1/impl/timing/xsim/PNL_BRAM_instance_tb_time_impl.v,1670415116,verilog,,/home/jimp/class/vhdl_fpgas/labs/2022/BRAM_sim/VHDL/BRAM_simulation_tb.v,,glbl;xilinx_one_port_ram_sync,,,,,,,,
