# Generated by vmake version 10.3d

# Define path to each library
LIB_STD = /opt/altera/15.0/modelsim_ase/linuxaloem/../std
LIB_IEEE = /opt/altera/15.0/modelsim_ase/linuxaloem/../ieee
LIB_WORK = /home/flozzone/repos/uni/DDCA/sim/work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
WORK__wb__rtl = $(LIB_WORK)/_lib.qdb
WORK__wb = $(LIB_WORK)/_lib.qdb
WORK__txt_util__body = $(LIB_WORK)/_lib.qdb
WORK__txt_util = $(LIB_WORK)/_lib.qdb
WORK__testbench_util_pkg__body = $(LIB_WORK)/_lib.qdb
WORK__testbench_util_pkg = $(LIB_WORK)/_lib.qdb
WORK__sync_pkg = $(LIB_WORK)/_lib.qdb
WORK__sync__beh = $(LIB_WORK)/_lib.qdb
WORK__sync = $(LIB_WORK)/_lib.qdb
WORK__serial_port_wrapper__behavior = $(LIB_WORK)/_lib.qdb
WORK__serial_port_wrapper = $(LIB_WORK)/_lib.qdb
WORK__serial_port_transmitter_pkg = $(LIB_WORK)/_lib.qdb
WORK__serial_port_transmitter__beh = $(LIB_WORK)/_lib.qdb
WORK__serial_port_transmitter = $(LIB_WORK)/_lib.qdb
WORK__serial_port_testbench__beh = $(LIB_WORK)/_lib.qdb
WORK__serial_port_testbench = $(LIB_WORK)/_lib.qdb
WORK__serial_port_receiver_pkg = $(LIB_WORK)/_lib.qdb
WORK__serial_port_receiver__beh = $(LIB_WORK)/_lib.qdb
WORK__serial_port_receiver = $(LIB_WORK)/_lib.qdb
WORK__serial_port_pkg = $(LIB_WORK)/_lib.qdb
WORK__serial_port__serial_port_struc = $(LIB_WORK)/_lib.qdb
WORK__serial_port = $(LIB_WORK)/_lib.qdb
WORK__regfile_tb__arch = $(LIB_WORK)/_lib.qdb
WORK__regfile_tb = $(LIB_WORK)/_lib.qdb
WORK__regfile__rtl = $(LIB_WORK)/_lib.qdb
WORK__regfile = $(LIB_WORK)/_lib.qdb
WORK__ram_pkg = $(LIB_WORK)/_lib.qdb
WORK__pll__syn = $(LIB_WORK)/_lib.qdb
WORK__pll = $(LIB_WORK)/_lib.qdb
WORK__pipeline__rtl = $(LIB_WORK)/_lib.qdb
WORK__pipeline = $(LIB_WORK)/_lib.qdb
WORK__op_pack = $(LIB_WORK)/_lib.qdb
WORK__ocram_altera__syn = $(LIB_WORK)/_lib.qdb
WORK__ocram_altera = $(LIB_WORK)/_lib.qdb
WORK__mimi__rtl = $(LIB_WORK)/_lib.qdb
WORK__mimi = $(LIB_WORK)/_lib.qdb
WORK__memu_tb__arch = $(LIB_WORK)/_lib.qdb
WORK__memu_tb = $(LIB_WORK)/_lib.qdb
WORK__memu__rtl = $(LIB_WORK)/_lib.qdb
WORK__memu = $(LIB_WORK)/_lib.qdb
WORK__mem__rtl = $(LIB_WORK)/_lib.qdb
WORK__mem = $(LIB_WORK)/_lib.qdb
WORK__math_pkg__body = $(LIB_WORK)/_lib.qdb
WORK__math_pkg = $(LIB_WORK)/_lib.qdb
WORK__level1_tb__arch = $(LIB_WORK)/_lib.qdb
WORK__level1_tb = $(LIB_WORK)/_lib.qdb
WORK__jmpu__rtl = $(LIB_WORK)/_lib.qdb
WORK__jmpu = $(LIB_WORK)/_lib.qdb
WORK__imem_altera__syn = $(LIB_WORK)/_lib.qdb
WORK__imem_altera = $(LIB_WORK)/_lib.qdb
WORK__fwd__rtl = $(LIB_WORK)/_lib.qdb
WORK__fwd = $(LIB_WORK)/_lib.qdb
WORK__fifo_1c1r1w__mixed = $(LIB_WORK)/_lib.qdb
WORK__fifo_1c1r1w = $(LIB_WORK)/_lib.qdb
WORK__fetch__rtl = $(LIB_WORK)/_lib.qdb
WORK__fetch = $(LIB_WORK)/_lib.qdb
WORK__exec_tb__arch = $(LIB_WORK)/_lib.qdb
WORK__exec_tb = $(LIB_WORK)/_lib.qdb
WORK__exec__rtl = $(LIB_WORK)/_lib.qdb
WORK__exec = $(LIB_WORK)/_lib.qdb
WORK__dp_ram_1c1r1w__beh = $(LIB_WORK)/_lib.qdb
WORK__dp_ram_1c1r1w = $(LIB_WORK)/_lib.qdb
WORK__decode__rtl = $(LIB_WORK)/_lib.qdb
WORK__decode = $(LIB_WORK)/_lib.qdb
WORK__ctrl__rtl = $(LIB_WORK)/_lib.qdb
WORK__ctrl = $(LIB_WORK)/_lib.qdb
WORK__core_tb__rtl = $(LIB_WORK)/_lib.qdb
WORK__core_tb = $(LIB_WORK)/_lib.qdb
WORK__core_pack = $(LIB_WORK)/_lib.qdb
WORK__core__rtl = $(LIB_WORK)/_lib.qdb
WORK__core = $(LIB_WORK)/_lib.qdb
WORK__alu_tb__arch = $(LIB_WORK)/_lib.qdb
WORK__alu_tb = $(LIB_WORK)/_lib.qdb
WORK__alu__rtl = $(LIB_WORK)/_lib.qdb
WORK__alu = $(LIB_WORK)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_WORK)/_lib.qdb

$(LIB_WORK)/_lib.qdb : /home/flozzone/repos/uni/DDCA/src/alu.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/alu_tb.vhd \
		$(WORK__alu) \
		$(IEEE__numeric_std) \
		$(WORK__core_pack) \
		$(WORK__op_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/core.vhd \
		$(WORK__serial_port_pkg) \
		$(WORK__serial_port_wrapper) \
		$(WORK__ocram_altera) \
		$(WORK__pipeline) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/core_pack.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/core_tb.vhd \
		$(WORK__serial_port_pkg) \
		$(WORK__serial_port_wrapper) \
		$(WORK__ocram_altera) \
		$(WORK__pipeline) \
		$(WORK__txt_util) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ctrl.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/decode.vhd \
		$(WORK__regfile) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ram/src/dp_ram_1c1r1w.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ram/src/dp_ram_1c1r1w_beh.vhd \
		$(WORK__dp_ram_1c1r1w) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/exec.vhd \
		$(WORK__alu) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/exec_tb.vhd \
		$(WORK__exec) \
		$(WORK__core_pack) \
		$(WORK__op_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/fetch.vhd \
		$(WORK__imem_altera) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ram/src/fifo_1c1r1w.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ram/src/fifo_1c1r1w_mixed.vhd \
		$(WORK__fifo_1c1r1w) \
		$(WORK__math_pkg) \
		$(WORK__ram_pkg) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/fwd.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/imem_altera.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/jmpu.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/level1_tb.vhd \
		$(WORK__ocram_altera) \
		$(WORK__pipeline) \
		$(WORK__mimi) \
		$(WORK__core_pack) \
		$(WORK__op_pack) \
		$(WORK__txt_util) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/math/src/math_pkg.vhd \
		 /home/flozzone/repos/uni/DDCA/src/mem.vhd \
		$(WORK__memu) \
		$(WORK__jmpu) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/memu.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/memu_tb.vhd \
		$(WORK__memu) \
		$(IEEE__numeric_std) \
		$(WORK__core_pack) \
		$(WORK__op_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/mimi.vhd \
		$(WORK__pll) \
		$(WORK__core) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ocram_altera.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/op_pack.vhd \
		$(WORK__core_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/pipeline.vhd \
		$(WORK__wb) \
		$(WORK__mem) \
		$(WORK__exec) \
		$(WORK__decode) \
		$(WORK__fetch) \
		$(WORK__fwd) \
		$(IEEE__numeric_std) \
		$(WORK__ctrl) \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/pll_altera.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/ram/src/ram_pkg.vhd \
		$(WORK__math_pkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/regfile.vhd \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/regfile_tb.vhd \
		$(WORK__regfile) \
		$(IEEE__numeric_std) \
		$(WORK__core_pack) \
		$(WORK__op_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_beh.vhd \
		$(WORK__serial_port) \
		$(WORK__math_pkg) \
		$(WORK__ram_pkg) \
		$(WORK__sync_pkg) \
		$(WORK__serial_port_receiver_pkg) \
		$(WORK__serial_port_transmitter_pkg) \
		$(WORK__serial_port_pkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver_beh.vhd \
		$(WORK__serial_port_receiver) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_testbench.vhd \
		$(WORK__serial_port_pkg) \
		$(WORK__testbench_util_pkg) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter_beh.vhd \
		$(WORK__serial_port_transmitter) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/serial_port_wrapper.vhd \
		$(WORK__serial_port_pkg) \
		$(WORK__core_pack) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync_beh.vhd \
		$(WORK__sync) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbench_util/src/testbench_util_pkg.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/testbenches/txt_util.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) /home/flozzone/repos/uni/DDCA/src/wb.vhd \
		$(WORK__op_pack) \
		$(WORK__core_pack) \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/alu.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/alu_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/core.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/core_pack.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/core_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/ctrl.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/decode.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/ram/src/dp_ram_1c1r1w.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/ram/src/dp_ram_1c1r1w_beh.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/exec.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/exec_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/fetch.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/ram/src/fifo_1c1r1w.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/ram/src/fifo_1c1r1w_mixed.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/fwd.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/imem_altera.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/jmpu.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/level1_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/math/src/math_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/mem.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/memu.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/memu_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/mimi.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/ocram_altera.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/op_pack.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/pipeline.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/pll_altera.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/ram/src/ram_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/regfile.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/regfile_tb.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_beh.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver_beh.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_receiver_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_testbench.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter_beh.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/serial_port/src/serial_port_transmitter_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/serial_port_wrapper.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync_beh.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/synchronizer/src/sync_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbench_util/src/testbench_util_pkg.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2002 -explicit /home/flozzone/repos/uni/DDCA/src/testbenches/txt_util.vhd
	$(VCOM) -reportprogress 300 -work work \
		 -2008 -explicit -check_synthesis -O0 -check_synthesis \
		 /home/flozzone/repos/uni/DDCA/src/wb.vhd

