{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641524877889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641524877899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 00:07:57 2022 " "Processing started: Fri Jan 07 00:07:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641524877899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524877899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParaleloSerie -c ParaleloSerie " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParaleloSerie -c ParaleloSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524877899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641524878356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641524878356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pisoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pisoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PISOReg " "Found entity 1: PISOReg" {  } { { "PISOReg.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/PISOReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "cnt4.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/cnt4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4 " "Found entity 1: MUX4" {  } { { "MUX4.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/MUX4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 1 1 " "Found 1 design units, including 1 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "siporeg.v 1 1 " "Found 1 design units, including 1 entities, in source file siporeg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SIPOReg " "Found entity 1: SIPOReg" {  } { { "SIPOReg.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/SIPOReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4.v 1 1 " "Found 1 design units, including 1 entities, in source file demux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMUX4 " "Found entity 1: DEMUX4" {  } { { "DEMUX4.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/DEMUX4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4 " "Found entity 1: decoder4" {  } { { "decoder4.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/decoder4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "RX.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 JK_FF " "Found entity 1: JK_FF" {  } { { "JK_FF.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/JK_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_tb " "Found entity 1: TOP_tb" {  } { { "TOP_tb.v" "" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TOP_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641524888161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524888161 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641524888200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX TX:TX " "Elaborating entity \"TX\" for hierarchy \"TX:TX\"" {  } { { "TOP.v" "TX" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TOP.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISOReg TX:TX\|PISOReg:PISO_A " "Elaborating entity \"PISOReg\" for hierarchy \"TX:TX\|PISOReg:PISO_A\"" {  } { { "TX.v" "PISO_A" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4 TX:TX\|MUX4:MUX4 " "Elaborating entity \"MUX4\" for hierarchy \"TX:TX\|MUX4:MUX4\"" {  } { { "TX.v" "MUX4" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF TX:TX\|D_FF:DFF1 " "Elaborating entity \"D_FF\" for hierarchy \"TX:TX\|D_FF:DFF1\"" {  } { { "TX.v" "DFF1" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 TX:TX\|cnt4:cnt_bit " "Elaborating entity \"cnt4\" for hierarchy \"TX:TX\|cnt4:cnt_bit\"" {  } { { "TX.v" "cnt_bit" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JK_FF TX:TX\|JK_FF:JKFF2 " "Elaborating entity \"JK_FF\" for hierarchy \"TX:TX\|JK_FF:JKFF2\"" {  } { { "TX.v" "JKFF2" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TX.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:RX " "Elaborating entity \"RX\" for hierarchy \"RX:RX\"" {  } { { "TOP.v" "RX" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/TOP.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMUX4 RX:RX\|DEMUX4:DEMUX4 " "Elaborating entity \"DEMUX4\" for hierarchy \"RX:RX\|DEMUX4:DEMUX4\"" {  } { { "RX.v" "DEMUX4" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/RX.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIPOReg RX:RX\|SIPOReg:SIPORegA " "Elaborating entity \"SIPOReg\" for hierarchy \"RX:RX\|SIPOReg:SIPORegA\"" {  } { { "RX.v" "SIPORegA" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/RX.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder4 RX:RX\|decoder4:decoder4 " "Elaborating entity \"decoder4\" for hierarchy \"RX:RX\|decoder4:decoder4\"" {  } { { "RX.v" "decoder4" { Text "C:/Users/ferre/Downloads/ParaleloSerie/ParaleloSerie/RX.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524888211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641524888736 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641524889043 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641524889043 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641524889087 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641524889087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641524889087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641524889087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641524889100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 00:08:09 2022 " "Processing ended: Fri Jan 07 00:08:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641524889100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641524889100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641524889100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641524889100 ""}
