#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jun 15 10:25:03 2025
# Process ID: 20144
# Current directory: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1968 C:\Users\yy\Downloads\Zhou_337564\FSMD_HLSM\FSMD_HLSM.xpr
# Log file: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/vivado.log
# Journal file: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM\vivado.jou
# Running On        :DESKTOP-0FVCC64
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz
# CPU Frequency     :2904 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16989 MB
# Swap memory       :10200 MB
# Total Virtual     :27189 MB
# Available Virtual :17362 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1489.082 ; gain = 375.375
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RAM_ACCESS_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_ACCESS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RAM_ACCESS_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/HLSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_ACCESS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture hlsm of entity xil_defaultlib.RAM_ACCESS [ram_access_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_access_tb
Built simulation snapshot RAM_ACCESS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_ACCESS_TB_behav -key {Behavioral:sim_1:Functional:RAM_ACCESS_TB} -tclbatch {RAM_ACCESS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RAM_ACCESS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Address: 0 DataIN: 0
Time: 0 ps  Iteration: 0  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 100
Time: 0 ps  Iteration: 1  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Starting RAM average calculation test ===
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Test pattern: addresses 0-511 = 100, addresses 512-1023 = 200
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Expected average = (512*100 + 512*200)/1024 = 150
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 170 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_ACCESS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1578.277 ; gain = 36.355
run 50 us
Note: Address: 511 DataIN: 100
Time: 10370 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 10390 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 10390 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1023 DataIN: 200
Time: 20590 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 20610 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Test completed successfully! ===
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Calculated average: 0
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Expected average: 150
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Error: *** TEST FAILED! Expected ~150, got 0 ***
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Test finished ===
Time: 21610 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RAM_ACCESS_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_ACCESS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RAM_ACCESS_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/HLSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_ACCESS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture hlsm of entity xil_defaultlib.RAM_ACCESS [ram_access_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_access_tb
Built simulation snapshot RAM_ACCESS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_ACCESS_TB_behav -key {Behavioral:sim_1:Functional:RAM_ACCESS_TB} -tclbatch {RAM_ACCESS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RAM_ACCESS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Address: 0 DataIN: 0
Time: 0 ps  Iteration: 0  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 100
Time: 0 ps  Iteration: 1  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Starting RAM average calculation test ===
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Test pattern: addresses 0-511 = 100, addresses 512-1023 = 200
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Expected average = (512*100 + 512*200)/1024 = 150
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 170 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_ACCESS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1593.773 ; gain = 15.496
run 50 us
Note: Address: 511 DataIN: 100
Time: 10370 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 10390 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 10390 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1023 DataIN: 200
Time: 20590 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 20610 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 20610 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Error: *** TEST TIMEOUT! Finish signal never asserted ***
Time: 25170 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Check if HLSM is stuck in a state or if timing is too long
Time: 25170 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Test finished ===
Time: 26170 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 511 DataIN: 100
Time: 30810 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 30830 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 30830 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1023 DataIN: 200
Time: 41030 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 41050 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 41050 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
run 50 us
Note: Address: 511 DataIN: 100
Time: 51250 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 51270 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 51270 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1023 DataIN: 200
Time: 61470 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 61490 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 61490 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 511 DataIN: 100
Time: 71690 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 71710 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 71710 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1023 DataIN: 200
Time: 81910 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 81930 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 81930 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 511 DataIN: 100
Time: 92130 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 92150 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 92150 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'RAM_ACCESS_TB'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'RAM_ACCESS_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj RAM_ACCESS_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/HLSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_ACCESS'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAM_ACCESS_TB_behav xil_defaultlib.RAM_ACCESS_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture hlsm of entity xil_defaultlib.RAM_ACCESS [ram_access_default]
Compiling architecture behavioral of entity xil_defaultlib.ram_access_tb
Built simulation snapshot RAM_ACCESS_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAM_ACCESS_TB_behav -key {Behavioral:sim_1:Functional:RAM_ACCESS_TB} -tclbatch {RAM_ACCESS_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source RAM_ACCESS_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Address: 0 DataIN: 0
Time: 0 ps  Iteration: 0  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 100
Time: 0 ps  Iteration: 1  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Starting RAM average calculation test ===
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Test pattern: addresses 0-511 = 100, addresses 512-1023 = 200
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Expected average = (512*100 + 512*200)/1024 = 150
Time: 150 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 1 DataIN: 100
Time: 190 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAM_ACCESS_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1593.773 ; gain = 0.000
run 50 us
Note: Address: 511 DataIN: 100
Time: 10390 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 512 DataIN: 100
Time: 10410 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 513 DataIN: 200
Time: 10410 ns  Iteration: 5  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Address: 0 DataIN: 200
Time: 20610 ns  Iteration: 3  Process: /RAM_ACCESS_TB/ram_read  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Test completed successfully! ===
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Calculated average: 0
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: Expected average: 150
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Error: *** TEST FAILED! Expected ~150, got 0 ***
Time: 20610 ns  Iteration: 4  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
Note: === Test finished ===
Time: 21610 ns  Iteration: 0  Process: /RAM_ACCESS_TB/stimulus  File: C:/Users/yy/Downloads/Zhou_337564/FSMD_HLSM/FSMD_HLSM.srcs/sources_1/new/tb.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 10:34:14 2025...
