module top_module(
	output reg one);

  // Initialize the output to logic high
  initial begin
    one = 1;
  end

endmodule
