Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 23 08:58:23 2021
| Host         : LAPTOP-6Q7QM5AJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AMNS_arith_multiple_stage_top_timing_summary_routed.rpt -pb AMNS_arith_multiple_stage_top_timing_summary_routed.pb -rpx AMNS_arith_multiple_stage_top_timing_summary_routed.rpx -warn_on_violation
| Design       : AMNS_arith_multiple_stage_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.393        0.000                      0                 7693        0.175        0.000                      0                 7693       19.500        0.000                       0                  2575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               4.393        0.000                      0                 7693        0.175        0.000                      0                 7693       19.500        0.000                       0                  2575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        4.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        35.258ns  (logic 16.956ns (48.091%)  route 18.302ns (51.909%))
  Logic Levels:           39  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=3 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.655 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.655    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.989 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][63]_i_13/O[1]
                         net (fo=1, routed)           0.987    35.975    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[92]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.303    36.278 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9/O
                         net (fo=1, routed)           0.000    36.278    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    36.918 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[3]
                         net (fo=3, routed)           1.006    37.924    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[127]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.332    38.256 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_2/O
                         net (fo=1, routed)           0.534    38.790    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[127]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.328    39.118 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_1/O
                         net (fo=6, routed)           0.951    40.069    AMNS_ARITH_INST/FSM_INST/data_i[1]_33[63]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.120    40.189 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][1][63]_i_1/O
                         net (fo=1, routed)           0.568    40.757    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]_1[63]
    SLICE_X54Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.539    45.022    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X54Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]/C
                         clock pessimism              0.394    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X54Y20         FDRE (Setup_fdre_C_D)       -0.231    45.150    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]
  -------------------------------------------------------------------
                         required time                         45.150    
                         arrival time                         -40.757    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][62]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.950ns  (logic 16.659ns (47.665%)  route 18.291ns (52.335%))
  Logic Levels:           39  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=3 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 44.945 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.655 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.655    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.989 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][63]_i_13/O[1]
                         net (fo=1, routed)           0.987    35.975    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[92]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.303    36.278 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9/O
                         net (fo=1, routed)           0.000    36.278    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    36.858 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[2]
                         net (fo=3, routed)           0.775    37.633    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[126]
    SLICE_X34Y25         LUT4 (Prop_lut4_I0_O)        0.302    37.935 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][62]_i_2/O
                         net (fo=1, routed)           0.594    38.529    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[126]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.124    38.653 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][62]_i_1/O
                         net (fo=6, routed)           1.155    39.808    AMNS_ARITH_INST/FSM_INST/data_i[1]_33[62]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.117    39.925 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][1][62]_i_1/O
                         net (fo=1, routed)           0.524    40.448    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]_1[62]
    SLICE_X51Y24         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.462    44.945    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X51Y24         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][62]/C
                         clock pessimism              0.394    45.339    
                         clock uncertainty           -0.035    45.304    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.268    45.036    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][62]
  -------------------------------------------------------------------
                         required time                         45.036    
                         arrival time                         -40.448    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.669ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][60]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.929ns  (logic 16.654ns (47.680%)  route 18.275ns (52.320%))
  Logic Levels:           39  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=3 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 45.022 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    34.745 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/O[3]
                         net (fo=1, routed)           0.982    35.727    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306    36.033 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][59]_i_7/O
                         net (fo=1, routed)           0.000    36.033    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][59]_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.434 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.434    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][59]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.656 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[0]
                         net (fo=3, routed)           1.051    37.707    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[124]
    SLICE_X37Y23         LUT4 (Prop_lut4_I0_O)        0.293    38.000 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_2/O
                         net (fo=1, routed)           0.299    38.299    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[124]
    SLICE_X37Y21         LUT6 (Prop_lut6_I0_O)        0.326    38.625 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][60]_i_1/O
                         net (fo=6, routed)           1.065    39.689    AMNS_ARITH_INST/FSM_INST/data_i[1]_33[60]
    SLICE_X58Y22         LUT3 (Prop_lut3_I0_O)        0.117    39.806 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][1][60]_i_1/O
                         net (fo=1, routed)           0.621    40.427    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]_1[60]
    SLICE_X60Y22         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.539    45.022    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X60Y22         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][60]/C
                         clock pessimism              0.394    45.416    
                         clock uncertainty           -0.035    45.381    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)       -0.285    45.096    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][60]
  -------------------------------------------------------------------
                         required time                         45.096    
                         arrival time                         -40.427    
  -------------------------------------------------------------------
                         slack                                  4.669    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][61]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.803ns  (logic 16.560ns (47.583%)  route 18.243ns (52.417%))
  Logic Levels:           37  (CARRY4=16 DSP48E1=4 LUT2=3 LUT3=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 45.024 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X83Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y4          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/Q
                         net (fo=12, routed)          0.924     6.878    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[6]
    SLICE_X84Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.002 f  AMNS_ARITH_INST/FSM_INST/data_o_OBUF[5]_inst_i_3/O
                         net (fo=121, routed)         0.981     7.984    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_0
    SLICE_X81Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.134 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][63]_i_11/O
                         net (fo=120, routed)         0.852     8.985    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_5
    SLICE_X82Y5          LUT6 (Prop_lut6_I1_O)        0.332     9.317 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_192/O
                         net (fo=121, routed)         2.164    11.482    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[0]__0_i_54_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.606 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98/O
                         net (fo=1, routed)           0.000    11.606    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    11.818 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_71/O
                         net (fo=3, routed)           1.253    13.071    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[25]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.299    13.370 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163/O
                         net (fo=1, routed)           0.490    13.859    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.983 f  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93/O
                         net (fo=4, routed)           1.125    15.108    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93_n_0
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.232 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[3]_i_48/O
                         net (fo=2, routed)           1.549    16.781    AMNS_ARITH_INST/FSM_INST/OP_A_i[3]_35[41]
    SLICE_X91Y30         LUT4 (Prop_lut4_I3_O)        0.150    16.931 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[3]_i_27/O
                         net (fo=6, routed)           0.941    17.872    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[3]_4[41]
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    22.110 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/PCOUT[47]
                         net (fo=1, routed)           0.002    22.112    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.825 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/PCOUT[47]
                         net (fo=1, routed)           0.002    23.827    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12_n_106
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.540 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/PCOUT[47]
                         net (fo=1, routed)           0.002    25.542    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.060 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[3]
                         net (fo=2, routed)           1.599    28.659    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14_n_102
    SLICE_X102Y25        LUT3 (Prop_lut3_I0_O)        0.153    28.812 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18/O
                         net (fo=2, routed)           0.706    29.518    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18_n_0
    SLICE_X102Y25        LUT4 (Prop_lut4_I3_O)        0.331    29.849 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22/O
                         net (fo=1, routed)           0.000    29.849    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.225 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.225    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.342    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.657 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17/O[3]
                         net (fo=2, routed)           0.705    31.362    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17_n_4
    SLICE_X94Y28         LUT2 (Prop_lut2_I0_O)        0.307    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21/O
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.182 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.182    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.421 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][27]_i_13/O[2]
                         net (fo=1, routed)           1.167    33.588    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[3]__23[10]
    SLICE_X84Y17         LUT6 (Prop_lut6_I5_O)        0.301    33.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s[3][3][23]_i_12/O
                         net (fo=1, routed)           0.939    34.828    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_2
    SLICE_X88Y27         LUT6 (Prop_lut6_I5_O)        0.124    34.952 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8/O
                         net (fo=1, routed)           0.000    34.952    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.350 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.350    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.464 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.464    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.578 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.578    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2_n_0
    SLICE_X88Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.692 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.692    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2_n_0
    SLICE_X88Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.806 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.806    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2_n_0
    SLICE_X88Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.920 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.920    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2_n_0
    SLICE_X88Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.034    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.148 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.148    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.262 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.262    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.376 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.376    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.710 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][63]_i_2/O[1]
                         net (fo=3, routed)           1.007    37.717    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[3]__0[125]
    SLICE_X83Y27         LUT4 (Prop_lut4_I0_O)        0.298    38.015 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][61]_i_2/O
                         net (fo=1, routed)           0.656    38.671    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[3]_17[125]
    SLICE_X83Y23         LUT6 (Prop_lut6_I0_O)        0.332    39.003 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][61]_i_1/O
                         net (fo=6, routed)           0.474    39.478    AMNS_ARITH_INST/FSM_INST/data_i[3]_31[61]
    SLICE_X81Y24         LUT3 (Prop_lut3_I0_O)        0.119    39.597 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][3][61]_i_1/O
                         net (fo=1, routed)           0.704    40.301    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]_1[61]
    SLICE_X77Y24         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.541    45.024    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X77Y24         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][61]/C
                         clock pessimism              0.394    45.418    
                         clock uncertainty           -0.035    45.383    
    SLICE_X77Y24         FDRE (Setup_fdre_C_D)       -0.289    45.094    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][61]
  -------------------------------------------------------------------
                         required time                         45.094    
                         arrival time                         -40.301    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][61]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.620ns  (logic 16.576ns (47.880%)  route 18.044ns (52.120%))
  Logic Levels:           39  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=3 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 44.950 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    34.745 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/O[3]
                         net (fo=1, routed)           0.982    35.727    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[90]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306    36.033 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][59]_i_7/O
                         net (fo=1, routed)           0.000    36.033    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][59]_i_7_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.434 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.434    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][59]_i_2_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    36.768 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[1]
                         net (fo=3, routed)           0.647    37.414    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[125]
    SLICE_X37Y27         LUT4 (Prop_lut4_I0_O)        0.303    37.717 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_2/O
                         net (fo=1, routed)           0.618    38.336    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[125]
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124    38.460 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][61]_i_1/O
                         net (fo=6, routed)           1.005    39.465    AMNS_ARITH_INST/FSM_INST/data_i[1]_33[61]
    SLICE_X52Y27         LUT3 (Prop_lut3_I0_O)        0.119    39.584 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][1][61]_i_1/O
                         net (fo=1, routed)           0.534    40.118    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][63]_1[61]
    SLICE_X52Y28         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.467    44.950    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X52Y28         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][61]/C
                         clock pessimism              0.394    45.344    
                         clock uncertainty           -0.035    45.309    
    SLICE_X52Y28         FDRE (Setup_fdre_C_D)       -0.275    45.034    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][1][61]
  -------------------------------------------------------------------
                         required time                         45.034    
                         arrival time                         -40.118    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][56]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.686ns  (logic 16.591ns (47.833%)  route 18.095ns (52.167%))
  Logic Levels:           36  (CARRY4=15 DSP48E1=4 LUT2=3 LUT3=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 45.030 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X89Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y4          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]/Q
                         net (fo=18, routed)          0.977     6.932    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[1]
    SLICE_X80Y5          LUT2 (Prop_lut2_I0_O)        0.150     7.082 f  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][42]_i_5/O
                         net (fo=121, routed)         0.713     7.795    AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][42]_i_5_n_0
    SLICE_X81Y2          LUT2 (Prop_lut2_I1_O)        0.321     8.116 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][63]_i_11/O
                         net (fo=120, routed)         0.852     8.968    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_5
    SLICE_X82Y5          LUT6 (Prop_lut6_I1_O)        0.332     9.300 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_192/O
                         net (fo=121, routed)         2.164    11.464    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[0]__0_i_54_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.588 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98/O
                         net (fo=1, routed)           0.000    11.588    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    11.800 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_71/O
                         net (fo=3, routed)           1.253    13.053    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[25]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.299    13.352 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163/O
                         net (fo=1, routed)           0.490    13.842    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.966 f  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93/O
                         net (fo=4, routed)           1.125    15.091    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93_n_0
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.215 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[3]_i_48/O
                         net (fo=2, routed)           1.549    16.763    AMNS_ARITH_INST/FSM_INST/OP_A_i[3]_35[41]
    SLICE_X91Y30         LUT4 (Prop_lut4_I3_O)        0.150    16.913 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[3]_i_27/O
                         net (fo=6, routed)           0.941    17.855    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[3]_4[41]
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    22.093 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/PCOUT[47]
                         net (fo=1, routed)           0.002    22.095    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.808 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/PCOUT[47]
                         net (fo=1, routed)           0.002    23.810    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12_n_106
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.523 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/PCOUT[47]
                         net (fo=1, routed)           0.002    25.525    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.043 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[3]
                         net (fo=2, routed)           1.599    28.641    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14_n_102
    SLICE_X102Y25        LUT3 (Prop_lut3_I0_O)        0.153    28.794 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18/O
                         net (fo=2, routed)           0.706    29.500    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18_n_0
    SLICE_X102Y25        LUT4 (Prop_lut4_I3_O)        0.331    29.831 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22/O
                         net (fo=1, routed)           0.000    29.831    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.207 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.207    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.324 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.324    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.639 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17/O[3]
                         net (fo=2, routed)           0.705    31.344    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17_n_4
    SLICE_X94Y28         LUT2 (Prop_lut2_I0_O)        0.307    31.651 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21/O
                         net (fo=1, routed)           0.000    31.651    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.164 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.164    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.403 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][27]_i_13/O[2]
                         net (fo=1, routed)           1.167    33.570    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[3]__23[10]
    SLICE_X84Y17         LUT6 (Prop_lut6_I5_O)        0.301    33.871 r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s[3][3][23]_i_12/O
                         net (fo=1, routed)           0.939    34.810    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_2
    SLICE_X88Y27         LUT6 (Prop_lut6_I5_O)        0.124    34.934 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8/O
                         net (fo=1, routed)           0.000    34.934    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.332 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.332    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.446 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.446    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.560 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.560    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2_n_0
    SLICE_X88Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.674 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.674    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2_n_0
    SLICE_X88Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.788 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.788    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2_n_0
    SLICE_X88Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.902 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.902    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2_n_0
    SLICE_X88Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.016 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.016    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.130 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.130    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.244 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.244    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.466 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2/O[0]
                         net (fo=3, routed)           1.062    37.528    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[3]__0[120]
    SLICE_X85Y26         LUT4 (Prop_lut4_I0_O)        0.327    37.855 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][56]_i_2/O
                         net (fo=1, routed)           0.678    38.533    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[3]_17[120]
    SLICE_X85Y21         LUT6 (Prop_lut6_I0_O)        0.332    38.865 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][56]_i_1/O
                         net (fo=6, routed)           0.597    39.462    AMNS_ARITH_INST/FSM_INST/data_i[3]_31[56]
    SLICE_X83Y21         LUT3 (Prop_lut3_I0_O)        0.150    39.612 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][3][56]_i_1/O
                         net (fo=1, routed)           0.572    40.184    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]_1[56]
    SLICE_X82Y21         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.547    45.030    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X82Y21         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][56]/C
                         clock pessimism              0.394    45.424    
                         clock uncertainty           -0.035    45.389    
    SLICE_X82Y21         FDRE (Setup_fdre_C_D)       -0.236    45.153    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][56]
  -------------------------------------------------------------------
                         required time                         45.153    
                         arrival time                         -40.184    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.631ns  (logic 16.541ns (47.764%)  route 18.090ns (52.236%))
  Logic Levels:           37  (CARRY4=16 DSP48E1=4 LUT2=3 LUT3=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 45.027 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X83Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y4          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/Q
                         net (fo=12, routed)          0.924     6.878    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[6]
    SLICE_X84Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.002 f  AMNS_ARITH_INST/FSM_INST/data_o_OBUF[5]_inst_i_3/O
                         net (fo=121, routed)         0.981     7.984    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_0
    SLICE_X81Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.134 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][63]_i_11/O
                         net (fo=120, routed)         0.852     8.985    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_5
    SLICE_X82Y5          LUT6 (Prop_lut6_I1_O)        0.332     9.317 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_192/O
                         net (fo=121, routed)         2.164    11.482    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[0]__0_i_54_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.606 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98/O
                         net (fo=1, routed)           0.000    11.606    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    11.818 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_71/O
                         net (fo=3, routed)           1.253    13.071    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[25]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.299    13.370 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163/O
                         net (fo=1, routed)           0.490    13.859    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.983 f  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93/O
                         net (fo=4, routed)           1.125    15.108    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93_n_0
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.232 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[3]_i_48/O
                         net (fo=2, routed)           1.549    16.781    AMNS_ARITH_INST/FSM_INST/OP_A_i[3]_35[41]
    SLICE_X91Y30         LUT4 (Prop_lut4_I3_O)        0.150    16.931 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[3]_i_27/O
                         net (fo=6, routed)           0.941    17.872    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[3]_4[41]
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    22.110 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/PCOUT[47]
                         net (fo=1, routed)           0.002    22.112    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.825 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/PCOUT[47]
                         net (fo=1, routed)           0.002    23.827    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12_n_106
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.540 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/PCOUT[47]
                         net (fo=1, routed)           0.002    25.542    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.060 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[3]
                         net (fo=2, routed)           1.599    28.659    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14_n_102
    SLICE_X102Y25        LUT3 (Prop_lut3_I0_O)        0.153    28.812 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18/O
                         net (fo=2, routed)           0.706    29.518    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18_n_0
    SLICE_X102Y25        LUT4 (Prop_lut4_I3_O)        0.331    29.849 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22/O
                         net (fo=1, routed)           0.000    29.849    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.225 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.225    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.342    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.657 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17/O[3]
                         net (fo=2, routed)           0.705    31.362    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17_n_4
    SLICE_X94Y28         LUT2 (Prop_lut2_I0_O)        0.307    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21/O
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.182 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.182    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.421 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][27]_i_13/O[2]
                         net (fo=1, routed)           1.167    33.588    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[3]__23[10]
    SLICE_X84Y17         LUT6 (Prop_lut6_I5_O)        0.301    33.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s[3][3][23]_i_12/O
                         net (fo=1, routed)           0.939    34.828    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_2
    SLICE_X88Y27         LUT6 (Prop_lut6_I5_O)        0.124    34.952 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8/O
                         net (fo=1, routed)           0.000    34.952    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.350 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.350    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.464 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.464    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.578 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.578    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2_n_0
    SLICE_X88Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.692 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.692    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2_n_0
    SLICE_X88Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.806 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.806    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2_n_0
    SLICE_X88Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.920 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.920    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2_n_0
    SLICE_X88Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.034    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.148 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.148    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.262 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.262    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.376 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.376    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.689 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][63]_i_2/O[3]
                         net (fo=3, routed)           0.818    37.507    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[3]__0[127]
    SLICE_X85Y28         LUT4 (Prop_lut4_I0_O)        0.301    37.808 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][63]_i_2/O
                         net (fo=1, routed)           0.700    38.509    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[3]_17[127]
    SLICE_X85Y21         LUT6 (Prop_lut6_I0_O)        0.332    38.841 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][63]_i_1/O
                         net (fo=6, routed)           0.669    39.509    AMNS_ARITH_INST/FSM_INST/data_i[3]_31[63]
    SLICE_X78Y21         LUT3 (Prop_lut3_I0_O)        0.118    39.627 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][3][63]_i_1/O
                         net (fo=1, routed)           0.502    40.129    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]_1[63]
    SLICE_X75Y21         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.544    45.027    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X75Y21         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]/C
                         clock pessimism              0.394    45.421    
                         clock uncertainty           -0.035    45.386    
    SLICE_X75Y21         FDRE (Setup_fdre_C_D)       -0.283    45.103    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]
  -------------------------------------------------------------------
                         required time                         45.103    
                         arrival time                         -40.129    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][60]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.641ns  (logic 16.491ns (47.605%)  route 18.150ns (52.395%))
  Logic Levels:           37  (CARRY4=16 DSP48E1=4 LUT2=3 LUT3=2 LUT4=5 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 45.025 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X83Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y4          FDRE (Prop_fdre_C_Q)         0.456     5.954 f  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[6]/Q
                         net (fo=12, routed)          0.924     6.878    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[6]
    SLICE_X84Y7          LUT2 (Prop_lut2_I1_O)        0.124     7.002 f  AMNS_ARITH_INST/FSM_INST/data_o_OBUF[5]_inst_i_3/O
                         net (fo=121, routed)         0.981     7.984    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_0
    SLICE_X81Y2          LUT2 (Prop_lut2_I0_O)        0.150     8.134 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][63]_i_11/O
                         net (fo=120, routed)         0.852     8.985    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[7]_5
    SLICE_X82Y5          LUT6 (Prop_lut6_I1_O)        0.332     9.317 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_192/O
                         net (fo=121, routed)         2.164    11.482    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[0]__0_i_54_0
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    11.606 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98/O
                         net (fo=1, routed)           0.000    11.606    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_98_n_0
    SLICE_X39Y14         MUXF7 (Prop_muxf7_I0_O)      0.212    11.818 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]_i_71/O
                         net (fo=3, routed)           1.253    13.071    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[25]
    SLICE_X60Y18         LUT4 (Prop_lut4_I3_O)        0.299    13.370 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163/O
                         net (fo=1, routed)           0.490    13.859    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_163_n_0
    SLICE_X60Y18         LUT5 (Prop_lut5_I2_O)        0.124    13.983 f  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93/O
                         net (fo=4, routed)           1.125    15.108    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]_i_93_n_0
    SLICE_X80Y19         LUT4 (Prop_lut4_I2_O)        0.124    15.232 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[3]_i_48/O
                         net (fo=2, routed)           1.549    16.781    AMNS_ARITH_INST/FSM_INST/OP_A_i[3]_35[41]
    SLICE_X91Y30         LUT4 (Prop_lut4_I3_O)        0.150    16.931 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[3]_i_27/O
                         net (fo=6, routed)           0.941    17.872    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[3]_4[41]
    DSP48_X4Y12          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.238    22.110 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11/PCOUT[47]
                         net (fo=1, routed)           0.002    22.112    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__11_n_106
    DSP48_X4Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    23.825 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12/PCOUT[47]
                         net (fo=1, routed)           0.002    23.827    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__12_n_106
    DSP48_X4Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.540 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13/PCOUT[47]
                         net (fo=1, routed)           0.002    25.542    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__13_n_106
    DSP48_X4Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    27.060 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14/P[3]
                         net (fo=2, routed)           1.599    28.659    AMNS_ARITH_INST/ALU_INST/mul_output_s[3]__14_n_102
    SLICE_X102Y25        LUT3 (Prop_lut3_I0_O)        0.153    28.812 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18/O
                         net (fo=2, routed)           0.706    29.518    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_18_n_0
    SLICE_X102Y25        LUT4 (Prop_lut4_I3_O)        0.331    29.849 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22/O
                         net (fo=1, routed)           0.000    29.849    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][11]_i_22_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.225 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.225    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][11]_i_13_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.342 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.342    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][15]_i_12_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.657 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17/O[3]
                         net (fo=2, routed)           0.705    31.362    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_17_n_4
    SLICE_X94Y28         LUT2 (Prop_lut2_I0_O)        0.307    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21/O
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][3][19]_i_21_n_0
    SLICE_X94Y28         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.182 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    32.182    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][19]_i_14_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    32.421 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][3][27]_i_13/O[2]
                         net (fo=1, routed)           1.167    33.588    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[3]__23[10]
    SLICE_X84Y17         LUT6 (Prop_lut6_I5_O)        0.301    33.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s[3][3][23]_i_12/O
                         net (fo=1, routed)           0.939    34.828    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_2
    SLICE_X88Y27         LUT6 (Prop_lut6_I5_O)        0.124    34.952 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8/O
                         net (fo=1, routed)           0.000    34.952    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][3][23]_i_8_n_0
    SLICE_X88Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    35.350 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.350    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][23]_i_2_n_0
    SLICE_X88Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.464 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.464    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][27]_i_2_n_0
    SLICE_X88Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.578 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.578    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][31]_i_2_n_0
    SLICE_X88Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.692 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.692    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][35]_i_2_n_0
    SLICE_X88Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.806 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.806    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][39]_i_2_n_0
    SLICE_X88Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.920 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.920    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][43]_i_2_n_0
    SLICE_X88Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.034 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.034    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][47]_i_2_n_0
    SLICE_X88Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.148 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.148    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][51]_i_2_n_0
    SLICE_X88Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.262 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.262    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][55]_i_2_n_0
    SLICE_X88Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.376 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    36.376    AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][59]_i_2_n_0
    SLICE_X88Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.598 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][3][63]_i_2/O[0]
                         net (fo=3, routed)           0.941    37.539    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[3]__0[124]
    SLICE_X86Y29         LUT4 (Prop_lut4_I0_O)        0.325    37.864 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][60]_i_2/O
                         net (fo=1, routed)           0.661    38.526    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[3]_17[124]
    SLICE_X86Y24         LUT6 (Prop_lut6_I0_O)        0.348    38.874 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][3][60]_i_1/O
                         net (fo=6, routed)           0.805    39.678    AMNS_ARITH_INST/FSM_INST/data_i[3]_31[60]
    SLICE_X80Y26         LUT3 (Prop_lut3_I0_O)        0.119    39.797 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[7][3][60]_i_1/O
                         net (fo=1, routed)           0.342    40.139    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][63]_1[60]
    SLICE_X80Y25         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.542    45.025    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X80Y25         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][60]/C
                         clock pessimism              0.394    45.419    
                         clock uncertainty           -0.035    45.384    
    SLICE_X80Y25         FDRE (Setup_fdre_C_D)       -0.266    45.118    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[7][3][60]
  -------------------------------------------------------------------
                         required time                         45.118    
                         arrival time                         -40.139    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][63]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.630ns  (logic 16.836ns (48.617%)  route 17.794ns (51.383%))
  Logic Levels:           38  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 44.951 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.655 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.655    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.989 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][63]_i_13/O[1]
                         net (fo=1, routed)           0.987    35.975    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[92]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.303    36.278 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9/O
                         net (fo=1, routed)           0.000    36.278    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    36.918 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[3]
                         net (fo=3, routed)           1.006    37.924    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[127]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.332    38.256 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_2/O
                         net (fo=1, routed)           0.534    38.790    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[127]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.328    39.118 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_1/O
                         net (fo=6, routed)           1.010    40.128    AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_33[63]
    SLICE_X53Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.468    44.951    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X53Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][63]/C
                         clock pessimism              0.394    45.345    
                         clock uncertainty           -0.035    45.310    
    SLICE_X53Y20         FDRE (Setup_fdre_C_D)       -0.081    45.229    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][1][63]
  -------------------------------------------------------------------
                         required time                         45.229    
                         arrival time                         -40.128    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][63]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clock rise@40.000ns - clock rise@0.000ns)
  Data Path Delay:        34.635ns  (logic 16.836ns (48.610%)  route 17.799ns (51.390%))
  Logic Levels:           38  (CARRY4=19 DSP48E1=4 LUT2=1 LUT3=2 LUT4=6 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 44.951 - 40.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.736     5.498    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X88Y4          FDSE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y4          FDSE (Prop_fdse_C_Q)         0.419     5.917 r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[0]/Q
                         net (fo=12, routed)          1.154     7.071    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg_n_0_[0]
    SLICE_X70Y7          LUT2 (Prop_lut2_I1_O)        0.299     7.370 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][0][63]_i_7/O
                         net (fo=121, routed)         1.327     8.698    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[1]_9
    SLICE_X82Y1          LUT4 (Prop_lut4_I1_O)        0.124     8.822 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[0]_i_193/O
                         net (fo=512, routed)         1.944    10.765    AMNS_ARITH_INST/POLY_MEM_INST/r_address_0_i[0]
    SLICE_X43Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.889 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92/O
                         net (fo=1, routed)           0.000    10.889    AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_92_n_0
    SLICE_X43Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    11.106 r  AMNS_ARITH_INST/POLY_MEM_INST/mul_output_s[1]__5_i_64/O
                         net (fo=3, routed)           1.181    12.287    AMNS_ARITH_INST/COUNTER_INST/poly_mem_out_0_s[1]_82[5]
    SLICE_X60Y7          LUT4 (Prop_lut4_I3_O)        0.299    12.586 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157/O
                         net (fo=1, routed)           0.868    13.454    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_157_n_0
    SLICE_X69Y7          LUT5 (Prop_lut5_I4_O)        0.118    13.572 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75/O
                         net (fo=4, routed)           0.914    14.486    AMNS_ARITH_INST/COUNTER_INST/mul_output_s[0]__5_i_75_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326    14.812 r  AMNS_ARITH_INST/COUNTER_INST/mul_output_s[1]__5_i_39/O
                         net (fo=2, routed)           1.931    16.743    AMNS_ARITH_INST/FSM_INST/OP_A_i[1]_37[12]
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.150    16.893 r  AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__5_i_22/O
                         net (fo=7, routed)           1.273    18.166    AMNS_ARITH_INST/ALU_INST/mul_input_0_s[1]_6[12]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.238    22.404 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19/PCOUT[47]
                         net (fo=1, routed)           0.002    22.406    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__19_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    24.119 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20/PCOUT[47]
                         net (fo=1, routed)           0.002    24.121    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__20_n_106
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    25.834 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21/PCOUT[47]
                         net (fo=1, routed)           0.002    25.836    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__21_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    27.354 r  AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22/P[21]
                         net (fo=2, routed)           1.362    28.716    AMNS_ARITH_INST/ALU_INST/mul_output_s[1]__22_n_84
    SLICE_X20Y13         LUT3 (Prop_lut3_I2_O)        0.153    28.869 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11/O
                         net (fo=2, routed)           0.679    29.549    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_11_n_0
    SLICE_X20Y13         LUT4 (Prop_lut4_I3_O)        0.331    29.880 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15/O
                         net (fo=1, routed)           0.000    29.880    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s[1][59]_i_15_n_0
    SLICE_X20Y13         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.256 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.256    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][59]_i_10_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.373 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.373    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_14_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.490 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.490    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][63]_i_13_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.607 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.607    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][3]_i_11_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.724 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.724    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][11]_i_12_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.841 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.841    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][15]_i_12_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.958 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    30.958    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][19]_i_12_n_0
    SLICE_X20Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.075 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.075    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][23]_i_14_n_0
    SLICE_X20Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.192 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.192    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][27]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.309 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.309    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][31]_i_12_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.426 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.426    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][35]_i_12_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.543 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12/CO[3]
                         net (fo=1, routed)           0.009    31.552    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][39]_i_12_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.669 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.669    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][43]_i_12_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.786 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.786    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][47]_i_12_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.903 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.903    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_13_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.020 f  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12/CO[3]
                         net (fo=19, routed)          1.140    33.160    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][51]_i_12_n_0
    SLICE_X19Y30         LUT3 (Prop_lut3_I0_O)        0.150    33.310 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14/O
                         net (fo=2, routed)           0.469    33.779    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_14_n_0
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.326    34.105 r  AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18/O
                         net (fo=1, routed)           0.000    34.105    AMNS_ARITH_INST/ALU_INST/mem_array_s[3][1][59]_i_18_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.655 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.655    AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][59]_i_11_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    34.989 r  AMNS_ARITH_INST/ALU_INST/mem_array_s_reg[3][1][63]_i_13/O[1]
                         net (fo=1, routed)           0.987    35.975    AMNS_ARITH_INST/FSM_INST/mul_output_s[1]__23[92]
    SLICE_X33Y32         LUT6 (Prop_lut6_I2_O)        0.303    36.278 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9/O
                         net (fo=1, routed)           0.000    36.278    AMNS_ARITH_INST/FSM_INST/mem_array_s[3][1][63]_i_9_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    36.918 r  AMNS_ARITH_INST/FSM_INST/mem_array_s_reg[3][1][63]_i_3/O[3]
                         net (fo=3, routed)           1.006    37.924    AMNS_ARITH_INST/FSM_INST/ALU_INST/adder_output_s[1]__0[127]
    SLICE_X34Y24         LUT4 (Prop_lut4_I0_O)        0.332    38.256 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_2/O
                         net (fo=1, routed)           0.534    38.790    AMNS_ARITH_INST/FSM_INST/ALU_data_output_s[1]_15[127]
    SLICE_X36Y18         LUT6 (Prop_lut6_I0_O)        0.328    39.118 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][1][63]_i_1/O
                         net (fo=6, routed)           1.015    40.133    AMNS_ARITH_INST/POLY_MEM_INST/data_i[1]_33[63]
    SLICE_X50Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clock_i (IN)
                         net (fo=0)                   0.000    40.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    43.392    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.483 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        1.468    44.951    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X50Y20         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][63]/C
                         clock pessimism              0.394    45.345    
                         clock uncertainty           -0.035    45.310    
    SLICE_X50Y20         FDRE (Setup_fdre_C_D)       -0.030    45.280    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][1][63]
  -------------------------------------------------------------------
                         required time                         45.280    
                         arrival time                         -40.133    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.209ns (41.547%)  route 0.294ns (58.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.560     1.507    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y5          FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/Q
                         net (fo=3, routed)           0.104     1.775    AMNS_ARITH_INST/FSM_INST/Q[4]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][4]_i_1/O
                         net (fo=6, routed)           0.190     2.010    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[4]
    SLICE_X51Y4          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.823     2.017    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X51Y4          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][4]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X51Y4          FDRE (Hold_fdre_C_D)         0.070     1.835    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][4]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][30]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.209ns (40.748%)  route 0.304ns (59.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.558     1.505    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y11         FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][30]/Q
                         net (fo=3, routed)           0.072     1.741    AMNS_ARITH_INST/FSM_INST/Q[30]
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.786 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][30]_i_1/O
                         net (fo=6, routed)           0.232     2.018    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[30]
    SLICE_X50Y10         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.821     2.015    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X50Y10         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][30]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X50Y10         FDRE (Hold_fdre_C_D)         0.059     1.822    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][30]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.254ns (43.865%)  route 0.325ns (56.135%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.560     1.507    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y5          FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/Q
                         net (fo=3, routed)           0.104     1.775    AMNS_ARITH_INST/FSM_INST/Q[4]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][4]_i_1/O
                         net (fo=6, routed)           0.221     2.041    AMNS_ARITH_INST/FSM_INST/data_i[0]_34[4]
    SLICE_X50Y4          LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[1][0][4]_i_1/O
                         net (fo=1, routed)           0.000     2.086    AMNS_ARITH_INST/POLY_MEM_INST/D[4]
    SLICE_X50Y4          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.823     2.017    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X50Y4          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][0][4]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X50Y4          FDRE (Hold_fdre_C_D)         0.120     1.885    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/COUNTER_INST/data_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.953%)  route 0.124ns (40.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.587     1.534    AMNS_ARITH_INST/COUNTER_INST/CLK
    SLICE_X85Y4          FDRE                                         r  AMNS_ARITH_INST/COUNTER_INST/data_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y4          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  AMNS_ARITH_INST/COUNTER_INST/data_s_reg[0]/Q
                         net (fo=39, routed)          0.124     1.799    AMNS_ARITH_INST/COUNTER_INST/counter_data_s[0]
    SLICE_X83Y4          LUT4 (Prop_lut4_I2_O)        0.045     1.844 r  AMNS_ARITH_INST/COUNTER_INST/FSM_onehot_current_state_s[3]_i_1/O
                         net (fo=1, routed)           0.000     1.844    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[5]_1[0]
    SLICE_X83Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.856     2.050    AMNS_ARITH_INST/FSM_INST/CLK
    SLICE_X83Y4          FDRE                                         r  AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[3]/C
                         clock pessimism             -0.500     1.550    
    SLICE_X83Y4          FDRE (Hold_fdre_C_D)         0.092     1.642    AMNS_ARITH_INST/FSM_INST/FSM_onehot_current_state_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][32]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.334%)  route 0.162ns (43.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.557     1.504    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y12         FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y12         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][32]/Q
                         net (fo=3, routed)           0.162     1.830    AMNS_ARITH_INST/FSM_INST/Q[32]
    SLICE_X44Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.875 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][32]_i_1/O
                         net (fo=6, routed)           0.000     1.875    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[32]
    SLICE_X44Y12         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.823     2.017    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X44Y12         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][32]/C
                         clock pessimism             -0.498     1.519    
    SLICE_X44Y12         FDRE (Hold_fdre_C_D)         0.091     1.610    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][32]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][38]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.209ns (35.757%)  route 0.376ns (64.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.556     1.503    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y13         FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/Q
                         net (fo=3, routed)           0.165     1.832    AMNS_ARITH_INST/FSM_INST/Q[38]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][38]_i_1/O
                         net (fo=6, routed)           0.211     2.087    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[38]
    SLICE_X50Y13         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.818     2.012    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X50Y13         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][38]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.052     1.812    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][38]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.209ns (35.959%)  route 0.372ns (64.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.560     1.507    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y5          FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/Q
                         net (fo=3, routed)           0.104     1.775    AMNS_ARITH_INST/FSM_INST/Q[4]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][4]_i_1/O
                         net (fo=6, routed)           0.268     2.088    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[4]
    SLICE_X52Y5          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.823     2.017    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X52Y5          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][4]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X52Y5          FDRE (Hold_fdre_C_D)         0.047     1.812    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][4]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.209ns (34.729%)  route 0.393ns (65.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.560     1.507    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y5          FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y5          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][4]/Q
                         net (fo=3, routed)           0.104     1.775    AMNS_ARITH_INST/FSM_INST/Q[4]
    SLICE_X47Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][4]_i_1/O
                         net (fo=6, routed)           0.288     2.109    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[4]
    SLICE_X52Y3          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.823     2.017    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X52Y3          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][4]/C
                         clock pessimism             -0.252     1.765    
    SLICE_X52Y3          FDRE (Hold_fdre_C_D)         0.066     1.831    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][38]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.209ns (34.374%)  route 0.399ns (65.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.556     1.503    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y13         FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y13         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][38]/Q
                         net (fo=3, routed)           0.165     1.832    AMNS_ARITH_INST/FSM_INST/Q[38]
    SLICE_X47Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][38]_i_1/O
                         net (fo=6, routed)           0.234     2.111    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[38]
    SLICE_X51Y16         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.816     2.010    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X51Y16         FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][38]/C
                         clock pessimism             -0.252     1.758    
    SLICE_X51Y16         FDRE (Hold_fdre_C_D)         0.070     1.828    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[2][0][38]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.905%)  route 0.407ns (66.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.559     1.506    AMNS_ARITH_INST/ALU_INST/CLK
    SLICE_X46Y8          FDRE                                         r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y8          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][17]/Q
                         net (fo=3, routed)           0.158     1.828    AMNS_ARITH_INST/FSM_INST/Q[17]
    SLICE_X47Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  AMNS_ARITH_INST/FSM_INST/mem_array_s[0][0][17]_i_1/O
                         net (fo=6, routed)           0.249     2.122    AMNS_ARITH_INST/POLY_MEM_INST/data_i[0]_34[17]
    SLICE_X50Y7          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    clock_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_i_IBUF_BUFG_inst/O
                         net (fo=2574, routed)        0.822     2.016    AMNS_ARITH_INST/POLY_MEM_INST/CLK
    SLICE_X50Y7          FDRE                                         r  AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][17]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X50Y7          FDRE (Hold_fdre_C_D)         0.075     1.839    AMNS_ARITH_INST/POLY_MEM_INST/mem_array_s_reg[4][0][17]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clock_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X46Y4    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X45Y20   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][100]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X45Y20   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][101]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y24   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][102]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y24   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][103]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][104]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][105]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X48Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][106]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X47Y26   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X46Y4    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y24   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y24   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X48Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X45Y24   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X48Y25   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][109]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X46Y6    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y22   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y22   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][111]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y27   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][112]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][104]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y23   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][105]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X47Y26   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[0][107]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y27   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y27   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][125]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X37Y27   AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[1][126]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X74Y3    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[2][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X74Y3    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[2][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X74Y3    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[2][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X74Y3    AMNS_ARITH_INST/ALU_INST/POLY_ACCU_output_s_reg[2][15]/C



