Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
                       0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock source latency
   0.0083    0.0000    0.0000    0.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000    0.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0586    0.0871    0.1399    0.1399 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0871    0.0000    0.1399 ^ clkbuf_3_1_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.1133    0.1476    0.2184    0.3583 ^ clkbuf_3_1_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1476    0.0000    0.3583 ^ clkbuf_leaf_51_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0331    0.0597    0.1724    0.5308 ^ clkbuf_leaf_51_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0597    0.0000    0.5308 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0024    0.0404    0.2904    0.8212 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.0404    0.0000    0.8212 ^ place534/A (sky130_fd_sc_hd__buf_4)
   0.0678    0.2218    0.2294    1.0506 ^ place534/X (sky130_fd_sc_hd__buf_4)
             0.2218    0.0000    1.0506 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0024    0.1228    0.2492    1.2998 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.1228    0.0000    1.2998 ^ place488/A (sky130_fd_sc_hd__buf_4)
   0.1798    0.5671    0.5023    1.8021 ^ place488/X (sky130_fd_sc_hd__buf_4)
             0.5671    0.0000    1.8021 ^ _07653_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0057    0.0896    0.6322    2.4343 v _07653_/X (sky130_fd_sc_hd__mux4_2)
             0.0896    0.0000    2.4343 v _08211_/A0 (sky130_fd_sc_hd__mux4_2)
   0.0015    0.0784    0.4655    2.8998 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.0784    0.0000    2.8998 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0021    0.0333    0.1561    3.0559 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0333    0.0000    3.0559 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0039    0.0586    0.2032    3.2591 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.0586    0.0000    3.2591 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0040    0.1433    0.1823    3.4415 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.1433    0.0000    3.4415 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0016    0.0322    0.0563    3.4978 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0322    0.0000    3.4978 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0090    0.0571    0.2680    3.7658 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.0571    0.0000    3.7658 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0371    0.2825    0.2234    3.9891 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.2825    0.0000    3.9891 ^ _08235_/A2 (sky130_fd_sc_hd__a21oi_1)
   0.0016    0.0530    0.0921    4.0812 v _08235_/Y (sky130_fd_sc_hd__a21oi_1)
             0.0530    0.0000    4.0812 v core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 4.0812   data arrival time

                      11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock source latency
   0.0083    0.0000    0.0000   11.0000 ^ pll/CLK (avsdpll)
             0.0000    0.0000   11.0000 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0586    0.0871    0.1399   11.1399 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0871    0.0000   11.1399 ^ clkbuf_3_3_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0957    0.1279    0.2042   11.3442 ^ clkbuf_3_3_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.1279    0.0000   11.3442 ^ clkbuf_leaf_78_CLK/A (sky130_fd_sc_hd__clkbuf_16)
   0.0288    0.0547    0.1625   11.5067 ^ clkbuf_leaf_78_CLK/X (sky130_fd_sc_hd__clkbuf_16)
             0.0547    0.0000   11.5067 ^ core.CPU_Xreg_value_a4[10][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                       0.0000   11.5067   clock reconvergence pessimism
                      -0.1299   11.3768   library setup time
                                11.3768   data required time
-------------------------------------------------------------------------------
                                11.3768   data required time
                                -4.0812   data arrival time
-------------------------------------------------------------------------------
                                 7.2956   slack (MET)


