// Seed: 4282240819
module module_0 (
    input wand id_0,
    input wire id_1,
    output wand id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    output supply1 id_7,
    output tri id_8,
    input supply0 id_9,
    output uwire id_10
    , id_19,
    output wand id_11,
    input supply0 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output supply0 id_15,
    input tri0 id_16,
    input tri id_17
);
  wire id_20;
  module_0(
      id_5, id_1, id_15, id_0, id_6, id_15, id_6, id_9, id_9
  );
  assign id_10 = 1'b0;
endmodule
