/home/clmcasino/Desktop/Tesi/thesis_project/src/components/adder.sv {2 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/src/components/adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder
** Warning: /home/clmcasino/Desktop/Tesi/thesis_project/src/components/adder.sv(21): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
	adder

} {} {}} /home/clmcasino/Desktop/Tesi/thesis_project/tbs/tb_rcaAdder/tb_rcaAdder.sv {1 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/tbs/tb_rcaAdder/tb_rcaAdder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_rcaAdder

Top level modules:
	tb_rcaAdder

} {} {}} /home/clmcasino/Desktop/Tesi/thesis_project/src/components/fullAdder.sv {1 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/src/components/fullAdder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder

Top level modules:
	fullAdder

} {} {}}
