Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jun 10 17:39:20 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (554)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1084)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (554)
--------------------------
 There are 74 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/q_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_game/u_PRNG/u_ButtonPushTimeCounter/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1084)
---------------------------------------------------
 There are 1084 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.116       -2.907                      3                 1183        0.143        0.000                      0                 1183        4.500        0.000                       0                   629  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.116       -2.907                      3                 1160        0.143        0.000                      0                 1160        4.500        0.000                       0                   629  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.947        0.000                      0                   23        1.021        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -1.116ns,  Total Violation       -2.907ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.116ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 3.928ns (37.323%)  route 6.596ns (62.677%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[4]/Q
                         net (fo=23, routed)          0.563     6.094    u_game/u_FlagGame/game_score_reg[7]_0[0]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_10/O
                         net (fo=1, routed)           0.582     6.800    u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.536     7.460    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[2]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.858 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.981    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.315 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.946     9.261    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.303     9.564 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.564    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.106    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.325 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.641    10.966    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.295    11.261 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.261    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.793 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           1.143    12.936    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.060 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=3, routed)           0.489    13.549    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.807    14.480    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.124    14.604 r  u_Text_display/u_Text_score/u_font/data_reg_i_12/O
                         net (fo=1, routed)           0.298    14.902    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.124    15.026 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/data_reg_i_1/O
                         net (fo=1, routed)           0.574    15.600    u_Text_display/u_Text_score/u_font/data_reg_3[6]
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.484    14.825    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.483    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -15.600    
  -------------------------------------------------------------------
                         slack                                 -1.116    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.357ns  (logic 3.928ns (37.927%)  route 6.429ns (62.073%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[4]/Q
                         net (fo=23, routed)          0.563     6.094    u_game/u_FlagGame/game_score_reg[7]_0[0]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_10/O
                         net (fo=1, routed)           0.582     6.800    u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.536     7.460    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[2]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.858 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.981    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.315 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.946     9.261    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.303     9.564 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.564    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.106    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.325 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.641    10.966    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.295    11.261 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.261    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.793 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           1.143    12.936    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.060 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=3, routed)           0.489    13.549    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.645    14.318    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.442 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.418    14.859    u_Text_display/u_Text_score/u_font/game_score_reg[13]
    SLICE_X57Y25         LUT6 (Prop_lut6_I2_O)        0.124    14.983 r  u_Text_display/u_Text_score/u_font/data_reg_i_2/O
                         net (fo=1, routed)           0.449    15.432    u_Text_display/u_Text_score/u_font/data_reg_i_2_n_0
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.484    14.825    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.483    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -15.432    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.842ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.250ns  (logic 3.928ns (38.323%)  route 6.322ns (61.677%))
  Logic Levels:           14  (CARRY4=6 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[4]/Q
                         net (fo=23, routed)          0.563     6.094    u_game/u_FlagGame/game_score_reg[7]_0[0]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_10/O
                         net (fo=1, routed)           0.582     6.800    u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.536     7.460    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[2]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.858 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.981    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.315 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.946     9.261    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.303     9.564 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.564    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.106    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.325 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.641    10.966    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.295    11.261 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.261    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.793 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           1.143    12.936    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X56Y25         LUT6 (Prop_lut6_I4_O)        0.124    13.060 r  u_Text_display/u_Text_score/u_font/data_reg_i_51_comp/O
                         net (fo=3, routed)           0.489    13.549    u_Text_display/u_Text_score/u_font/data_reg_i_51_n_0
    SLICE_X55Y25         LUT6 (Prop_lut6_I1_O)        0.124    13.673 r  u_Text_display/u_Text_score/u_font/data_reg_i_32/O
                         net (fo=2, routed)           0.645    14.318    u_Text_display/u_Text_score/u_font/data_reg_i_32_n_0
    SLICE_X55Y26         LUT6 (Prop_lut6_I0_O)        0.124    14.442 r  u_Text_display/u_Text_score/u_font/data_reg_i_17/O
                         net (fo=2, routed)           0.308    14.750    u_game/u_FlagGame/data_reg
    SLICE_X57Y26         LUT5 (Prop_lut5_I2_O)        0.124    14.874 r  u_game/u_FlagGame/data_reg_i_3/O
                         net (fo=1, routed)           0.451    15.325    u_Text_display/u_Text_score/u_font/data_reg_3[5]
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.484    14.825    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.483    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -15.325    
  -------------------------------------------------------------------
                         slack                                 -0.842    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/game_score_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 3.680ns (41.175%)  route 5.257ns (58.825%))
  Logic Levels:           12  (CARRY4=6 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  u_game/u_FlagGame/game_score_reg[4]/Q
                         net (fo=23, routed)          0.563     6.094    u_game/u_FlagGame/game_score_reg[7]_0[0]
    SLICE_X50Y22         LUT3 (Prop_lut3_I0_O)        0.124     6.218 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_10/O
                         net (fo=1, routed)           0.582     6.800    u_game/u_FlagGame/hundreds0__1_carry__1_i_10_n_0
    SLICE_X52Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.924 r  u_game/u_FlagGame/hundreds0__1_carry__1_i_2/O
                         net (fo=2, routed)           0.536     7.460    u_Text_display/u_Text_score/hundreds0__1_carry__2_0[2]
    SLICE_X51Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.858 r  u_Text_display/u_Text_score/hundreds0__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.858    u_Text_display/u_Text_score/hundreds0__1_carry__1_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.972 r  u_Text_display/u_Text_score/hundreds0__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.981    u_Text_display/u_Text_score/hundreds0__1_carry__2_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.315 r  u_Text_display/u_Text_score/hundreds0__1_carry__3/O[1]
                         net (fo=14, routed)          0.946     9.261    u_Text_display/u_Text_score/hundreds0__1_carry__3_n_6
    SLICE_X52Y24         LUT4 (Prop_lut4_I1_O)        0.303     9.564 r  u_Text_display/u_Text_score/hundreds0__50_carry_i_6/O
                         net (fo=1, routed)           0.000     9.564    u_Text_display/u_Text_score/hundreds0__50_carry_i_6_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.097 r  u_Text_display/u_Text_score/hundreds0__50_carry/CO[3]
                         net (fo=1, routed)           0.009    10.106    u_Text_display/u_Text_score/hundreds0__50_carry_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.325 r  u_Text_display/u_Text_score/hundreds0__50_carry__0/O[0]
                         net (fo=3, routed)           0.641    10.966    u_game/u_FlagGame/hundreds0__75_carry__1[0]
    SLICE_X53Y25         LUT4 (Prop_lut4_I1_O)        0.295    11.261 r  u_game/u_FlagGame/hundreds0__75_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.261    u_Text_display/u_Text_score/data_reg_i_24[0]
    SLICE_X53Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.793 r  u_Text_display/u_Text_score/hundreds0__75_carry__1/CO[3]
                         net (fo=9, routed)           0.718    12.511    u_Text_display/u_Text_score/u_font/data_reg_9[0]
    SLICE_X54Y25         LUT3 (Prop_lut3_I2_O)        0.124    12.635 r  u_Text_display/u_Text_score/u_font/data_reg_i_24/O
                         net (fo=3, routed)           0.666    13.302    u_game/u_FlagGame/data_reg_8
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.124    13.426 r  u_game/u_FlagGame/data_reg_i_4/O
                         net (fo=1, routed)           0.587    14.013    u_Text_display/u_Text_score/u_font/data_reg_3[4]
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.484    14.825    u_Text_display/u_Text_score/u_font/clk
    RAMB18_X2Y10         RAMB18E1                                     r  u_Text_display/u_Text_score/u_font/data_reg/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB18_X2Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.483    u_Text_display/u_Text_score/u_font/data_reg
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                         -14.013    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.793ns (42.121%)  route 5.212ns (57.879%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.964    14.137    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.436    14.777    u_game/u_color_find/clk
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[28]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.725    u_game/u_color_find/red_flag_D_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.793ns (42.121%)  route 5.212ns (57.879%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.964    14.137    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.436    14.777    u_game/u_color_find/clk
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[29]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.725    u_game/u_color_find/red_flag_D_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.793ns (42.121%)  route 5.212ns (57.879%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.964    14.137    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.436    14.777    u_game/u_color_find/clk
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[30]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.725    u_game/u_color_find/red_flag_D_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.793ns (42.121%)  route 5.212ns (57.879%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.964    14.137    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.436    14.777    u_game/u_color_find/clk
    SLICE_X49Y26         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[31]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X49Y26         FDCE (Setup_fdce_C_CE)      -0.205    14.725    u_game/u_color_find/red_flag_D_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 3.793ns (42.471%)  route 5.138ns (57.529%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.890    14.062    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y25         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.434    14.775    u_game/u_color_find/clk
    SLICE_X49Y25         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[24]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.723    u_game/u_color_find/red_flag_D_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/red_flag_D_count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 3.793ns (42.471%)  route 5.138ns (57.529%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.611     5.132    u_OV7670_VGA_Display/U_Frame_Buffer/clk
    RAMB36_X0Y8          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.004 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.069    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_10_n_1
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.494 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10/DOBDO[0]
                         net (fo=1, routed)           1.404     9.898    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_10_n_67
    SLICE_X36Y45         LUT6 (Prop_lut6_I3_O)        0.124    10.022 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.596    11.618    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Green[3]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124    11.742 r  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9/O
                         net (fo=1, routed)           0.680    12.422    u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_9_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.546 f  u_OV7670_VGA_Display/U_Frame_Buffer/red_flag_U_count[0]_i_3/O
                         net (fo=2, routed)           0.502    13.049    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_U_count_reg[0]
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.124    13.173 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/red_flag_D_count[0]_i_1/O
                         net (fo=32, routed)          0.890    14.062    u_game/u_color_find/red_flag_D_count
    SLICE_X49Y25         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.434    14.775    u_game/u_color_find/clk
    SLICE_X49Y25         FDCE                                         r  u_game/u_color_find/red_flag_D_count_reg[25]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X49Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.723    u_game/u_color_find/red_flag_D_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                         -14.062    
  -------------------------------------------------------------------
                         slack                                  0.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/rnd_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_Flag_cmd/selected_cmd_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X47Y45         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_xorshift/rnd_reg[4]/Q
                         net (fo=4, routed)           0.090     1.679    u_game/u_PRNG/u_xorshift/rnd_reg_n_0_[4]
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.724 r  u_game/u_PRNG/u_xorshift/selected_cmd[3]_i_1/O
                         net (fo=1, routed)           0.000     1.724    u_game/u_Flag_cmd/D[3]
    SLICE_X46Y45         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.834     1.961    u_game/u_Flag_cmd/clk
    SLICE_X46Y45         FDCE                                         r  u_game/u_Flag_cmd/selected_cmd_reg[3]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X46Y45         FDCE (Hold_fdce_C_D)         0.120     1.580    u_game/u_Flag_cmd/selected_cmd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/timeover_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.809%)  route 0.110ns (37.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.110     1.690    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X38Y31         LUT6 (Prop_lut6_I2_O)        0.045     1.735 r  u_game/u_FlagGame/timeover_i_1/O
                         net (fo=1, routed)           0.000     1.735    u_game/u_FlagGame/timeover_i_1_n_0
    SLICE_X38Y31         FDRE                                         r  u_game/u_FlagGame/timeover_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.823     1.950    u_game/u_FlagGame/clk
    SLICE_X38Y31         FDRE                                         r  u_game/u_FlagGame/timeover_reg/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120     1.572    u_game/u_FlagGame/timeover_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.888%)  route 0.061ns (27.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X38Y43         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u_game/u_PRNG/u_sys_counter/temp_reg[10]/Q
                         net (fo=2, routed)           0.061     1.671    u_game/u_PRNG/u_sys_counter/temp_reg[10]
    SLICE_X39Y43         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.832     1.959    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y43         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[10]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.047     1.506    u_game/u_PRNG/u_sys_counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.563     1.446    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X38Y46         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  u_game/u_PRNG/u_sys_counter/temp_reg[21]/Q
                         net (fo=2, routed)           0.061     1.671    u_game/u_PRNG/u_sys_counter/temp_reg[21]
    SLICE_X39Y46         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.832     1.959    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y46         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[21]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.047     1.506    u_game/u_PRNG/u_sys_counter/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/x_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.563     1.446    u_game/u_PRNG/u_xorshift/clk
    SLICE_X36Y46         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_xorshift/y_reg[19]/Q
                         net (fo=1, routed)           0.086     1.673    u_game/u_PRNG/u_xorshift/y[19]
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.045     1.718 r  u_game/u_PRNG/u_xorshift/x[19]_i_1/O
                         net (fo=1, routed)           0.000     1.718    u_game/u_PRNG/u_xorshift/x[19]_i_1_n_0
    SLICE_X37Y46         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.832     1.959    u_game/u_PRNG/u_xorshift/clk
    SLICE_X37Y46         FDCE                                         r  u_game/u_PRNG/u_xorshift/x_reg[19]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDCE (Hold_fdce_C_D)         0.091     1.550    u_game/u_PRNG/u_xorshift/x_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/w_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/rnd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.250%)  route 0.124ns (46.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X44Y45         FDCE                                         r  u_game/u_PRNG/u_xorshift/w_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_game/u_PRNG/u_xorshift/w_reg[9]/Q
                         net (fo=3, routed)           0.124     1.712    u_game/u_PRNG/u_xorshift/w_reg[15]_0[9]
    SLICE_X47Y44         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X47Y44         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[9]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X47Y44         FDRE (Hold_fdre_C_D)         0.075     1.538    u_game/u_PRNG/u_xorshift/rnd_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.458%)  route 0.373ns (72.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.562     1.445    u_game/u_PRNG/u_ButtonPushTimeCounter/clk
    SLICE_X35Y43         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u_game/u_PRNG/u_ButtonPushTimeCounter/d0_reg/Q
                         net (fo=3, routed)           0.373     1.959    u_game/u_PRNG/u_ButtonPushTimeCounter/d0
    SLICE_X36Y44         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.832     1.959    u_game/u_PRNG/u_ButtonPushTimeCounter/clk
    SLICE_X36Y44         FDRE                                         r  u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.070     1.780    u_game/u_PRNG/u_ButtonPushTimeCounter/d1_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/w_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/rnd_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.266%)  route 0.134ns (48.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.563     1.446    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y45         FDPE                                         r  u_game/u_PRNG/u_xorshift/w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  u_game/u_PRNG/u_xorshift/w_reg[1]/Q
                         net (fo=3, routed)           0.134     1.721    u_game/u_PRNG/u_xorshift/w_reg[15]_0[1]
    SLICE_X40Y44         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.833     1.960    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y44         FDRE                                         r  u_game/u_PRNG/u_xorshift/rnd_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.066     1.528    u_game/u_PRNG/u_xorshift/rnd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_xorshift/z_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_xorshift/y_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.564     1.447    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/z_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  u_game/u_PRNG/u_xorshift/z_reg[2]/Q
                         net (fo=1, routed)           0.061     1.636    u_game/u_PRNG/u_ButtonPushTimeCounter/y_reg[15][2]
    SLICE_X40Y48         LUT4 (Prop_lut4_I3_O)        0.099     1.735 r  u_game/u_PRNG/u_ButtonPushTimeCounter/y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.735    u_game/u_PRNG/u_xorshift/y_reg[15]_1[2]
    SLICE_X40Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.834     1.961    u_game/u_PRNG/u_xorshift/clk
    SLICE_X40Y48         FDCE                                         r  u_game/u_PRNG/u_xorshift/y_reg[2]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X40Y48         FDCE (Hold_fdce_C_D)         0.092     1.539    u_game/u_PRNG/u_xorshift/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_game/u_PRNG/u_sys_counter/temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_PRNG/u_sys_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.562     1.445    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X38Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  u_game/u_PRNG/u_sys_counter/temp_reg[1]/Q
                         net (fo=2, routed)           0.116     1.725    u_game/u_PRNG/u_sys_counter/temp_reg[1]
    SLICE_X39Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.831     1.958    u_game/u_PRNG/u_sys_counter/clk
    SLICE_X39Y41         FDRE                                         r  u_game/u_PRNG/u_sys_counter/count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X39Y41         FDRE (Hold_fdre_C_D)         0.070     1.528    u_game/u_PRNG/u_sys_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y100  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_sound_card/music/duration_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_sound_card/music/duration_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_sound_card/music/duration_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_sound_card/music/duration_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42  u_game/u_sound_card/music/duration_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y39  u_game/u_sound_card/tone/dcnt_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y22  u_game/u_FlagGame/game_score_reg[7]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25  u_game/u_FlagGame/game_score_reg[4]_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y25  u_game/u_FlagGame/game_score_reg[7]_replica_3/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y21  u_game/u_FlagGame/game_score_reg[6]_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y26  u_game/u_color_find/USER_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y26  u_game/u_color_find/USER_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y21  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y21  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X46Y33  u_fndController/U_Clk_Div_1Khz/div_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X47Y33  u_fndController/U_Clk_Div_1Khz/div_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.608ns (18.053%)  route 2.760ns (81.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          2.071     8.443    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y23         FDCE (Recov_fdce_C_CLR)     -0.613    14.390    u_game/u_FlagGame/game_score_reg[0]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             5.947ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.608ns (18.053%)  route 2.760ns (81.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          2.071     8.443    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X53Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X53Y23         FDCE (Recov_fdce_C_CLR)     -0.613    14.390    u_game/u_FlagGame/game_score_reg[1]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  5.947    

Slack (MET) :             6.033ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.608ns (18.053%)  route 2.760ns (81.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          2.071     8.443    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X52Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.437    14.778    u_game/u_FlagGame/clk
    SLICE_X52Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica_2/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y23         FDCE (Recov_fdce_C_CLR)     -0.527    14.476    u_game/u_FlagGame/game_score_reg[7]_replica_2
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.033    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.608ns (19.982%)  route 2.435ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.745     8.118    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.613    14.388    u_game/u_FlagGame/game_score_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.270ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.608ns (19.982%)  route 2.435ns (80.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.745     8.118    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X53Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[8]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X53Y24         FDCE (Recov_fdce_C_CLR)     -0.613    14.388    u_game/u_FlagGame/game_score_reg[8]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.118    
  -------------------------------------------------------------------
                         slack                                  6.270    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.608ns (20.062%)  route 2.423ns (79.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.733     8.106    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[3]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.608ns (20.062%)  route 2.423ns (79.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.733     8.106    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X53Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.438    14.779    u_game/u_FlagGame/clk
    SLICE_X53Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[9]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X53Y22         FDCE (Recov_fdce_C_CLR)     -0.613    14.391    u_game/u_FlagGame/game_score_reg[9]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.608ns (20.176%)  route 2.405ns (79.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.716     8.089    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y21         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.440    14.781    u_game/u_FlagGame/clk
    SLICE_X51Y21         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]_replica/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y21         FDCE (Recov_fdce_C_CLR)     -0.613    14.393    u_game/u_FlagGame/game_score_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.304ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.608ns (20.204%)  route 2.401ns (79.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.712     8.085    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y23         FDCE                                         f  u_game/u_FlagGame/game_score_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.436    14.777    u_game/u_FlagGame/clk
    SLICE_X48Y23         FDCE                                         r  u_game/u_FlagGame/game_score_reg[12]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X48Y23         FDCE (Recov_fdce_C_CLR)     -0.613    14.389    u_game/u_FlagGame/game_score_reg[12]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                  6.304    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.029ns  (logic 0.608ns (20.071%)  route 2.421ns (79.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.554     5.075    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDPE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDPE (Prop_fdpe_C_Q)         0.456     5.531 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[1]/Q
                         net (fo=5, routed)           0.689     6.221    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[1]
    SLICE_X39Y31         LUT3 (Prop_lut3_I1_O)        0.152     6.373 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          1.732     8.105    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y24         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         1.435    14.776    u_game/u_FlagGame/clk
    SLICE_X50Y24         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X50Y24         FDCE (Recov_fdce_C_CLR)     -0.527    14.474    u_game/u_FlagGame/game_score_reg[6]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  6.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.803%)  route 0.708ns (79.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.478     2.333    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.822     1.949    u_game/u_FlagGame/clk
    SLICE_X51Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[11]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X51Y26         FDCE (Remov_fdce_C_CLR)     -0.159     1.312    u_game/u_FlagGame/game_score_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.186ns (18.226%)  route 0.835ns (81.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.605     2.460    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X48Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[13]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X48Y25         FDCE (Remov_fdce_C_CLR)     -0.159     1.310    u_game/u_FlagGame/game_score_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[4]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.186ns (18.226%)  route 0.835ns (81.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.605     2.460    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[4]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X48Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[4]_replica/C
                         clock pessimism             -0.478     1.469    
    SLICE_X48Y25         FDCE (Remov_fdce_C_CLR)     -0.159     1.310    u_game/u_FlagGame/game_score_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica_3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.186ns (18.226%)  route 0.835ns (81.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.605     2.460    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.820     1.947    u_game/u_FlagGame/clk
    SLICE_X48Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica_3/C
                         clock pessimism             -0.478     1.469    
    SLICE_X48Y25         FDCE (Remov_fdce_C_CLR)     -0.159     1.310    u_game/u_FlagGame/game_score_reg[7]_replica_3
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.186ns (18.088%)  route 0.842ns (81.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.612     2.467    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X48Y26         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X48Y26         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]_replica_1/C
                         clock pessimism             -0.478     1.470    
    SLICE_X48Y26         FDCE (Remov_fdce_C_CLR)     -0.159     1.311    u_game/u_FlagGame/game_score_reg[5]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.192ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[7]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.677     2.532    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X50Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[7]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X50Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[7]_replica/C
                         clock pessimism             -0.478     1.473    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.134     1.339    u_game/u_FlagGame/game_score_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.207ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.186ns (17.230%)  route 0.893ns (82.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.664     2.519    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y25         FDCE                                         f  u_game/u_FlagGame/game_score_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.821     1.948    u_game/u_FlagGame/clk
    SLICE_X51Y25         FDCE                                         r  u_game/u_FlagGame/game_score_reg[5]/C
                         clock pessimism             -0.478     1.470    
    SLICE_X51Y25         FDCE (Remov_fdce_C_CLR)     -0.159     1.311    u_game/u_FlagGame/game_score_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.212ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[6]_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.086ns  (logic 0.186ns (17.133%)  route 0.900ns (82.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.670     2.525    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X49Y27         FDCE                                         f  u_game/u_FlagGame/game_score_reg[6]_replica_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.823     1.950    u_game/u_FlagGame/clk
    SLICE_X49Y27         FDCE                                         r  u_game/u_FlagGame/game_score_reg[6]_replica_1/C
                         clock pessimism             -0.478     1.472    
    SLICE_X49Y27         FDCE (Remov_fdce_C_CLR)     -0.159     1.313    u_game/u_FlagGame/game_score_reg[6]_replica_1
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  1.212    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.677     2.532    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[10]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.159     1.314    u_game/u_FlagGame/game_score_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/game_score_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.186ns (17.026%)  route 0.906ns (82.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.556     1.439    u_game/u_FlagGame/clk
    SLICE_X39Y31         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  u_game/u_FlagGame/FSM_onehot_game_state_reg[0]/Q
                         net (fo=9, routed)           0.230     1.810    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[0]
    SLICE_X39Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.855 f  u_game/u_FlagGame/game_count[31]_i_1/O
                         net (fo=55, routed)          0.677     2.532    u_game/u_FlagGame/game_count[31]_i_1_n_0
    SLICE_X51Y22         FDCE                                         f  u_game/u_FlagGame/game_score_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=628, routed)         0.824     1.951    u_game/u_FlagGame/clk
    SLICE_X51Y22         FDCE                                         r  u_game/u_FlagGame/game_score_reg[2]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X51Y22         FDCE (Remov_fdce_C_CLR)     -0.159     1.314    u_game/u_FlagGame/game_score_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  1.217    





