{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703062785594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703062785602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 09:59:45 2023 " "Processing started: Wed Dec 20 09:59:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703062785602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062785602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compas -c compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off compas -c compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062785602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703062787370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703062787370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/synthesis/compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-rtl " "Found design unit 1: compas-rtl" {  } { { "compas/synthesis/compas.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796928 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas/synthesis/compas.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/compas.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062796928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "compas/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062796955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "compas/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062796965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_irq_mapper " "Found entity 1: compas_irq_mapper" {  } { { "compas/synthesis/submodules/compas_irq_mapper.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062796978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0 " "Found entity 1: compas_mm_interconnect_0" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062796995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062796995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_avalon_st_adapter " "Found entity 1: compas_mm_interconnect_0_avalon_st_adapter" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_mux_001 " "Found entity 1: compas_mm_interconnect_0_rsp_mux_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797054 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "compas/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_mux " "Found entity 1: compas_mm_interconnect_0_rsp_mux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_rsp_demux " "Found entity 1: compas_mm_interconnect_0_rsp_demux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_mux_002 " "Found entity 1: compas_mm_interconnect_0_cmd_mux_002" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_mux " "Found entity 1: compas_mm_interconnect_0_cmd_mux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_demux_001 " "Found entity 1: compas_mm_interconnect_0_cmd_demux_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_cmd_demux " "Found entity 1: compas_mm_interconnect_0_cmd_demux" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797124 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_004_default_decode " "Found entity 1: compas_mm_interconnect_0_router_004_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797134 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_004 " "Found entity 2: compas_mm_interconnect_0_router_004" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_002_default_decode " "Found entity 1: compas_mm_interconnect_0_router_002_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797167 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_002 " "Found entity 2: compas_mm_interconnect_0_router_002" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_001_default_decode " "Found entity 1: compas_mm_interconnect_0_router_001_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797181 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router_001 " "Found entity 2: compas_mm_interconnect_0_router_001" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797181 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel compas_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel compas_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at compas_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1703062797191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compas_mm_interconnect_0_router_default_decode " "Found entity 1: compas_mm_interconnect_0_router_default_decode" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797191 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_mm_interconnect_0_router " "Found entity 2: compas_mm_interconnect_0_router" {  } { { "compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "compas/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "compas/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "compas/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "compas/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "compas/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_sysid " "Found entity 1: compas_sysid" {  } { { "compas/synthesis/submodules/compas_sysid.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0 " "Found entity 1: compas_nios2_gen2_0" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: compas_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: compas_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "3 compas_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: compas_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "4 compas_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: compas_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "5 compas_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: compas_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "6 compas_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: compas_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "7 compas_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: compas_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "8 compas_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: compas_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "9 compas_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: compas_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "10 compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: compas_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "11 compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: compas_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "12 compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: compas_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "13 compas_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: compas_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "14 compas_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: compas_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "15 compas_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: compas_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "16 compas_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: compas_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "17 compas_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: compas_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "18 compas_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: compas_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "19 compas_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: compas_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "20 compas_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: compas_nios2_gen2_0_cpu_nios2_oci" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""} { "Info" "ISGN_ENTITY_NAME" "21 compas_nios2_gen2_0_cpu " "Found entity 21: compas_nios2_gen2_0_cpu" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: compas_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_nios2_gen2_0_cpu_test_bench " "Found entity 1: compas_nios2_gen2_0_cpu_test_bench" {  } { { "compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_memory " "Found entity 1: compas_memory" {  } { { "compas/synthesis/submodules/compas_memory.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_leds " "Found entity 1: compas_leds" {  } { { "compas/synthesis/submodules/compas_leds.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file compas/synthesis/submodules/compas_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_jtag_uart_0_sim_scfifo_w " "Found entity 1: compas_jtag_uart_0_sim_scfifo_w" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797442 ""} { "Info" "ISGN_ENTITY_NAME" "2 compas_jtag_uart_0_scfifo_w " "Found entity 2: compas_jtag_uart_0_scfifo_w" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797442 ""} { "Info" "ISGN_ENTITY_NAME" "3 compas_jtag_uart_0_sim_scfifo_r " "Found entity 3: compas_jtag_uart_0_sim_scfifo_r" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797442 ""} { "Info" "ISGN_ENTITY_NAME" "4 compas_jtag_uart_0_scfifo_r " "Found entity 4: compas_jtag_uart_0_scfifo_r" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797442 ""} { "Info" "ISGN_ENTITY_NAME" "5 compas_jtag_uart_0 " "Found entity 5: compas_jtag_uart_0" {  } { { "compas/synthesis/submodules/compas_jtag_uart_0.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/synthesis/submodules/compas_input_angle.v 1 1 " "Found 1 design units, including 1 entities, in source file compas/synthesis/submodules/compas_input_angle.v" { { "Info" "ISGN_ENTITY_NAME" "1 compas_input_angle " "Found entity 1: compas_input_angle" {  } { { "compas/synthesis/submodules/compas_input_angle.v" "" { Text "E:/TP_VHDL/compasnios5/compas/synthesis/submodules/compas_input_angle.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797454 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"(\", or an identifier, or  unary operator traitement.vhd(67) " "VHDL Syntax error at traitement.vhd(67): experienced unexpected end-of-file ;  expecting \"(\", or an identifier, or  unary operator" {  } { { "compas/traitement.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/traitement.vhd" 67 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/traitement.vhd 0 0 " "Found 0 design units, including 0 entities, in source file compas/traitement.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797469 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "compas/top.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/my_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file compas/my_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_lib " "Found design unit 1: my_lib" {  } { { "compas/my_lib.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/my_lib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/maylib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file compas/maylib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maylib " "Found design unit 1: maylib" {  } { { "compas/maylib.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/maylib.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/gestionnaire.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/gestionnaire.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gestionnaire-bdf_type " "Found design unit 1: gestionnaire-bdf_type" {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797482 ""} { "Info" "ISGN_ENTITY_NAME" "1 gestionnaire " "Found entity 1: gestionnaire" {  } { { "compas/gestionnaire.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/gestionnaire.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/diviseur_100u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/diviseur_100u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur_100u-ar_diviseur " "Found design unit 1: diviseur_100u-ar_diviseur" {  } { { "compas/diviseur_100u.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_100u.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797491 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur_100u " "Found entity 1: diviseur_100u" {  } { { "compas/diviseur_100u.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_100u.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/diviseur_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/diviseur_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diviseur_1s-ar_diviseur " "Found design unit 1: diviseur_1s-ar_diviseur" {  } { { "compas/diviseur_1s.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_1s.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797501 ""} { "Info" "ISGN_ENTITY_NAME" "1 diviseur_1s " "Found entity 1: diviseur_1s" {  } { { "compas/diviseur_1s.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/diviseur_1s.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas/compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas/compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-ar_compteur " "Found design unit 1: compteur-ar_compteur" {  } { { "compas/compteur.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/compteur.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797501 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compas/compteur.vhd" "" { Text "E:/TP_VHDL/compasnios5/compas/compteur.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703062797501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797501 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/TP_VHDL/compasnios5/output_files/compas.map.smsg " "Generated suppressed messages file E:/TP_VHDL/compasnios5/output_files/compas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062797577 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703062798898 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 20 09:59:58 2023 " "Processing ended: Wed Dec 20 09:59:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703062798898 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703062798898 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703062798898 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062798898 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703062799553 ""}
