-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity knn_vote is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    knn_set_0_0_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_0_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_0_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_0_3_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_1_3_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_2_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_2_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_2_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_0_2_3_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_0_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_0_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_0_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_1_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_1_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_1_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_2_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_2_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_1_2_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_0_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_0_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_0_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_1_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_1_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_1_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_2_0_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_2_1_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    knn_set_2_2_2_V_r : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (3 downto 0) );
end;


architecture behav of knn_vote is 
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_96 : STD_LOGIC_VECTOR (7 downto 0) := "10010110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal sum_distances_1_min_s_fu_304_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_s_reg_752 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sum_distances_1_2_fu_334_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_2_reg_757 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_1_fu_340_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_1_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_distances_2_2_fu_368_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_2_2_reg_768 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_3_2_fu_396_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_3_2_reg_774 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_4_2_fu_424_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_4_2_reg_780 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_4_2_reg_780 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_5_2_fu_452_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_5_2_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_5_2_reg_786 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_6_2_fu_480_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_6_2_reg_792 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_6_2_reg_792 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_sum_distances_6_2_reg_792 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_7_2_fu_508_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_7_2_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_7_2_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_sum_distances_7_2_reg_798 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_8_2_fu_536_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_8_2_reg_804 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_8_2_reg_804 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_sum_distances_8_2_reg_804 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_9_2_fu_564_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_9_2_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter1_sum_distances_9_2_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_pp0_iter2_sum_distances_9_2_reg_810 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_3_fu_592_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_3_reg_815 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_616_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_reg_821 : STD_LOGIC_VECTOR (1 downto 0);
    signal sum_distances_1_min_5_fu_639_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_5_reg_826 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_6_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_6_reg_831 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_668_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_reg_837 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_8_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_8_reg_842 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_9_reg_847 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_723_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_3_reg_853 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_1_0_2_cast_fu_278_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_cast_fu_270_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp30_fu_282_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_0_1_cast_fu_274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp30_cast_fu_288_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_0_2_fu_292_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_1_2_cast_fu_320_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_1_cast_fu_312_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp31_fu_324_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_1_1_cast_fu_316_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp31_cast_fu_330_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_2_2_cast_fu_354_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_2_cast_fu_346_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp32_fu_358_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_2_1_cast_fu_350_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp32_cast_fu_364_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_3_2_cast_fu_382_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_3_cast_fu_374_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp33_fu_386_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_3_1_cast_fu_378_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp33_cast_fu_392_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_4_2_cast_fu_410_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_4_cast_fu_402_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp34_fu_414_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_4_1_cast_fu_406_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp34_cast_fu_420_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_5_2_cast_fu_438_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_5_cast_fu_430_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp35_fu_442_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_5_1_cast_fu_434_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp35_cast_fu_448_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_6_2_cast_fu_466_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_6_cast_fu_458_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp36_fu_470_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_6_1_cast_fu_462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp36_cast_fu_476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_7_2_cast_fu_494_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_7_cast_fu_486_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp37_fu_498_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_7_1_cast_fu_490_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp37_cast_fu_504_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_8_2_cast_fu_522_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_8_cast_fu_514_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp38_fu_526_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_8_1_cast_fu_518_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp38_cast_fu_532_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_9_2_cast_fu_550_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_9_cast_fu_542_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp39_fu_554_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_9_1_cast_fu_546_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp39_cast_fu_560_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_1_fu_570_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_2_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_distances_1_min_2_fu_580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_3_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_602_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_cast_fu_599_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_4_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_distances_1_min_4_fu_628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_5_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_662_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_654_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_7_cast_fu_651_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_distances_1_min_6_fu_676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_7_fu_681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_distances_1_min_7_fu_686_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_distances_1_min_8_fu_698_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_cast_cast_fu_710_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_733_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_10_cast_fu_730_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal knn_set_0_0_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_0_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_0_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_0_3_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_1_3_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_2_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_2_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_2_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_0_2_3_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_0_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_0_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_0_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_1_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_1_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_1_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_2_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_2_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_1_2_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_0_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_0_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_0_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_1_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_1_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_1_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_2_0_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_2_1_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal knn_set_2_2_2_V_r_int_reg : STD_LOGIC_VECTOR (5 downto 0);


begin




    knn_set_0_0_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_0_0_V_r_int_reg <= knn_set_0_0_0_V_r;
        end if;
    end process;

    knn_set_0_0_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_0_1_V_r_int_reg <= knn_set_0_0_1_V_r;
        end if;
    end process;

    knn_set_0_0_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_0_2_V_r_int_reg <= knn_set_0_0_2_V_r;
        end if;
    end process;

    knn_set_0_0_3_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_0_3_V_r_int_reg <= knn_set_0_0_3_V_r;
        end if;
    end process;

    knn_set_0_1_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_1_0_V_r_int_reg <= knn_set_0_1_0_V_r;
        end if;
    end process;

    knn_set_0_1_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_1_1_V_r_int_reg <= knn_set_0_1_1_V_r;
        end if;
    end process;

    knn_set_0_1_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_1_2_V_r_int_reg <= knn_set_0_1_2_V_r;
        end if;
    end process;

    knn_set_0_1_3_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_1_3_V_r_int_reg <= knn_set_0_1_3_V_r;
        end if;
    end process;

    knn_set_0_2_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_2_0_V_r_int_reg <= knn_set_0_2_0_V_r;
        end if;
    end process;

    knn_set_0_2_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_2_1_V_r_int_reg <= knn_set_0_2_1_V_r;
        end if;
    end process;

    knn_set_0_2_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_2_2_V_r_int_reg <= knn_set_0_2_2_V_r;
        end if;
    end process;

    knn_set_0_2_3_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_0_2_3_V_r_int_reg <= knn_set_0_2_3_V_r;
        end if;
    end process;

    knn_set_1_0_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_0_0_V_r_int_reg <= knn_set_1_0_0_V_r;
        end if;
    end process;

    knn_set_1_0_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_0_1_V_r_int_reg <= knn_set_1_0_1_V_r;
        end if;
    end process;

    knn_set_1_0_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_0_2_V_r_int_reg <= knn_set_1_0_2_V_r;
        end if;
    end process;

    knn_set_1_1_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_1_0_V_r_int_reg <= knn_set_1_1_0_V_r;
        end if;
    end process;

    knn_set_1_1_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_1_1_V_r_int_reg <= knn_set_1_1_1_V_r;
        end if;
    end process;

    knn_set_1_1_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_1_2_V_r_int_reg <= knn_set_1_1_2_V_r;
        end if;
    end process;

    knn_set_1_2_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_2_0_V_r_int_reg <= knn_set_1_2_0_V_r;
        end if;
    end process;

    knn_set_1_2_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_2_1_V_r_int_reg <= knn_set_1_2_1_V_r;
        end if;
    end process;

    knn_set_1_2_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_1_2_2_V_r_int_reg <= knn_set_1_2_2_V_r;
        end if;
    end process;

    knn_set_2_0_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_0_0_V_r_int_reg <= knn_set_2_0_0_V_r;
        end if;
    end process;

    knn_set_2_0_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_0_1_V_r_int_reg <= knn_set_2_0_1_V_r;
        end if;
    end process;

    knn_set_2_0_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_0_2_V_r_int_reg <= knn_set_2_0_2_V_r;
        end if;
    end process;

    knn_set_2_1_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_1_0_V_r_int_reg <= knn_set_2_1_0_V_r;
        end if;
    end process;

    knn_set_2_1_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_1_1_V_r_int_reg <= knn_set_2_1_1_V_r;
        end if;
    end process;

    knn_set_2_1_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_1_2_V_r_int_reg <= knn_set_2_1_2_V_r;
        end if;
    end process;

    knn_set_2_2_0_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_2_0_V_r_int_reg <= knn_set_2_2_0_V_r;
        end if;
    end process;

    knn_set_2_2_1_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_2_1_V_r_int_reg <= knn_set_2_2_1_V_r;
        end if;
    end process;

    knn_set_2_2_2_V_r_int_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            knn_set_2_2_2_V_r_int_reg <= knn_set_2_2_2_V_r;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_reg_pp0_iter1_sum_distances_4_2_reg_780 <= sum_distances_4_2_reg_780;
                ap_reg_pp0_iter1_sum_distances_5_2_reg_786 <= sum_distances_5_2_reg_786;
                ap_reg_pp0_iter1_sum_distances_6_2_reg_792 <= sum_distances_6_2_reg_792;
                ap_reg_pp0_iter1_sum_distances_7_2_reg_798 <= sum_distances_7_2_reg_798;
                ap_reg_pp0_iter1_sum_distances_8_2_reg_804 <= sum_distances_8_2_reg_804;
                ap_reg_pp0_iter1_sum_distances_9_2_reg_810 <= sum_distances_9_2_reg_810;
                ap_reg_pp0_iter2_sum_distances_6_2_reg_792 <= ap_reg_pp0_iter1_sum_distances_6_2_reg_792;
                ap_reg_pp0_iter2_sum_distances_7_2_reg_798 <= ap_reg_pp0_iter1_sum_distances_7_2_reg_798;
                ap_reg_pp0_iter2_sum_distances_8_2_reg_804 <= ap_reg_pp0_iter1_sum_distances_8_2_reg_804;
                ap_reg_pp0_iter2_sum_distances_9_2_reg_810 <= ap_reg_pp0_iter1_sum_distances_9_2_reg_810;
                sum_distances_1_2_reg_757 <= sum_distances_1_2_fu_334_p2;
                sum_distances_1_min_3_reg_815 <= sum_distances_1_min_3_fu_592_p3;
                sum_distances_1_min_5_reg_826 <= sum_distances_1_min_5_fu_639_p3;
                sum_distances_1_min_s_reg_752 <= sum_distances_1_min_s_fu_304_p3;
                sum_distances_2_2_reg_768 <= sum_distances_2_2_fu_368_p2;
                sum_distances_3_2_reg_774 <= sum_distances_3_2_fu_396_p2;
                sum_distances_4_2_reg_780 <= sum_distances_4_2_fu_424_p2;
                sum_distances_5_2_reg_786 <= sum_distances_5_2_fu_452_p2;
                sum_distances_6_2_reg_792 <= sum_distances_6_2_fu_480_p2;
                sum_distances_7_2_reg_798 <= sum_distances_7_2_fu_508_p2;
                sum_distances_8_2_reg_804 <= sum_distances_8_2_fu_536_p2;
                sum_distances_9_2_reg_810 <= sum_distances_9_2_fu_564_p2;
                tmp_2_reg_837 <= tmp_2_fu_668_p3;
                tmp_3_reg_853 <= tmp_3_fu_723_p3;
                tmp_7_reg_821 <= tmp_7_fu_616_p3;
                tmp_8_1_reg_762 <= tmp_8_1_fu_340_p2;
                tmp_8_6_reg_831 <= tmp_8_6_fu_646_p2;
                tmp_8_8_reg_842 <= tmp_8_8_fu_693_p2;
                tmp_8_9_reg_847 <= tmp_8_9_fu_705_p2;
            end if;
        end if;
    end process;
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        tmp_1_fu_733_p3 when (tmp_10_fu_740_p2(0) = '1') else 
        tmp_10_cast_fu_730_p1;
    sum_distances_0_2_fu_292_p2 <= std_logic_vector(unsigned(tmp_1_0_1_cast_fu_274_p1) + unsigned(tmp30_cast_fu_288_p1));
    sum_distances_1_2_fu_334_p2 <= std_logic_vector(unsigned(tmp_1_1_1_cast_fu_316_p1) + unsigned(tmp31_cast_fu_330_p1));
    sum_distances_1_min_1_fu_570_p3 <= 
        sum_distances_1_2_reg_757 when (tmp_8_1_reg_762(0) = '1') else 
        sum_distances_1_min_s_reg_752;
    sum_distances_1_min_2_fu_580_p3 <= 
        sum_distances_2_2_reg_768 when (tmp_8_2_fu_575_p2(0) = '1') else 
        sum_distances_1_min_1_fu_570_p3;
    sum_distances_1_min_3_fu_592_p3 <= 
        sum_distances_3_2_reg_774 when (tmp_8_3_fu_587_p2(0) = '1') else 
        sum_distances_1_min_2_fu_580_p3;
    sum_distances_1_min_4_fu_628_p3 <= 
        ap_reg_pp0_iter1_sum_distances_4_2_reg_780 when (tmp_8_4_fu_624_p2(0) = '1') else 
        sum_distances_1_min_3_reg_815;
    sum_distances_1_min_5_fu_639_p3 <= 
        ap_reg_pp0_iter1_sum_distances_5_2_reg_786 when (tmp_8_5_fu_634_p2(0) = '1') else 
        sum_distances_1_min_4_fu_628_p3;
    sum_distances_1_min_6_fu_676_p3 <= 
        ap_reg_pp0_iter2_sum_distances_6_2_reg_792 when (tmp_8_6_reg_831(0) = '1') else 
        sum_distances_1_min_5_reg_826;
    sum_distances_1_min_7_fu_686_p3 <= 
        ap_reg_pp0_iter2_sum_distances_7_2_reg_798 when (tmp_8_7_fu_681_p2(0) = '1') else 
        sum_distances_1_min_6_fu_676_p3;
    sum_distances_1_min_8_fu_698_p3 <= 
        ap_reg_pp0_iter2_sum_distances_8_2_reg_804 when (tmp_8_8_fu_693_p2(0) = '1') else 
        sum_distances_1_min_7_fu_686_p3;
    sum_distances_1_min_s_fu_304_p3 <= 
        sum_distances_0_2_fu_292_p2 when (tmp_8_fu_298_p2(0) = '1') else 
        ap_const_lv8_96;
    sum_distances_2_2_fu_368_p2 <= std_logic_vector(unsigned(tmp_1_2_1_cast_fu_350_p1) + unsigned(tmp32_cast_fu_364_p1));
    sum_distances_3_2_fu_396_p2 <= std_logic_vector(unsigned(tmp_1_3_1_cast_fu_378_p1) + unsigned(tmp33_cast_fu_392_p1));
    sum_distances_4_2_fu_424_p2 <= std_logic_vector(unsigned(tmp_1_4_1_cast_fu_406_p1) + unsigned(tmp34_cast_fu_420_p1));
    sum_distances_5_2_fu_452_p2 <= std_logic_vector(unsigned(tmp_1_5_1_cast_fu_434_p1) + unsigned(tmp35_cast_fu_448_p1));
    sum_distances_6_2_fu_480_p2 <= std_logic_vector(unsigned(tmp_1_6_1_cast_fu_462_p1) + unsigned(tmp36_cast_fu_476_p1));
    sum_distances_7_2_fu_508_p2 <= std_logic_vector(unsigned(tmp_1_7_1_cast_fu_490_p1) + unsigned(tmp37_cast_fu_504_p1));
    sum_distances_8_2_fu_536_p2 <= std_logic_vector(unsigned(tmp_1_8_1_cast_fu_518_p1) + unsigned(tmp38_cast_fu_532_p1));
    sum_distances_9_2_fu_564_p2 <= std_logic_vector(unsigned(tmp_1_9_1_cast_fu_546_p1) + unsigned(tmp39_cast_fu_560_p1));
    tmp30_cast_fu_288_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp30_fu_282_p2),8));
    tmp30_fu_282_p2 <= std_logic_vector(unsigned(tmp_1_0_2_cast_fu_278_p1) + unsigned(tmp_1_cast_fu_270_p1));
    tmp31_cast_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp31_fu_324_p2),8));
    tmp31_fu_324_p2 <= std_logic_vector(unsigned(tmp_1_1_2_cast_fu_320_p1) + unsigned(tmp_1_1_cast_fu_312_p1));
    tmp32_cast_fu_364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp32_fu_358_p2),8));
    tmp32_fu_358_p2 <= std_logic_vector(unsigned(tmp_1_2_2_cast_fu_354_p1) + unsigned(tmp_1_2_cast_fu_346_p1));
    tmp33_cast_fu_392_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp33_fu_386_p2),8));
    tmp33_fu_386_p2 <= std_logic_vector(unsigned(tmp_1_3_2_cast_fu_382_p1) + unsigned(tmp_1_3_cast_fu_374_p1));
    tmp34_cast_fu_420_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp34_fu_414_p2),8));
    tmp34_fu_414_p2 <= std_logic_vector(unsigned(tmp_1_4_2_cast_fu_410_p1) + unsigned(tmp_1_4_cast_fu_402_p1));
    tmp35_cast_fu_448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp35_fu_442_p2),8));
    tmp35_fu_442_p2 <= std_logic_vector(unsigned(tmp_1_5_2_cast_fu_438_p1) + unsigned(tmp_1_5_cast_fu_430_p1));
    tmp36_cast_fu_476_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp36_fu_470_p2),8));
    tmp36_fu_470_p2 <= std_logic_vector(unsigned(tmp_1_6_2_cast_fu_466_p1) + unsigned(tmp_1_6_cast_fu_458_p1));
    tmp37_cast_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp37_fu_498_p2),8));
    tmp37_fu_498_p2 <= std_logic_vector(unsigned(tmp_1_7_2_cast_fu_494_p1) + unsigned(tmp_1_7_cast_fu_486_p1));
    tmp38_cast_fu_532_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp38_fu_526_p2),8));
    tmp38_fu_526_p2 <= std_logic_vector(unsigned(tmp_1_8_2_cast_fu_522_p1) + unsigned(tmp_1_8_cast_fu_514_p1));
    tmp39_cast_fu_560_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp39_fu_554_p2),8));
    tmp39_fu_554_p2 <= std_logic_vector(unsigned(tmp_1_9_2_cast_fu_550_p1) + unsigned(tmp_1_9_cast_fu_542_p1));
    tmp_10_cast_fu_730_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_reg_853),4));
    tmp_10_fu_740_p2 <= (tmp_8_9_reg_847 or tmp_8_8_reg_842);
    tmp_1_0_1_cast_fu_274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_1_0_V_r_int_reg),8));
    tmp_1_0_2_cast_fu_278_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_2_0_V_r_int_reg),7));
    tmp_1_1_1_cast_fu_316_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_1_0_V_r_int_reg),8));
    tmp_1_1_2_cast_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_2_0_V_r_int_reg),7));
    tmp_1_1_cast_fu_312_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_0_0_V_r_int_reg),7));
    tmp_1_2_1_cast_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_1_0_V_r_int_reg),8));
    tmp_1_2_2_cast_fu_354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_2_0_V_r_int_reg),7));
    tmp_1_2_cast_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_0_0_V_r_int_reg),7));
    tmp_1_3_1_cast_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_1_1_V_r_int_reg),8));
    tmp_1_3_2_cast_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_2_1_V_r_int_reg),7));
    tmp_1_3_cast_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_0_1_V_r_int_reg),7));
    tmp_1_4_1_cast_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_1_1_V_r_int_reg),8));
    tmp_1_4_2_cast_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_2_1_V_r_int_reg),7));
    tmp_1_4_cast_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_0_1_V_r_int_reg),7));
    tmp_1_5_1_cast_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_1_1_V_r_int_reg),8));
    tmp_1_5_2_cast_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_2_1_V_r_int_reg),7));
    tmp_1_5_cast_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_0_1_V_r_int_reg),7));
    tmp_1_6_1_cast_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_1_2_V_r_int_reg),8));
    tmp_1_6_2_cast_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_2_2_V_r_int_reg),7));
    tmp_1_6_cast_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_0_2_V_r_int_reg),7));
    tmp_1_7_1_cast_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_1_2_V_r_int_reg),8));
    tmp_1_7_2_cast_fu_494_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_2_2_V_r_int_reg),7));
    tmp_1_7_cast_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_1_0_2_V_r_int_reg),7));
    tmp_1_8_1_cast_fu_518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_1_2_V_r_int_reg),8));
    tmp_1_8_2_cast_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_2_2_V_r_int_reg),7));
    tmp_1_8_cast_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_2_0_2_V_r_int_reg),7));
    tmp_1_9_1_cast_fu_546_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_1_3_V_r_int_reg),8));
    tmp_1_9_2_cast_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_2_3_V_r_int_reg),7));
    tmp_1_9_cast_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_0_3_V_r_int_reg),7));
    tmp_1_cast_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(knn_set_0_0_0_V_r_int_reg),7));
    tmp_1_fu_733_p3 <= 
        ap_const_lv4_9 when (tmp_8_9_reg_847(0) = '1') else 
        ap_const_lv4_8;
    tmp_2_fu_668_p3 <= 
        tmp_9_fu_654_p3 when (tmp_s_fu_662_p2(0) = '1') else 
        tmp_7_cast_fu_651_p1;
    tmp_3_cast_cast_fu_710_p3 <= 
        ap_const_lv3_7 when (tmp_8_7_fu_681_p2(0) = '1') else 
        ap_const_lv3_6;
    tmp_3_fu_723_p3 <= 
        tmp_3_cast_cast_fu_710_p3 when (tmp_4_fu_718_p2(0) = '1') else 
        tmp_2_reg_837;
    tmp_4_fu_718_p2 <= (tmp_8_7_fu_681_p2 or tmp_8_6_reg_831);
    tmp_5_fu_602_p3 <= 
        ap_const_lv2_3 when (tmp_8_3_fu_587_p2(0) = '1') else 
        ap_const_lv2_2;
    tmp_6_fu_610_p2 <= (tmp_8_3_fu_587_p2 or tmp_8_2_fu_575_p2);
    tmp_7_cast_fu_651_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_821),3));
    tmp_7_fu_616_p3 <= 
        tmp_5_fu_602_p3 when (tmp_6_fu_610_p2(0) = '1') else 
        tmp_cast_fu_599_p1;
    tmp_8_1_fu_340_p2 <= "1" when (unsigned(sum_distances_1_2_fu_334_p2) < unsigned(sum_distances_1_min_s_fu_304_p3)) else "0";
    tmp_8_2_fu_575_p2 <= "1" when (unsigned(sum_distances_2_2_reg_768) < unsigned(sum_distances_1_min_1_fu_570_p3)) else "0";
    tmp_8_3_fu_587_p2 <= "1" when (unsigned(sum_distances_3_2_reg_774) < unsigned(sum_distances_1_min_2_fu_580_p3)) else "0";
    tmp_8_4_fu_624_p2 <= "1" when (unsigned(ap_reg_pp0_iter1_sum_distances_4_2_reg_780) < unsigned(sum_distances_1_min_3_reg_815)) else "0";
    tmp_8_5_fu_634_p2 <= "1" when (unsigned(ap_reg_pp0_iter1_sum_distances_5_2_reg_786) < unsigned(sum_distances_1_min_4_fu_628_p3)) else "0";
    tmp_8_6_fu_646_p2 <= "1" when (unsigned(ap_reg_pp0_iter1_sum_distances_6_2_reg_792) < unsigned(sum_distances_1_min_5_fu_639_p3)) else "0";
    tmp_8_7_fu_681_p2 <= "1" when (unsigned(ap_reg_pp0_iter2_sum_distances_7_2_reg_798) < unsigned(sum_distances_1_min_6_fu_676_p3)) else "0";
    tmp_8_8_fu_693_p2 <= "1" when (unsigned(ap_reg_pp0_iter2_sum_distances_8_2_reg_804) < unsigned(sum_distances_1_min_7_fu_686_p3)) else "0";
    tmp_8_9_fu_705_p2 <= "1" when (unsigned(ap_reg_pp0_iter2_sum_distances_9_2_reg_810) < unsigned(sum_distances_1_min_8_fu_698_p3)) else "0";
    tmp_8_fu_298_p2 <= "1" when (unsigned(sum_distances_0_2_fu_292_p2) < unsigned(ap_const_lv8_96)) else "0";
    tmp_9_fu_654_p3 <= 
        ap_const_lv3_5 when (tmp_8_5_fu_634_p2(0) = '1') else 
        ap_const_lv3_4;
    tmp_cast_fu_599_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_1_reg_762),2));
    tmp_s_fu_662_p2 <= (tmp_8_5_fu_634_p2 or tmp_8_4_fu_624_p2);
end behav;
