xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 31, 2025 at 10:55:29 EST
xrun
	+xm64bit
	-sv
	-f ./../FPU_MUL/flist.f
		+incdir+./../FPU_MUL/lib/
		./../FPU_MUL/tb_fpu_mul.sv
		./../../02_rtl/FPU_MUL/fpu_mul.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
		./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
		./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
		./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
		./../../02_rtl/FPU_COMMON/CLA_4bit.sv
		./../../02_rtl/FPU_COMMON/CLA_8bit.sv
		./../../02_rtl/FPU_COMMON/CLA_24bit.sv
		./../../02_rtl/FPU_COMMON/COMP_4bit.sv
		./../../02_rtl/FPU_COMMON/COMP_8bit.sv
		./../../02_rtl/FPU_COMMON/COMP_24bit.sv
		./../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_4bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_8bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_16bit.sv
		./../../02_rtl/FPU_COMMON/LOPD_24bit.sv
		./../../02_rtl/FPU_COMMON/SHF_left.sv
		./../../02_rtl/FPU_COMMON/SHF_right.sv
		./../../02_rtl/FPU_COMMON/SUB_8bit.sv
		./../../02_rtl/FPU_COMMON/SUB_4bit.sv
	-top tb_fpu_mul
	-access +rwc
	-clean
	-log ./../FPU_MUL/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../FPU_MUL/tb_fpu_mul.sv
	module worklib.tb_fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/fpu_mul.sv
	module worklib.fpu_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_adjust.sv
	module worklib.MUL_EXP_adjust:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_rounding.sv
	module worklib.MUL_EXP_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_EXP_unit.sv
	module worklib.MUL_EXP_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_mul.sv
	module worklib.MUL_MAN_mul:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_MAN_rounding.sv
	module worklib.MUL_MAN_rounding:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_NOR_unit.sv
	module worklib.MUL_NOR_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_MUL/MUL_PSC_unit.sv
	module worklib.MUL_PSC_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_4bit.sv
	module worklib.CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_8bit.sv
	module worklib.CLA_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/CLA_24bit.sv
	module worklib.CLA_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_4bit.sv
	module worklib.COMP_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_8bit.sv
	module worklib.COMP_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_24bit.sv
	module worklib.COMP_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/COMP_CLA_24bit.sv
	module worklib.COMP_CLA_24bit:sv
		errors: 0, warnings: 0
	module worklib.COMP_CLA_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_4bit.sv
	module worklib.LOPD_4bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_8bit.sv
	module worklib.LOPD_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_16bit.sv
	module worklib.LOPD_16bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/LOPD_24bit.sv
	module worklib.LOPD_24bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SHF_left.sv
	module worklib.SHF_left:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SHF_right.sv
	module worklib.SHF_right:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SUB_8bit.sv
	module worklib.SUB_8bit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/FPU_COMMON/SUB_4bit.sv
	module worklib.SUB_4bit:sv
		errors: 0, warnings: 0
xmvlog: *W,SPDUSD: Include directory ./../FPU_MUL/lib/ given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		$unit_0x7a8f8353
		tb_fpu_mul
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.MUL_PSC_unit:sv <0x4f671b0a>
			streams:  10, words:  5783
		worklib.CLA_4bit:sv <0x27c9c337>
			streams:   9, words:  3384
		worklib.CLA_8bit:sv <0x1e7e7f43>
			streams:  13, words:  4418
		worklib.MUL_EXP_adjust:sv <0x6747f70b>
			streams:   6, words:  1863
		worklib.MUL_NOR_unit:sv <0x4728fa83>
			streams:   3, words:  1080
		worklib.LOPD_8bit:sv <0x6c26e1b4>
			streams:   5, words:  2314
		worklib.LOPD_8bit:sv <0x022200e5>
			streams:   5, words:  2314
		worklib.LOPD_16bit:sv <0x3fd1b3bb>
			streams:  10, words:  3832
		worklib.LOPD_24bit:sv <0x6eed4af8>
			streams:  15, words:  5494
		worklib.MUL_MAN_mul:sv <0x580af15c>
			streams:   8, words:  2074
		worklib.MUL_EXP_unit:sv <0x78d8ae74>
			streams:   3, words:   810
		worklib.fpu_mul:sv <0x4d993fa7>
			streams:  39, words: 10580
		worklib.tb_fpu_mul:sv <0x42833d28>
			streams:  14, words: 22811
		worklib.SHF_left:sv <0x76f0a9b1>
			streams:   7, words:  3911
		worklib.MUL_MAN_rounding:sv <0x55b517f6>
			streams:  26, words: 11680
		worklib.MUL_EXP_rounding:sv <0x4b298235>
			streams:   9, words:  3824
		worklib.\$unit_0x7a8f8353 :compilation_unit <0x27183e13>
			streams:  11, words: 10288
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                18      15
		Registers:             179     167
		Scalar wires:          125       -
		Expanded wires:         16       1
		Vectored wires:         99       -
		Initial blocks:          6       6
		Parallel blocks:         1       1
		Cont. assignments:     129      78
		Pseudo assignments:     58      58
		Compilation units:       1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_fpu_mul:sv
Loading snapshot worklib.tb_fpu_mul:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
==========[ Overflow rouding ]==========
[PRE_NOR_EXP][MUL]i_32_a=0cffffff (0.000000000000000000000000) * i_32_b=00f80000 (0.000000000000000000000000) 	| o_32_m=00f7ffff (0.000000000000000000000000)
=> FAIL: expect=0.000000000000000000000000 (00000000), dut=0.000000000000000000000000 (00f7ffff), rounding_error=100.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=5177b21a (66490310656.000000000000000000000000) * i_32_b=5110783b (38780776448.000000000000000000000000) 	| o_32_m=630bc883 (2578545818275162357760.000000000000000000000000)
=> PASS: expect=2578545818275162357760.000000000000000000000000 (630bc883), dut=2578545818275162357760.000000000000000000000000 (630bc883), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=5177b21a (66490310656.000000000000000000000000) * i_32_b=5110783b (38780776448.000000000000000000000000) 	| o_32_m=630bc883 (2578545818275162357760.000000000000000000000000)
=> PASS: expect=2578545818275162357760.000000000000000000000000 (630bc883), dut=2578545818275162357760.000000000000000000000000 (630bc883), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=5203778f (141161644032.000000000000000000000000) * i_32_b=5018c9da (10253461504.000000000000000000000000) 	| o_32_m=629ced4b (1447395417954466136064.000000000000000000000000)
=> PASS: expect=1447395417954466136064.000000000000000000000000 (629ced4b), dut=1447395417954466136064.000000000000000000000000 (629ced4b), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=d02cf5b3 (-11607133184.000000000000000000000000) * i_32_b=510d38a4 (37908791296.000000000000000000000000) 	| o_32_m=e1bed330 (-440012379643212464128.000000000000000000000000)
=> PASS: expect=-440012379643212464128.000000000000000000000000 (e1bed330), dut=-440012379643212464128.000000000000000000000000 (e1bed330), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=52024077 (139856822272.000000000000000000000000) * i_32_b=50d6594e (28769415168.000000000000000000000000) 	| o_32_m=635a1ea7 (4023598942210930769920.000000000000000000000000)
=> PASS: expect=4023598942210930769920.000000000000000000000000 (635a1ea7), dut=4023598942210930769920.000000000000000000000000 (635a1ea7), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=502905d8 (11342929920.000000000000000000000000) * i_32_b=50ac0ea1 (23093118976.000000000000000000000000) 	| o_32_m=6163332b (261943621590750068736.000000000000000000000000)
=> PASS: expect=261943621590750068736.000000000000000000000000 (6163332b), dut=261943621590750068736.000000000000000000000000 (6163332b), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=5209db8a (148023443456.000000000000000000000000) * i_32_b=5109e83a (37019164672.000000000000000000000000) 	| o_32_m=63948716 (5479704181107243089920.000000000000000000000000)
=> PASS: expect=5479704181107243089920.000000000000000000000000 (63948716), dut=5479704181107243089920.000000000000000000000000 (63948716), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=51630e49 (60949827584.000000000000000000000000) * i_32_b=500e6b88 (9557647360.000000000000000000000000) 	| o_32_m=61fca298 (582536952625676419072.000000000000000000000000)
=> PASS: expect=582536952625676419072.000000000000000000000000 (61fca298), dut=582536952625676419072.000000000000000000000000 (61fca298), rounding_error=0.00000000 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=51fdd01b (136264769536.000000000000000000000000) * i_32_b=4f773d93 (4148007680.000000000000000000000000) 	| o_32_m=61f520d7 (565227332273505828864.000000000000000000000000)
=> PASS: expect=565227297089133740032.000000000000000000000000 (61f520d6), dut=565227332273505828864.000000000000000000000000 (61f520d7), rounding_error=0.00000622 % (exp_error = 0.00001192 %)
==========[ Read data from ROM ]==========
[Random][MUL]i_32_a=5194167f (79504072704.000000000000000000000000) * i_32_b=510faa5b (38564900864.000000000000000000000000) 	| o_32_m=63263639 (3066066670387506184192.000000000000000000000000)
=> PASS: expect=3066066670387506184192.000000000000000000000000 (63263639), dut=3066066670387506184192.000000000000000000000000 (63263639), rounding_error=0.00000000 % (exp_error = 0.00001192 %)

==================================
========== TEST SUMMARY ==========
Total test cases:     11
Passed          :     10
Failed          :      1
Pass rate       : 90.91%
==================================

Simulation complete via $finish(1) at time 911 NS + 0
../FPU_MUL/tb_fpu_mul.sv:190     $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 31, 2025 at 10:55:29 EST  (total: 00:00:00)
