{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.36778",
   "Default View_TopLeft":"-114,-277",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_seg_dp -pg 1 -lvl 7 -x 2120 -y 920 -defaultsOSRD
preplace port port-id_start -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_rsta_busy -pg 1 -lvl 7 -x 2120 -y 260 -defaultsOSRD
preplace portBus size -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace portBus seg_display -pg 1 -lvl 7 -x 2120 -y 890 -defaultsOSRD
preplace portBus seg_select -pg 1 -lvl 7 -x 2120 -y 860 -defaultsOSRD
preplace portBus sum -pg 1 -lvl 7 -x 2120 -y 800 -defaultsOSRD
preplace inst array_accumulator_0 -pg 1 -lvl 3 -x 750 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 48 47 49 50} -defaultsOSRD -pinDir ap_ctrl right -pinY ap_ctrl 20R -pinDir ap_ctrl.ap_start right -pinY ap_ctrl.ap_start 40R -pinDir m_axi_arr_axi right -pinY m_axi_arr_axi 60R -pinDir sum_ap_vld right -pinY sum_ap_vld 80R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 20L -pinBusDir size left -pinBusY size 60L -pinBusDir sum right -pinBusY sum 100R
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1550 -y 780 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 20L -pinBusDir In1 left -pinBusY In1 80L -pinBusDir dout right -pinBusY dout 20R
preplace inst decimal_digit_splitt_0 -pg 1 -lvl 5 -x 1550 -y 960 -swap {2 1 0 3 4 5 6 7} -defaultsOSRD -pinDir input_r_ap_vld left -pinY input_r_ap_vld 60L -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 20L -pinBusDir input_r right -pinBusY input_r 20R -pinBusDir digit_1 right -pinBusY digit_1 40R -pinBusDir digit_2 right -pinBusY digit_2 60R -pinBusDir digit_3 right -pinBusY digit_3 80R -pinBusDir digit_4 right -pinBusY digit_4 100R
preplace inst four_digit_7_seg_dri_0 -pg 1 -lvl 6 -x 1940 -y 840 -swap {0 1 6 2 3 4 5 7 8 9 10} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 80L -pinDir next_digit left -pinY next_digit 320L -pinBusDir digit_1 left -pinBusY digit_1 160L -pinBusDir digit_2 left -pinBusY digit_2 180L -pinBusDir digit_3 left -pinBusY digit_3 200L -pinBusDir digit_4 left -pinBusY digit_4 220L -pinBusDir dp_enable left -pinBusY dp_enable 460L -pinBusDir seg_select right -pinBusY seg_select 20R -pinBusDir seg_display right -pinBusY seg_display 50R -pinDir seg_dp right -pinY seg_dp 80R
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1550 -y 1280 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst seg_driver_clock_div_0 -pg 1 -lvl 5 -x 1550 -y 1140 -swap {1 0 2 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 20L -pinDir input_r left -pinY input_r 60L -pinDir output_r right -pinY output_r 20R
preplace inst xlconstant_1 -pg 1 -lvl 4 -x 1150 -y 1180 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst array_writer_0 -pg 1 -lvl 3 -x 750 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 47 46 48} -defaultsOSRD -pinDir ap_ctrl right -pinY ap_ctrl 20R -pinDir ap_ctrl.ap_start right -pinY ap_ctrl.ap_start 40R -pinDir ap_ctrl.ap_done right -pinY ap_ctrl.ap_done 60R -pinDir m_axi_arr_axi right -pinY m_axi_arr_axi 80R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 20L -pinBusDir size left -pinBusY size 200L
preplace inst wait_delay_timer_0 -pg 1 -lvl 5 -x 1550 -y 500 -swap {1 0 2 3 4} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst left -pinY ap_rst 20L -pinDir start_r left -pinY start_r 60L -pinBusDir delay left -pinBusY delay 80L -pinDir delayed_out right -pinY delayed_out 80R
preplace inst xlconstant_2 -pg 1 -lvl 4 -x 1150 -y 560 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1550 -y 260 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -x 1940 -y 240 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 20L -pinDir rsta_busy right -pinY rsta_busy 20R
preplace inst clk_wiz -pg 1 -lvl 1 -x 130 -y 260 -defaultsOSRD -pinDir reset left -pinY reset 20L -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir locked right -pinY locked 40R
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 390 -y 200 -swap {1 0 3 4 2 6 7 5 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 120L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 140L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 20R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 140R
preplace inst axi_smc -pg 1 -lvl 4 -x 1150 -y 180 -swap {18 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 0 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 73} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir aclk left -pinY aclk 80L -pinDir aresetn left -pinY aresetn 60L
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 1150 -y 840 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst debouncer_0 -pg 1 -lvl 4 -x 1150 -y 40 -swap {2 1 0 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst left -pinY ap_rst 40L -pinDir input_r left -pinY input_r 20L -pinDir output_r right -pinY output_r 60R
preplace inst edge_detector_0 -pg 1 -lvl 5 -x 1550 -y 80 -swap {2 1 0 3} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 100L -pinDir ap_rst left -pinY ap_rst 80L -pinDir input_r left -pinY input_r 20L -pinDir rising_edge_r right -pinY rising_edge_r 100R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1940 -y 340 -swap {38 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 74 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 108 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 0 109 110 111 112 113 114 115 121 119 122 120 116 123 118 117 124 125} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 40L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 60L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 80L -pinDir SLOT_3_BRAM left -pinY SLOT_3_BRAM 20L -pinDir clk left -pinY clk 340L -pinBusDir probe0 left -pinBusY probe0 300L -pinBusDir probe1 left -pinBusY probe1 360L -pinBusDir probe2 left -pinBusY probe2 320L -pinBusDir probe3 left -pinBusY probe3 100L -pinBusDir probe4 left -pinBusY probe4 380L -pinBusDir probe5 left -pinBusY probe5 240L -pinDir resetn left -pinY resetn 120L -pinBusDir probe6 left -pinBusY probe6 400L -pinBusDir probe7 right -pinBusY probe7 20R
preplace netloc array_accumulator_0_sum 1 3 3 NJ 800 1380 640 NJ
preplace netloc array_accumulator_0_sum_ap_vld 1 3 3 NJ 780 1400 700 NJ
preplace netloc decimal_digit_splitt_0_digit_4 1 5 1 N 1060
preplace netloc decimal_digit_splitt_0_digit_3 1 5 1 N 1040
preplace netloc decimal_digit_splitt_0_digit_2 1 5 1 N 1020
preplace netloc decimal_digit_splitt_0_digit_1 1 5 1 N 1000
preplace netloc xlconstant_0_dout 1 5 1 N 1300
preplace netloc seg_driver_clock_div_0_output_r 1 5 1 N 1160
preplace netloc xlconstant_1_dout 1 4 1 NJ 1200
preplace netloc array_writer_0_ap_done 1 3 3 N 460 1360 660 NJ
preplace netloc wait_delay_timer_0_delayed_out 1 3 3 NJ 740 NJ 740 1700
preplace netloc xlconstant_2_dout 1 4 1 NJ 580
preplace netloc size_0_1 1 0 6 NJ 600 NJ 600 560 660 NJ 660 1280J 720 N
preplace netloc four_digit_7_seg_dri_0_seg_display 1 6 1 NJ 890
preplace netloc four_digit_7_seg_dri_0_seg_select 1 6 1 NJ 860
preplace netloc four_digit_7_seg_dri_0_seg_dp 1 6 1 NJ 920
preplace netloc clk_wiz_clk_out2 1 1 5 220 400 600 360 960 340 1340 680 1760
preplace netloc clk_wiz_locked 1 1 1 N 300
preplace netloc rst_clk_wiz_100M_peripheral_reset1 1 2 4 NJ 220 1000 320 1320 920 NJ
preplace netloc sys_clock_1 1 0 1 NJ 300
preplace netloc reset_1 1 0 2 40 220 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 4 580 340 940 360 1380 460 NJ
preplace netloc xlconstant_3_dout 1 4 1 NJ 860
preplace netloc xlconcat_0_dout 1 5 2 1780 800 NJ
preplace netloc blk_mem_gen_0_rsta_busy 1 6 1 2100 260n
preplace netloc start_1 1 0 4 NJ 60 NJ 60 NJ 60 NJ
preplace netloc debouncer_0_output_r 1 4 1 N 100
preplace netloc edge_detector_0_rising_edge_r 1 3 3 N 440 NJ 440 1700
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1780 260n
preplace netloc array_accumulator_0_m_axi_arr_axi 1 3 3 1020 380 NJ 380 NJ
preplace netloc axi_smc_M00_AXI 1 4 2 1360 420 NJ
preplace netloc array_writer_0_m_axi_arr_axi 1 3 3 980 400 NJ 400 NJ
levelinfo -pg 1 0 130 390 750 1150 1550 1940 2120
pagesize -pg 1 -db -bbox -sgen -110 0 2270 1360
",
   "No Loops_ScaleFactor":"0.739478",
   "No Loops_TopLeft":"-107,-185",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_seg_dp_0 -pg 1 -lvl 9 -x 2510 -y 610 -defaultsOSRD
preplace port port-id_input_r_0 -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace portBus size_0 -pg 1 -lvl 0 -x 0 -y 490 -defaultsOSRD
preplace portBus seg_display_0 -pg 1 -lvl 9 -x 2510 -y 580 -defaultsOSRD
preplace portBus seg_select_0 -pg 1 -lvl 9 -x 2510 -y 550 -defaultsOSRD
preplace inst array_accumulator_0 -pg 1 -lvl 5 -x 1350 -y 120 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 6 -x 1680 -y 430 -defaultsOSRD
preplace inst decimal_digit_splitt_0 -pg 1 -lvl 7 -x 1980 -y 420 -swap {1 0 3 2 4 5 6 7} -defaultsOSRD
preplace inst four_digit_7_seg_dri_0 -pg 1 -lvl 8 -x 2330 -y 580 -swap {0 1 6 2 3 4 5 7 8 9 10} -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 7 -x 1980 -y 650 -defaultsOSRD
preplace inst seg_driver_clock_div_0 -pg 1 -lvl 7 -x 1980 -y 270 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 6 -x 1680 -y 290 -defaultsOSRD
preplace inst array_writer_0 -pg 1 -lvl 5 -x 1350 -y 310 -defaultsOSRD
preplace inst wait_delay_timer_0 -pg 1 -lvl 4 -x 1010 -y 600 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 3 -x 710 -y 630 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 7 -x 1980 -y 130 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 41 40} -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 8 -x 2330 -y 130 -defaultsOSRD
preplace inst debouncer_0 -pg 1 -lvl 4 -x 1010 -y 280 -defaultsOSRD
preplace inst edge_detector_0 -pg 1 -lvl 3 -x 710 -y 300 -swap {1 2 0 3} -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 420 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 390 -y 390 -swap {1 0 3 4 2 5 6 9 7 8} -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 6 -x 1680 -y 110 -swap {46 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 0 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 139 138} -defaultsOSRD
preplace netloc array_accumulator_0_sum 1 5 1 1510 140n
preplace netloc xlconcat_0_dout 1 6 1 NJ 430
preplace netloc array_accumulator_0_sum_ap_vld 1 5 2 1520J 220 1810
preplace netloc decimal_digit_splitt_0_digit_4 1 7 1 2130 450n
preplace netloc decimal_digit_splitt_0_digit_3 1 7 1 2140 430n
preplace netloc decimal_digit_splitt_0_digit_2 1 7 1 2160 410n
preplace netloc decimal_digit_splitt_0_digit_1 1 7 1 2170 390n
preplace netloc xlconstant_0_dout 1 7 1 NJ 650
preplace netloc seg_driver_clock_div_0_output_r 1 7 1 2150 270n
preplace netloc xlconstant_1_dout 1 6 1 NJ 290
preplace netloc array_writer_0_ap_done 1 3 2 870 500 1190
preplace netloc wait_delay_timer_0_delayed_out 1 4 1 1180 100n
preplace netloc xlconstant_2_dout 1 3 1 NJ 630
preplace netloc size_0_1 1 0 5 NJ 490 NJ 490 NJ 490 NJ 490 1160
preplace netloc four_digit_7_seg_dri_0_seg_display 1 8 1 NJ 580
preplace netloc four_digit_7_seg_dri_0_seg_select 1 8 1 2490J 550n
preplace netloc four_digit_7_seg_dri_0_seg_dp 1 8 1 2490J 600n
preplace netloc edge_detector_0_rising_edge_r 1 3 1 N 300
preplace netloc debouncer_0_output_r 1 4 1 N 280
preplace netloc input_r_0_1 1 0 3 NJ 280 NJ 280 NJ
preplace netloc clk_wiz_clk_out2 1 1 7 200 290 560 380 850 200 1170 20 1540 210 1830 510 N
preplace netloc clk_wiz_locked 1 1 1 210 390n
preplace netloc rst_clk_wiz_100M_peripheral_reset1 1 2 6 570 390 860 510 NJ 510 NJ 510 1820 530 NJ
preplace netloc sys_clock_1 1 0 1 NJ 430
preplace netloc reset_1 1 0 2 20 350 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 5 NJ 410 NJ 410 1150 10 1550 200 1810J
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 7 1 N 130
preplace netloc array_accumulator_0_m_axi_arr_axi 1 5 1 N 100
preplace netloc axi_smc_M00_AXI 1 6 1 N 110
preplace netloc array_writer_0_m_axi_arr_axi 1 5 1 1530 80n
levelinfo -pg 1 0 110 390 710 1010 1350 1680 1980 2330 2510
pagesize -pg 1 -db -bbox -sgen -120 0 2680 710
"
}
{
   "da_axi4_cnt":"4",
   "da_board_cnt":"9",
   "da_clkrst_cnt":"11"
}
