
---------- Begin Simulation Statistics ----------
final_tick                               190070422500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 634053                       # Simulator instruction rate (inst/s)
host_mem_usage                                8866148                       # Number of bytes of host memory used
host_op_rate                                  1284954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   483.90                       # Real time elapsed on the host
host_tick_rate                              392791112                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   306816191                       # Number of instructions simulated
sim_ops                                     621785141                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190070                       # Number of seconds simulated
sim_ticks                                190070422500                       # Number of ticks simulated
system.cpu.BranchMispred                      1056811                       # Number of branch mispredictions
system.cpu.Branches                          88699051                       # Number of branches fetched
system.cpu.committedInsts                   306816191                       # Number of instructions committed
system.cpu.committedOps                     621785141                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000025                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 0.999975                       # Percentage of non-idle cycles
system.cpu.numCycles                        760262464                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               760243238.482187                       # Number of busy cycles
system.cpu.num_cc_register_reads            375999592                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           202194474                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     71388349                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11635531                       # Number of float alu accesses
system.cpu.num_fp_insts                      11635531                       # number of float instructions
system.cpu.num_fp_register_reads              9146008                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6814249                       # number of times the floating registers were written
system.cpu.num_func_calls                    12973204                       # number of times a function call or return occured
system.cpu.num_idle_cycles               19225.517813                       # Number of idle cycles
system.cpu.num_int_alu_accesses             610109358                       # Number of integer alu accesses
system.cpu.num_int_insts                    610109358                       # number of integer instructions
system.cpu.num_int_register_reads          1181878209                       # number of times the integer registers were read
system.cpu.num_int_register_writes          482787727                       # number of times the integer registers were written
system.cpu.num_load_insts                   102613523                       # Number of load instructions
system.cpu.num_mem_refs                     137628855                       # number of memory refs
system.cpu.num_store_insts                   35015332                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8897194      1.43%      1.43% # Class of executed instruction
system.cpu.op_class::IntAlu                 471934628     75.90%     77.33% # Class of executed instruction
system.cpu.op_class::IntMult                    91990      0.01%     77.34% # Class of executed instruction
system.cpu.op_class::IntDiv                    287477      0.05%     77.39% # Class of executed instruction
system.cpu.op_class::FloatAdd                  721992      0.12%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1280      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAdd                    10708      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     77.51% # Class of executed instruction
system.cpu.op_class::SimdAlu                   829411      0.13%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                      348      0.00%     77.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    18556      0.00%     77.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                  709715      0.11%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShift                    979      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     77.76% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              133282      0.02%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              511238      0.08%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                  52      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              12935      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  1      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.87% # Class of executed instruction
system.cpu.op_class::MemRead                 98626788     15.86%     93.73% # Class of executed instruction
system.cpu.op_class::MemWrite                30837826      4.96%     98.69% # Class of executed instruction
system.cpu.op_class::FloatMemRead             3986735      0.64%     99.33% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            4177506      0.67%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  621790641                       # Class of executed instruction
system.cpu.predictedBranches                 35294892                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   240                       # Number of system calls
system.l1_to_l2.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l1_to_l2.snoop_filter.hit_single_requests      7775344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.hit_single_snoops        18142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l1_to_l2.snoop_filter.tot_requests     15551712                       # Total number of requests made to the snoop filter.
system.l1_to_l2.snoop_filter.tot_snoops         18142                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       717789                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1439699                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                88699051                       # Number of BP lookups
system.cpu.branchPred.condPredicted          71388539                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1056811                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             25825920                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                25516307                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.801154                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 6486600                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1571                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3673496                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3291985                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           381511                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       484545                       # Number of mispredicted indirect branches.
system.cpu.branchPred.loop_predictor.correct     58392600                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.wrong     12995939                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.longestMatchProviderCorrect     43491600                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.altMatchProviderCorrect        96027                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         4469                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalProviderCorrect     26924286                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.longestMatchProviderWrong       196044                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWrong        49100                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong         1737                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalProviderWrong        14369                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.altMatchProviderWouldHaveHit        47566                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.longestMatchProviderWouldHaveHit        29447                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::1      6652097                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::2      3438392                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::3      3205080                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::4      4797364                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::5      5105658                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::6      2418121                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::7      1482301                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::8      1791787                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::9      1415384                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::10      1964286                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::11      1764287                       # TAGE provider for longest match
system.cpu.branchPred.tage.longestMatchProvider::12      9798014                       # TAGE provider for longest match
system.cpu.branchPred.tage.altMatchProvider::0     11321057                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::1      1270396                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::2      7603578                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::3      3028240                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::4      2672598                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::5      2802815                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::6      3390767                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::7      1339264                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::8      1676660                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::9      1112502                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::10      2965456                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::11      4649438                       # TAGE provider for alt match
system.cpu.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.dtb.rdAccesses                   102784303                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    35184372                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       2543810                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        106138                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   412874837                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        342754                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.demand_hits::.cpu.data       132421682                       # number of demand (read+write) hits
system.cpu.l1d.demand_hits::total           132421682                       # number of demand (read+write) hits
system.cpu.l1d.overall_hits::.cpu.data      132423188                       # number of overall hits
system.cpu.l1d.overall_hits::total          132423188                       # number of overall hits
system.cpu.l1d.demand_misses::.cpu.data       5540045                       # number of demand (read+write) misses
system.cpu.l1d.demand_misses::total           5540045                       # number of demand (read+write) misses
system.cpu.l1d.overall_misses::.cpu.data      5540227                       # number of overall misses
system.cpu.l1d.overall_misses::total          5540227                       # number of overall misses
system.cpu.l1d.demand_miss_latency::.cpu.data  46244683750                       # number of demand (read+write) miss cycles
system.cpu.l1d.demand_miss_latency::total  46244683750                       # number of demand (read+write) miss cycles
system.cpu.l1d.overall_miss_latency::.cpu.data  46244683750                       # number of overall miss cycles
system.cpu.l1d.overall_miss_latency::total  46244683750                       # number of overall miss cycles
system.cpu.l1d.demand_accesses::.cpu.data    137961727                       # number of demand (read+write) accesses
system.cpu.l1d.demand_accesses::total       137961727                       # number of demand (read+write) accesses
system.cpu.l1d.overall_accesses::.cpu.data    137963415                       # number of overall (read+write) accesses
system.cpu.l1d.overall_accesses::total      137963415                       # number of overall (read+write) accesses
system.cpu.l1d.demand_miss_rate::.cpu.data     0.040156                       # miss rate for demand accesses
system.cpu.l1d.demand_miss_rate::total       0.040156                       # miss rate for demand accesses
system.cpu.l1d.overall_miss_rate::.cpu.data     0.040157                       # miss rate for overall accesses
system.cpu.l1d.overall_miss_rate::total      0.040157                       # miss rate for overall accesses
system.cpu.l1d.demand_avg_miss_latency::.cpu.data  8347.348036                       # average overall miss latency
system.cpu.l1d.demand_avg_miss_latency::total  8347.348036                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::.cpu.data  8347.073820                       # average overall miss latency
system.cpu.l1d.overall_avg_miss_latency::total  8347.073820                       # average overall miss latency
system.cpu.l1d.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1d.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1d.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1d.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1d.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1d.unused_prefetches                44868                       # number of HardPF blocks evicted w/o reference
system.cpu.l1d.writebacks::.writebacks        4413410                       # number of writebacks
system.cpu.l1d.writebacks::total              4413410                       # number of writebacks
system.cpu.l1d.demand_mshr_hits::.cpu.data         6706                       # number of demand (read+write) MSHR hits
system.cpu.l1d.demand_mshr_hits::total           6706                       # number of demand (read+write) MSHR hits
system.cpu.l1d.overall_mshr_hits::.cpu.data         6706                       # number of overall MSHR hits
system.cpu.l1d.overall_mshr_hits::total          6706                       # number of overall MSHR hits
system.cpu.l1d.demand_mshr_misses::.cpu.data      5533339                       # number of demand (read+write) MSHR misses
system.cpu.l1d.demand_mshr_misses::total      5533339                       # number of demand (read+write) MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.data      5533508                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::.cpu.l1d.prefetcher       655651                       # number of overall MSHR misses
system.cpu.l1d.overall_mshr_misses::total      6189159                       # number of overall MSHR misses
system.cpu.l1d.demand_mshr_miss_latency::.cpu.data  44690143250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_latency::total  44690143250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.data  44693711500                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::.cpu.l1d.prefetcher  14529862263                       # number of overall MSHR miss cycles
system.cpu.l1d.overall_mshr_miss_latency::total  59223573763                       # number of overall MSHR miss cycles
system.cpu.l1d.demand_mshr_miss_rate::.cpu.data     0.040108                       # mshr miss rate for demand accesses
system.cpu.l1d.demand_mshr_miss_rate::total     0.040108                       # mshr miss rate for demand accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.data     0.040109                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l1d.overall_mshr_miss_rate::total     0.044861                       # mshr miss rate for overall accesses
system.cpu.l1d.demand_avg_mshr_miss_latency::.cpu.data  8076.523642                       # average overall mshr miss latency
system.cpu.l1d.demand_avg_mshr_miss_latency::total  8076.523642                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.data  8076.921819                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 22160.970185                       # average overall mshr miss latency
system.cpu.l1d.overall_avg_mshr_miss_latency::total  9568.921038                       # average overall mshr miss latency
system.cpu.l1d.replacements                   6188647                       # number of replacements
system.cpu.l1d.ReadReq_hits::.cpu.data       97711823                       # number of ReadReq hits
system.cpu.l1d.ReadReq_hits::total           97711823                       # number of ReadReq hits
system.cpu.l1d.ReadReq_misses::.cpu.data      5070555                       # number of ReadReq misses
system.cpu.l1d.ReadReq_misses::total          5070555                       # number of ReadReq misses
system.cpu.l1d.ReadReq_miss_latency::.cpu.data  29500772000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_miss_latency::total  29500772000                       # number of ReadReq miss cycles
system.cpu.l1d.ReadReq_accesses::.cpu.data    102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_accesses::total      102782378                       # number of ReadReq accesses(hits+misses)
system.cpu.l1d.ReadReq_miss_rate::.cpu.data     0.049333                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_miss_rate::total      0.049333                       # miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_miss_latency::.cpu.data  5818.055814                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_avg_miss_latency::total  5818.055814                       # average ReadReq miss latency
system.cpu.l1d.ReadReq_mshr_hits::.cpu.data          129                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_hits::total           129                       # number of ReadReq MSHR hits
system.cpu.l1d.ReadReq_mshr_misses::.cpu.data      5070426                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_misses::total      5070426                       # number of ReadReq MSHR misses
system.cpu.l1d.ReadReq_mshr_miss_latency::.cpu.data  28231514500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_latency::total  28231514500                       # number of ReadReq MSHR miss cycles
system.cpu.l1d.ReadReq_mshr_miss_rate::.cpu.data     0.049332                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_mshr_miss_rate::total     0.049332                       # mshr miss rate for ReadReq accesses
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::.cpu.data  5567.878222                       # average ReadReq mshr miss latency
system.cpu.l1d.ReadReq_avg_mshr_miss_latency::total  5567.878222                       # average ReadReq mshr miss latency
system.cpu.l1d.WriteReq_hits::.cpu.data      34709859                       # number of WriteReq hits
system.cpu.l1d.WriteReq_hits::total          34709859                       # number of WriteReq hits
system.cpu.l1d.WriteReq_misses::.cpu.data       469490                       # number of WriteReq misses
system.cpu.l1d.WriteReq_misses::total          469490                       # number of WriteReq misses
system.cpu.l1d.WriteReq_miss_latency::.cpu.data  16743911750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_miss_latency::total  16743911750                       # number of WriteReq miss cycles
system.cpu.l1d.WriteReq_accesses::.cpu.data     35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_accesses::total      35179349                       # number of WriteReq accesses(hits+misses)
system.cpu.l1d.WriteReq_miss_rate::.cpu.data     0.013346                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_miss_rate::total     0.013346                       # miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_miss_latency::.cpu.data 35664.043430                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_avg_miss_latency::total 35664.043430                       # average WriteReq miss latency
system.cpu.l1d.WriteReq_mshr_hits::.cpu.data         6577                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_hits::total         6577                       # number of WriteReq MSHR hits
system.cpu.l1d.WriteReq_mshr_misses::.cpu.data       462913                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_misses::total       462913                       # number of WriteReq MSHR misses
system.cpu.l1d.WriteReq_mshr_miss_latency::.cpu.data  16458628750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_latency::total  16458628750                       # number of WriteReq MSHR miss cycles
system.cpu.l1d.WriteReq_mshr_miss_rate::.cpu.data     0.013159                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_mshr_miss_rate::total     0.013159                       # mshr miss rate for WriteReq accesses
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::.cpu.data 35554.475139                       # average WriteReq mshr miss latency
system.cpu.l1d.WriteReq_avg_mshr_miss_latency::total 35554.475139                       # average WriteReq mshr miss latency
system.cpu.l1d.SoftPFReq_hits::.cpu.data         1506                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_hits::total             1506                       # number of SoftPFReq hits
system.cpu.l1d.SoftPFReq_misses::.cpu.data          182                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_misses::total            182                       # number of SoftPFReq misses
system.cpu.l1d.SoftPFReq_accesses::.cpu.data         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_accesses::total         1688                       # number of SoftPFReq accesses(hits+misses)
system.cpu.l1d.SoftPFReq_miss_rate::.cpu.data     0.107820                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_miss_rate::total     0.107820                       # miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_misses::.cpu.data          169                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_misses::total          169                       # number of SoftPFReq MSHR misses
system.cpu.l1d.SoftPFReq_mshr_miss_latency::.cpu.data      3568250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_latency::total      3568250                       # number of SoftPFReq MSHR miss cycles
system.cpu.l1d.SoftPFReq_mshr_miss_rate::.cpu.data     0.100118                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_mshr_miss_rate::total     0.100118                       # mshr miss rate for SoftPFReq accesses
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::.cpu.data 21113.905325                       # average SoftPFReq mshr miss latency
system.cpu.l1d.SoftPFReq_avg_mshr_miss_latency::total 21113.905325                       # average SoftPFReq mshr miss latency
system.cpu.l1d.HardPFReq_mshr_misses::.cpu.l1d.prefetcher       655651                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_misses::total       655651                       # number of HardPFReq MSHR misses
system.cpu.l1d.HardPFReq_mshr_miss_latency::.cpu.l1d.prefetcher  14529862263                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_latency::total  14529862263                       # number of HardPFReq MSHR miss cycles
system.cpu.l1d.HardPFReq_mshr_miss_rate::.cpu.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 22160.970185                       # average HardPFReq mshr miss latency
system.cpu.l1d.HardPFReq_avg_mshr_miss_latency::total 22160.970185                       # average HardPFReq mshr miss latency
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.prefetcher.pfIssued             758911                       # number of hwpf issued
system.cpu.l1d.prefetcher.pfIdentified         758911                       # number of prefetch candidates identified
system.cpu.l1d.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.cpu.l1d.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l1d.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l1d.prefetcher.pfSpanPage            53117                       # number of prefetches that crossed the page
system.cpu.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.l1d.tags.tagsinuse              511.920565                       # Cycle average of tags in use
system.cpu.l1d.tags.total_refs              138551013                       # Total number of references to valid blocks.
system.cpu.l1d.tags.sampled_refs              6188647                       # Sample count of references to valid blocks.
system.cpu.l1d.tags.avg_refs                22.387933                       # Average number of references to valid blocks.
system.cpu.l1d.tags.warmup_cycle               128250                       # Cycle when the warmup percentage was hit.
system.cpu.l1d.tags.occ_blocks::.cpu.data   448.071954                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_blocks::.cpu.l1d.prefetcher    63.848611                       # Average occupied blocks per requestor
system.cpu.l1d.tags.occ_percent::.cpu.data     0.875141                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::.cpu.l1d.prefetcher     0.124704                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_percent::total       0.999845                       # Average percentage of cache occupancy
system.cpu.l1d.tags.occ_task_id_blocks::1022          129                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_blocks::1024          383                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1022::1          129                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
system.cpu.l1d.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.l1d.tags.occ_task_id_percent::1022     0.251953                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.occ_task_id_percent::1024     0.748047                       # Percentage of cache occupancy per task id
system.cpu.l1d.tags.tag_accesses           1109896479                       # Number of tag accesses
system.cpu.l1d.tags.data_accesses          1109896479                       # Number of data accesses
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.demand_hits::.cpu.inst       411287478                       # number of demand (read+write) hits
system.cpu.l1i.demand_hits::total           411287478                       # number of demand (read+write) hits
system.cpu.l1i.overall_hits::.cpu.inst      411287478                       # number of overall hits
system.cpu.l1i.overall_hits::total          411287478                       # number of overall hits
system.cpu.l1i.demand_misses::.cpu.inst       1587209                       # number of demand (read+write) misses
system.cpu.l1i.demand_misses::total           1587209                       # number of demand (read+write) misses
system.cpu.l1i.overall_misses::.cpu.inst      1587209                       # number of overall misses
system.cpu.l1i.overall_misses::total          1587209                       # number of overall misses
system.cpu.l1i.demand_miss_latency::.cpu.inst   7930178500                       # number of demand (read+write) miss cycles
system.cpu.l1i.demand_miss_latency::total   7930178500                       # number of demand (read+write) miss cycles
system.cpu.l1i.overall_miss_latency::.cpu.inst   7930178500                       # number of overall miss cycles
system.cpu.l1i.overall_miss_latency::total   7930178500                       # number of overall miss cycles
system.cpu.l1i.demand_accesses::.cpu.inst    412874687                       # number of demand (read+write) accesses
system.cpu.l1i.demand_accesses::total       412874687                       # number of demand (read+write) accesses
system.cpu.l1i.overall_accesses::.cpu.inst    412874687                       # number of overall (read+write) accesses
system.cpu.l1i.overall_accesses::total      412874687                       # number of overall (read+write) accesses
system.cpu.l1i.demand_miss_rate::.cpu.inst     0.003844                       # miss rate for demand accesses
system.cpu.l1i.demand_miss_rate::total       0.003844                       # miss rate for demand accesses
system.cpu.l1i.overall_miss_rate::.cpu.inst     0.003844                       # miss rate for overall accesses
system.cpu.l1i.overall_miss_rate::total      0.003844                       # miss rate for overall accesses
system.cpu.l1i.demand_avg_miss_latency::.cpu.inst  4996.303889                       # average overall miss latency
system.cpu.l1i.demand_avg_miss_latency::total  4996.303889                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::.cpu.inst  4996.303889                       # average overall miss latency
system.cpu.l1i.overall_avg_miss_latency::total  4996.303889                       # average overall miss latency
system.cpu.l1i.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.cpu.l1i.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.cpu.l1i.blocked::no_targets                  0                       # number of cycles access was blocked
system.cpu.l1i.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l1i.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l1i.demand_mshr_misses::.cpu.inst      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.demand_mshr_misses::total      1587209                       # number of demand (read+write) MSHR misses
system.cpu.l1i.overall_mshr_misses::.cpu.inst      1587209                       # number of overall MSHR misses
system.cpu.l1i.overall_mshr_misses::total      1587209                       # number of overall MSHR misses
system.cpu.l1i.demand_mshr_miss_latency::.cpu.inst   7533376250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_latency::total   7533376250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::.cpu.inst   7533376250                       # number of overall MSHR miss cycles
system.cpu.l1i.overall_mshr_miss_latency::total   7533376250                       # number of overall MSHR miss cycles
system.cpu.l1i.demand_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.demand_mshr_miss_rate::total     0.003844                       # mshr miss rate for demand accesses
system.cpu.l1i.overall_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.overall_mshr_miss_rate::total     0.003844                       # mshr miss rate for overall accesses
system.cpu.l1i.demand_avg_mshr_miss_latency::.cpu.inst  4746.303889                       # average overall mshr miss latency
system.cpu.l1i.demand_avg_mshr_miss_latency::total  4746.303889                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::.cpu.inst  4746.303889                       # average overall mshr miss latency
system.cpu.l1i.overall_avg_mshr_miss_latency::total  4746.303889                       # average overall mshr miss latency
system.cpu.l1i.replacements                   1586697                       # number of replacements
system.cpu.l1i.ReadReq_hits::.cpu.inst      411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_hits::total          411287478                       # number of ReadReq hits
system.cpu.l1i.ReadReq_misses::.cpu.inst      1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_misses::total          1587209                       # number of ReadReq misses
system.cpu.l1i.ReadReq_miss_latency::.cpu.inst   7930178500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_miss_latency::total   7930178500                       # number of ReadReq miss cycles
system.cpu.l1i.ReadReq_accesses::.cpu.inst    412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_accesses::total      412874687                       # number of ReadReq accesses(hits+misses)
system.cpu.l1i.ReadReq_miss_rate::.cpu.inst     0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_miss_rate::total      0.003844                       # miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_miss_latency::.cpu.inst  4996.303889                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_avg_miss_latency::total  4996.303889                       # average ReadReq miss latency
system.cpu.l1i.ReadReq_mshr_misses::.cpu.inst      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_misses::total      1587209                       # number of ReadReq MSHR misses
system.cpu.l1i.ReadReq_mshr_miss_latency::.cpu.inst   7533376250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_latency::total   7533376250                       # number of ReadReq MSHR miss cycles
system.cpu.l1i.ReadReq_mshr_miss_rate::.cpu.inst     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_mshr_miss_rate::total     0.003844                       # mshr miss rate for ReadReq accesses
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::.cpu.inst  4746.303889                       # average ReadReq mshr miss latency
system.cpu.l1i.ReadReq_avg_mshr_miss_latency::total  4746.303889                       # average ReadReq mshr miss latency
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.l1i.tags.tagsinuse              511.879847                       # Cycle average of tags in use
system.cpu.l1i.tags.total_refs              411893572                       # Total number of references to valid blocks.
system.cpu.l1i.tags.sampled_refs              1586697                       # Sample count of references to valid blocks.
system.cpu.l1i.tags.avg_refs               259.591826                       # Average number of references to valid blocks.
system.cpu.l1i.tags.warmup_cycle                69250                       # Cycle when the warmup percentage was hit.
system.cpu.l1i.tags.occ_blocks::.cpu.inst   511.879847                       # Average occupied blocks per requestor
system.cpu.l1i.tags.occ_percent::.cpu.inst     0.999765                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_percent::total       0.999765                       # Average percentage of cache occupancy
system.cpu.l1i.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu.l1i.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.l1i.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l1i.tags.tag_accesses           3304584705                       # Number of tag accesses
system.cpu.l1i.tags.data_accesses          3304584705                       # Number of data accesses
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 190070422500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.l1_to_l2.trans_dist::ReadResp          7313455                       # Transaction distribution
system.l1_to_l2.trans_dist::WritebackDirty      4980084                       # Transaction distribution
system.l1_to_l2.trans_dist::CleanEvict        3515377                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExReq          462913                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadExResp         462913                       # Transaction distribution
system.l1_to_l2.trans_dist::ReadSharedReq      7313455                       # Transaction distribution
system.l1_to_l2.pkt_count_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port     18566965                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port      4761115                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_count::total             23328080                       # Packet count per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1d.mem_side_port::system.l2cache.cpu_side_port    678564416                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size_system.cpu.l1i.mem_side_port::system.l2cache.cpu_side_port    101581376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.pkt_size::total             780145792                       # Cumulative packet size per connected requestor and responder (bytes)
system.l1_to_l2.snoops                         720117                       # Total snoops (count)
system.l1_to_l2.snoopTraffic                 36267136                       # Total snoop traffic (bytes)
system.l1_to_l2.snoop_fanout::samples         8496485                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::mean           0.002135                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::stdev          0.046159                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::0               8478343     99.79%     99.79% # Request fanout histogram
system.l1_to_l2.snoop_fanout::1                 18142      0.21%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.l1_to_l2.snoop_fanout::min_value             0                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::max_value             1                       # Request fanout histogram
system.l1_to_l2.snoop_fanout::total           8496485                       # Request fanout histogram
system.l1_to_l2.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.l1_to_l2.reqLayer0.occupancy        4991718830                       # Layer occupancy (ticks)
system.l1_to_l2.reqLayer0.utilization             2.6                       # Layer utilization (%)
system.l1_to_l2.respLayer0.occupancy       3094603404                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer0.utilization            1.6                       # Layer utilization (%)
system.l1_to_l2.respLayer1.occupancy        793604500                       # Layer occupancy (ticks)
system.l1_to_l2.respLayer1.utilization            0.4                       # Layer utilization (%)
system.l2cache.demand_hits::.cpu.inst         1544305                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data         5044125                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.l1d.prefetcher       466028                       # number of demand (read+write) hits
system.l2cache.demand_hits::total             7054458                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst        1544305                       # number of overall hits
system.l2cache.overall_hits::.cpu.data        5044125                       # number of overall hits
system.l2cache.overall_hits::.cpu.l1d.prefetcher       466028                       # number of overall hits
system.l2cache.overall_hits::total            7054458                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         42904                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        489383                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.l1d.prefetcher       189623                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            721910                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        42904                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       489383                       # number of overall misses
system.l2cache.overall_misses::.cpu.l1d.prefetcher       189623                       # number of overall misses
system.l2cache.overall_misses::total           721910                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2491887000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  28052554750                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.l1d.prefetcher  12648811278                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  43193253028                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2491887000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  28052554750                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.l1d.prefetcher  12648811278                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  43193253028                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst      1587209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data      5533508                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.l1d.prefetcher       655651                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total         7776368                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst      1587209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data      5533508                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.l1d.prefetcher       655651                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total        7776368                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.027031                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.088440                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.l1d.prefetcher     0.289213                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.092834                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.027031                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.088440                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.l1d.prefetcher     0.289213                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.092834                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 58080.528622                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57322.291028                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.l1d.prefetcher 66705.047795                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 59831.908448                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 58080.528622                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57322.291028                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.l1d.prefetcher 66705.047795                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 59831.908448                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks         566674                       # number of writebacks
system.l2cache.writebacks::total               566674                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        42904                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       489383                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.l1d.prefetcher       189623                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       721910                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        42904                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       489383                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.l1d.prefetcher       189623                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       721910                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   2481161000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  27930209000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.l1d.prefetcher  12601405528                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  43012775528                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   2481161000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  27930209000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.l1d.prefetcher  12601405528                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  43012775528                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.027031                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.088440                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.l1d.prefetcher     0.289213                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.092834                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.027031                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.088440                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.l1d.prefetcher     0.289213                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.092834                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57830.528622                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 57072.291028                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66455.047795                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59581.908448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57830.528622                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 57072.291028                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66455.047795                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59581.908448                       # average overall mshr miss latency
system.l2cache.replacements                    720117                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks      4413410                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total      4413410                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks      4413410                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total      4413410                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        15814                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        15814                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data       180891                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total           180891                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data       282022                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total         282022                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data  15728559250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total  15728559250                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data       462913                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total       462913                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.609233                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.609233                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 55770.681897                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 55770.681897                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data       282022                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total       282022                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  15658053750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total  15658053750                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.609233                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.609233                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 55520.681897                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 55520.681897                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst      1544305                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data      4863234                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.l1d.prefetcher       466028                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total      6873567                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        42904                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       207361                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.l1d.prefetcher       189623                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       439888                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2491887000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  12323995500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.l1d.prefetcher  12648811278                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  27464693778                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst      1587209                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data      5070595                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.l1d.prefetcher       655651                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total      7313455                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.027031                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.040895                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.l1d.prefetcher     0.289213                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.060148                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 58080.528622                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 59432.562054                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.l1d.prefetcher 66705.047795                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62435.651298                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        42904                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       207361                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.l1d.prefetcher       189623                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       439888                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   2481161000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  12272155250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.l1d.prefetcher  12601405528                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  27354721778                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.027031                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.040895                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.l1d.prefetcher     0.289213                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.060148                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57830.528622                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59182.562054                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.l1d.prefetcher 66455.047795                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62185.651298                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4093.096046                       # Cycle average of tags in use
system.l2cache.tags.total_refs               15520323                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               720117                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                21.552502                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                68750                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.160960                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   282.739805                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2929.513162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.l1d.prefetcher   842.682119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009317                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069028                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.715213                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.l1d.prefetcher     0.205733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999291                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          150                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3946                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          111                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          916                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2885                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           67                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.036621                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.963379                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses            249551605                       # Number of tag accesses
system.l2cache.tags.data_accesses           249551605                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.avgPriority_.writebacks::samples    566674.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples     42904.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    488420.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.l1d.prefetcher::samples    189569.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000805527500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds         33582                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds         33582                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1987647                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              533601                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       721910                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      566674                       # Number of write requests accepted
system.mem_ctrl.readBursts                     721910                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    566674                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                    1017                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        1.36                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       25.14                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 721910                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                566674                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   535355                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    54177                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    50104                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    45273                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                    35257                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      451                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      210                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                       55                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                   10427                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                   10939                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                   27715                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                   29805                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                   31478                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                   32937                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                   33935                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                   34124                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                   34932                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                   34029                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                   33827                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                   36573                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                   35516                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                   36328                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                   42876                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   33836                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                   33621                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                   33608                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      85                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      38                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      24                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples        33582                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       21.466649                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      19.910759                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      25.240220                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127          33512     99.79%     99.79% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           63      0.19%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3968-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          33582                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples        33582                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.874337                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.825591                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.328211                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             21563     64.21%     64.21% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17               721      2.15%     66.36% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18              8163     24.31%     90.66% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19              1344      4.00%     94.67% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20               967      2.88%     97.55% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21               575      1.71%     99.26% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::22               218      0.65%     99.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                19      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::24                 9      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::25                 3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          33582                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    65088                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                 46202240                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys              36267136                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                     243.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     190.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                   190065614250                       # Total gap between requests
system.mem_ctrl.avgGap                      147499.59                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst      2745856                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data     31258880                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.l1d.prefetcher     12132416                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.writebacks     36267136                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 14446519.157918954268                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 164459465.017498970032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.l1d.prefetcher 63831162.368253268301                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.writebacks 190808940.828234344721                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst        42904                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data       489383                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.l1d.prefetcher       189623                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.writebacks       566674                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst   1397834497                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data  15582902435                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.l1d.prefetcher   7812842497                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.writebacks 4543224908755                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     32580.52                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     31841.94                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.l1d.prefetcher     41201.98                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.writebacks   8017351.97                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst      2745856                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data     31320512                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.l1d.prefetcher     12135872                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total       46202240                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst      2745856                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total      2745856                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.writebacks     36267136                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total     36267136                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst        42904                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data       489383                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.l1d.prefetcher       189623                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total          721910                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.writebacks       566674                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total         566674                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst      14446519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     164783724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.l1d.prefetcher     63849345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total         243079588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst     14446519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total     14446519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.writebacks    190808941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total        190808941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.writebacks    190808941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst     14446519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    164783724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.l1d.prefetcher     63849345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total        433888529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                720893                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts               566674                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0         44446                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1         44806                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2         45596                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3         46310                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4         48519                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5         48051                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6         46833                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7         44144                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8         38027                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9         42931                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10        45107                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11        43508                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12        47211                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13        46000                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14        45298                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15        44106                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0         35818                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1         35691                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2         35192                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3         35906                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4         37510                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5         36162                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6         36652                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7         33591                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8         29080                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9         33744                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10        35051                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11        33922                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12        38041                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13        38032                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14        36658                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15        35624                       # Per bank write bursts
system.mem_ctrl.dram.totQLat              11276835679                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat             3604465000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat         24793579429                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 15642.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            34392.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits               523784                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits              298441                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             72.66                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            52.67                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples       465342                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   177.083281                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   121.293775                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   204.138000                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127       229041     49.22%     49.22% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255       143752     30.89%     80.11% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383        39234      8.43%     88.54% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511        17597      3.78%     92.32% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639        10976      2.36%     94.68% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767         5968      1.28%     95.97% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895         3398      0.73%     96.70% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023         3039      0.65%     97.35% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151        12337      2.65%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total       465342                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead               46137152                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten            36267136                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW               242.737147                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW               190.808941                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                     3.39                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                 1.90                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                1.49                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                63.86                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy       1705117680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy        906291540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy      2632553700                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy     1495644840                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 15003977040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy  67441469190                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy  16194226080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy   105379280070                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    554.422296                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  41455162498                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF   6346860000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 142268400002                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy       1617424200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy        859681350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy      2514622320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy     1462393440                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 15003977040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy  65861432040                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy  17524783680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy   104844314070                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    551.607729                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  44922981253                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF   6346860000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 138800581247                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             439888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       566674                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151115                       # Transaction distribution
system.membus.trans_dist::ReadExReq            282022                       # Transaction distribution
system.membus.trans_dist::ReadExResp           282022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        439888                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side_port::system.mem_ctrl.port      2161609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2cache.mem_side_port::total      2161609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2161609                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::system.mem_ctrl.port     82469376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2cache.mem_side_port::total     82469376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                82469376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            721910                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  721910    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              721910                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 190070422500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           501596211                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          361084321                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
