NDFramePage.OnPageTitleLoaded("File3:mvau_timesim_tb_v3.sv","mvau_timesim_tb_v3.sv");NDSummary.OnSummaryLoaded("File3:mvau_timesim_tb_v3.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[155,0,3,"Module","Module"],[156,0,5,"<span class=\"Qualifier\">mvau_tb_v3.</span>&#8203;sv (testbench)","mvau_tb_v3.sv"],[157,0,3,"Signals","Signals"],[158,0,6,"aresetn","aresetn"],[159,0,6,"rready","rready"],[160,0,6,"wready","wready"],[161,0,6,"out_v","out_v"],[162,0,6,"out","out"],[163,0,6,"out_packed","out_packed"],[164,0,6,"in_v","in_v"],[165,0,6,"in_mat","in_mat"],[166,0,6,"in","in"],[167,0,6,"mvau_beh","mvau_beh"],[168,0,6,"test_count","test_count"],[169,0,6,"latency","latency"],[170,0,6,"sim_start","sim_start"],[171,0,6,"do_comp","do_comp"],[172,0,3,"Initial blocks","Initial_blocks"],[173,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[174,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[175,0,0,"CLK_GEN","CLK_GEN"],[176,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[177,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[178,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[179,0,2,"CALC_LATENCY","CALC_LATENCY"],[180,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[181,0,1,"Input Ready","Input_Ready"],[182,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[183,0,0,"Counters","Counters"],[184,0,0,"INP_GEN","INP_GEN"]]);