set NETLIST_CACHE(Reg_1bit,cells) {{icon nmos {}} {schematic inverter {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(Reg_1bit,version) MMI_SUE4.4.0
set NETLIST_CACHE(Reg_1bit) {{.SUBCKT Reg_1bit R1 R2 data out1 out2 write } {Xinverter net_2 net_1 inverter } {M_1 net_1 write net_3 gnd n W='1*1u' L=ln_min ad='arean(1,sdd)' } {+ as='arean(1,sdd)' pd='perin(1,sdd)' ps='perin(1,sdd)' M=4} {Xinverter_1 net_1 net_2 inverter M=4} {Xinverter_2 data net_3 inverter M=4} {M_2 out1 R1 net_2 gnd n W='1*1u' L=ln_min ad='arean(1,sdd)' } {+ as='arean(1,sdd)' pd='perin(1,sdd)' ps='perin(1,sdd)' } {M_3 out2 R2 net_2 gnd n W='1*1u' L=ln_min ad='arean(1,sdd)' } {+ as='arean(1,sdd)' pd='perin(1,sdd)' ps='perin(1,sdd)' } {.ENDS	$ Reg_1bit} {}}
set NETLIST_CACHE(Reg_1bit,names) {{690 360 {0 net_2}} {260 260 {0 data}} {590 210 {0 net_2}} {600 380 {0 net_2}} {730 170 {0 R1} {2 R1}} {520 380 {0 net_1}} {770 230 {0 out1} {2 out1}} {690 230 {0 net_2}} {730 300 {0 R2} {2 R2}} {230 260 {1 data}} {560 210 {0 Xinverter}} {390 200 {0 write} {2 write}} {430 260 {0 net_1}} {350 260 {0 net_3}} {510 210 {0 net_1}} {730 360 {0 M_3}} {290 260 {0 Xinverter_2}} {390 260 {0 M_1}} {550 380 {0 Xinverter_1}} {730 230 {0 M_2}} {770 360 {0 out2} {2 out2}} {340 260 {0 net_3}}}
set NETLIST_CACHE(Reg_1bit,wires) {{590 210 660 210 net_2} {440 210 510 210 net_1} {600 380 660 380 net_2} {440 380 520 380 net_1} {440 210 440 260 net_1} {440 260 440 380 net_1} {230 260 260 260 data} {340 260 350 260 net_3} {430 260 440 260 net_1} {660 360 690 360 net_2} {660 360 660 380 net_2} {660 230 690 230 net_2} {660 210 660 230 net_2} {660 230 660 360 net_2}}
