
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    EECS373-02
Date:        Fri Apr 05 16:44:33 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log grideye_top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\Users\darshin\Desktop\grideye\grideye\synthesis\grideye_top.srr"

Running: synthesis in foreground



Running grideye_top_syn|synthesis


Running: compile (Compile) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:33 2019


Running: compile_flow (Compile Process) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:33 2019


Running: compiler (Compile Input) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:33 2019

Copied C:\Users\darshin\Desktop\grideye\grideye\synthesis\synwork\grideye_top_comp.srs to C:\Users\darshin\Desktop\grideye\grideye\synthesis\grideye_top.srs


compiler completed
# Fri Apr 05 16:44:35 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:35 2019


multi_srs_gen completed
# Fri Apr 05 16:44:35 2019

Return Code: 0
Run Time:00h:00m:00s

Copied C:\Users\darshin\Desktop\grideye\grideye\synthesis\synwork\grideye_top_mult.srs to C:\Users\darshin\Desktop\grideye\grideye\synthesis\grideye_top.srs

Complete: Compile Process on grideye_top_syn|synthesis


Running: premap (Pre-mapping) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:35 2019


premap completed
# Fri Apr 05 16:44:35 2019

Return Code: 0
Run Time:00h:00m:00s

Complete: Compile on grideye_top_syn|synthesis


Running: map (Map) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:35 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on grideye_top_syn|synthesis
# Fri Apr 05 16:44:35 2019

Copied C:\Users\darshin\Desktop\grideye\grideye\synthesis\synwork\grideye_top_m.srm to C:\Users\darshin\Desktop\grideye\grideye\synthesis\grideye_top.srm


fpga_mapper completed
# Fri Apr 05 16:44:36 2019

Return Code: 0
Run Time:00h:00m:01s

Complete: Map on grideye_top_syn|synthesis

Complete: Logic Synthesis on grideye_top_syn|synthesis

TCL script complete: "grideye_top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

