{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1383166267860 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1383166267860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 13:51:07 2013 " "Processing started: Wed Oct 30 13:51:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1383166267860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1383166267860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1383166267860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1383166268073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilebench.v 1 1 " "Found 1 design units, including 1 entities, in source file regfilebench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_regFile " "Found entity 1: testbench_regFile" {  } { { "regfilebench.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfilebench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1383166268111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1383166268111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1383166268113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1383166268113 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val1 regfile.v(18) " "Verilog HDL Procedural Assignment error at regfile.v(18): object \"reg_val1\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268113 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val1 regfile.v(19) " "Verilog HDL Procedural Assignment error at regfile.v(19): object \"reg_val1\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268113 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val1 regfile.v(20) " "Verilog HDL Procedural Assignment error at regfile.v(20): object \"reg_val1\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268113 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val1 regfile.v(21) " "Verilog HDL Procedural Assignment error at regfile.v(21): object \"reg_val1\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268113 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(26) " "Verilog HDL Procedural Assignment error at regfile.v(26): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(27) " "Verilog HDL Procedural Assignment error at regfile.v(27): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(28) " "Verilog HDL Procedural Assignment error at regfile.v(28): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(29) " "Verilog HDL Procedural Assignment error at regfile.v(29): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 29 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(30) " "Verilog HDL Procedural Assignment error at regfile.v(30): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 30 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(31) " "Verilog HDL Procedural Assignment error at regfile.v(31): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 31 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(32) " "Verilog HDL Procedural Assignment error at regfile.v(32): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 32 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "reg_val2 regfile.v(33) " "Verilog HDL Procedural Assignment error at regfile.v(33): object \"reg_val2\" on left-hand side of assignment must have a variable data type" {  } { { "regfile.v" "" { Text "C:/Junk/Dev/School/CSE 141/Lab 2/regfile.v" 33 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1383166268114 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1383166268170 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 13:51:08 2013 " "Processing ended: Wed Oct 30 13:51:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1383166268170 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1383166268170 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1383166268170 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1383166268170 ""}
