module LsuV2(
  input          clock,
                 reset,
  output         io_req_0_ready,
  input          io_req_0_valid,
                 io_req_0_bits_store,
  input  [4:0]   io_req_0_bits_addr,
                 io_req_0_bits_op,
  input  [31:0]  io_req_0_bits_pc,
  input  [2:0]   io_req_0_bits_elemWidth,
                 io_req_0_bits_nfields,
  input  [4:0]   io_req_0_bits_umop,
  output         io_req_1_ready,
  input          io_req_1_valid,
                 io_req_1_bits_store,
  input  [4:0]   io_req_1_bits_addr,
                 io_req_1_bits_op,
  input  [31:0]  io_req_1_bits_pc,
  input  [2:0]   io_req_1_bits_elemWidth,
                 io_req_1_bits_nfields,
  input  [4:0]   io_req_1_bits_umop,
  output         io_req_2_ready,
  input          io_req_2_valid,
                 io_req_2_bits_store,
  input  [4:0]   io_req_2_bits_addr,
                 io_req_2_bits_op,
  input  [31:0]  io_req_2_bits_pc,
  input  [2:0]   io_req_2_bits_elemWidth,
                 io_req_2_bits_nfields,
  input  [4:0]   io_req_2_bits_umop,
  output         io_req_3_ready,
  input          io_req_3_valid,
                 io_req_3_bits_store,
  input  [4:0]   io_req_3_bits_addr,
                 io_req_3_bits_op,
  input  [31:0]  io_req_3_bits_pc,
  input  [2:0]   io_req_3_bits_elemWidth,
                 io_req_3_bits_nfields,
  input  [4:0]   io_req_3_bits_umop,
  input  [31:0]  io_busPort_addr_0,
                 io_busPort_addr_1,
                 io_busPort_addr_2,
                 io_busPort_addr_3,
                 io_busPort_data_0,
                 io_busPort_data_1,
                 io_busPort_data_2,
                 io_busPort_data_3,
                 io_busPort_flt_data_0,
  output         io_rd_valid,
  output [4:0]   io_rd_bits_addr,
  output [31:0]  io_rd_bits_data,
  output         io_rd_flt_valid,
  output [4:0]   io_rd_flt_bits_addr,
  output [31:0]  io_rd_flt_bits_data,
  output         io_ibus_valid,
  input          io_ibus_ready,
  output [31:0]  io_ibus_addr,
  input  [127:0] io_ibus_rdata,
  output         io_dbus_valid,
                 io_dbus_write,
  output [31:0]  io_dbus_addr,
  output [127:0] io_dbus_wdata,
  output [15:0]  io_dbus_wmask,
  input  [127:0] io_dbus_rdata,
  output         io_flush_valid,
  input          io_flush_ready,
  output         io_flush_fencei,
  output [31:0]  io_flush_pcNext,
  output         io_fault_valid,
                 io_fault_bits_write,
  output [31:0]  io_fault_bits_addr,
                 io_fault_bits_epc,
  output         io_ebus_dbus_valid,
  input          io_ebus_dbus_ready,
  output         io_ebus_dbus_write,
  output [31:0]  io_ebus_dbus_pc,
                 io_ebus_dbus_addr,
  output [4:0]   io_ebus_dbus_size,
  output [127:0] io_ebus_dbus_wdata,
  output [15:0]  io_ebus_dbus_wmask,
  input  [127:0] io_ebus_dbus_rdata,
  input          io_ebus_fault_valid,
                 io_ebus_fault_bits_write,
  input  [31:0]  io_ebus_fault_bits_addr,
                 io_ebus_fault_bits_epc,
  output         io_rvv2lsu_0_ready,
  input          io_rvv2lsu_0_valid,
                 io_rvv2lsu_0_bits_idx_valid,
  input  [127:0] io_rvv2lsu_0_bits_idx_bits_data,
  input          io_rvv2lsu_0_bits_vregfile_valid,
  input  [127:0] io_rvv2lsu_0_bits_vregfile_bits_data,
  input          io_rvv2lsu_0_bits_mask_valid,
  input  [15:0]  io_rvv2lsu_0_bits_mask_bits,
  input          io_lsu2rvv_0_ready,
  output         io_lsu2rvv_0_valid,
  output [4:0]   io_lsu2rvv_0_bits_addr,
  output [127:0] io_lsu2rvv_0_bits_data,
  output         io_lsu2rvv_0_bits_last,
  input  [2:0]   io_rvvState_bits_sew,
                 io_rvvState_bits_lmul,
  output [2:0]   io_queueCapacity,
  output         io_active,
                 io_storeComplete_valid,
  output [31:0]  io_storeComplete_bits
);

  wire              io_lsu2rvv_0_bits_last_0;
  wire              io_lsu2rvv_0_valid_0;
  wire              io_req_0_ready_0;
  wire              _alignedOps_aligner_out_0_valid;
  wire [118:0]      _alignedOps_aligner_out_0_bits;
  wire              _alignedOps_aligner_out_1_valid;
  wire [118:0]      _alignedOps_aligner_out_1_bits;
  wire              _alignedOps_aligner_out_2_valid;
  wire [118:0]      _alignedOps_aligner_out_2_bits;
  wire              _alignedOps_aligner_out_3_valid;
  wire [118:0]      _alignedOps_aligner_out_3_bits;
  wire [2:0]        _opQueue_io_nEnqueued;
  wire [2:0]        _opQueue_io_nSpace;
  wire              _opQueue_io_dataOut_0_store;
  wire [4:0]        _opQueue_io_dataOut_0_rd;
  wire [4:0]        _opQueue_io_dataOut_0_op;
  wire [31:0]       _opQueue_io_dataOut_0_pc;
  wire [31:0]       _opQueue_io_dataOut_0_addr;
  wire [31:0]       _opQueue_io_dataOut_0_data;
  wire [2:0]        _opQueue_io_dataOut_0_elemWidth;
  wire [2:0]        _opQueue_io_dataOut_0_sew;
  wire [2:0]        _opQueue_io_dataOut_0_emul_data;
  wire [2:0]        _opQueue_io_dataOut_0_nfields;
  reg               flushCmd_valid;
  reg               flushCmd_bits_fencei;
  reg  [31:0]       flushCmd_bits_pcNext;
  wire              _ops_T = io_req_0_ready_0 & io_req_0_valid;
  wire              flushCmd_result_fencei = io_req_0_bits_op == 5'h8;
  wire              _ops_T_2 = io_req_0_bits_op == 5'h9;
  wire              _ops_T_3 = io_req_0_bits_op == 5'hA;
  wire [2:0]        _validSum_T_1 = {2'h0, io_req_0_valid} + {2'h0, io_req_1_valid};
  assign io_req_0_ready_0 = (|_opQueue_io_nSpace) & ~flushCmd_valid;
  wire              io_req_1_ready_0 =
    {2'h0, io_req_0_valid} < _opQueue_io_nSpace & ~flushCmd_valid;
  wire              io_req_2_ready_0 =
    _validSum_T_1 < _opQueue_io_nSpace & ~flushCmd_valid;
  wire              io_req_3_ready_0 =
    _validSum_T_1 + {2'h0, io_req_2_valid} < _opQueue_io_nSpace & ~flushCmd_valid;
  wire              _ops_emul_data_T_5 = io_req_0_bits_elemWidth == 3'h0;
  wire              _ops_emul_data_T_144 = io_rvvState_bits_sew == 3'h2;
  wire              _ops_emul_data_T_2 = _ops_emul_data_T_5 & _ops_emul_data_T_144;
  wire [2:0]        _ops_emul_data_T_138 = io_rvvState_bits_lmul - 3'h2;
  wire              _ops_emul_data_T_153 = io_rvvState_bits_sew == 3'h1;
  wire              _ops_emul_data_T_14 = io_req_0_bits_elemWidth == 3'h5;
  wire              _ops_emul_data_T_11 =
    _ops_emul_data_T_5 & _ops_emul_data_T_153 | _ops_emul_data_T_14
    & _ops_emul_data_T_144;
  wire [2:0]        _ops_emul_data_T_147 = io_rvvState_bits_lmul - 3'h1;
  wire              _ops_emul_data_T_159 = io_rvvState_bits_sew == 3'h0;
  wire              _ops_emul_data_T_23 = io_req_0_bits_elemWidth == 3'h6;
  wire              _ops_emul_data_T_20 =
    _ops_emul_data_T_14 & _ops_emul_data_T_159 | _ops_emul_data_T_23
    & _ops_emul_data_T_153;
  wire [2:0]        _ops_emul_data_T_156 = io_rvvState_bits_lmul + 3'h1;
  wire              _ops_emul_data_T_25 = _ops_emul_data_T_23 & _ops_emul_data_T_159;
  wire [2:0]        _ops_emul_data_T_161 = io_rvvState_bits_lmul + 3'h2;
  wire              _ops_result_nfields_T = io_req_0_bits_umop == 5'hB;
  wire              _ops_result_nfields_T_7 = io_req_0_bits_op == 5'hD;
  wire              _ops_result_nfields_T_8 = io_req_0_bits_op == 5'h11;
  wire              _ops_result_nfields_T_6 = io_req_0_bits_umop == 5'h8;
  wire              _ops_result_emul_data_T_30 = io_req_0_bits_nfields == 3'h1;
  wire              _ops_result_emul_data_T_14 = io_req_0_bits_nfields == 3'h3;
  wire              _ops_result_nfields_T_5 =
    _ops_result_nfields_T & (|{_ops_result_nfields_T_8, _ops_result_nfields_T_7});
  wire              _ops_result_nfields_T_11 =
    _ops_result_nfields_T_6 & (|{_ops_result_nfields_T_8, _ops_result_nfields_T_7});
  wire              _ops_emul_data_T_50 = io_req_1_bits_elemWidth == 3'h0;
  wire              _ops_emul_data_T_47 = _ops_emul_data_T_50 & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_59 = io_req_1_bits_elemWidth == 3'h5;
  wire              _ops_emul_data_T_56 =
    _ops_emul_data_T_50 & _ops_emul_data_T_153 | _ops_emul_data_T_59
    & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_68 = io_req_1_bits_elemWidth == 3'h6;
  wire              _ops_emul_data_T_65 =
    _ops_emul_data_T_59 & _ops_emul_data_T_159 | _ops_emul_data_T_68
    & _ops_emul_data_T_153;
  wire              _ops_emul_data_T_70 = _ops_emul_data_T_68 & _ops_emul_data_T_159;
  wire              _ops_result_nfields_T_22 = io_req_1_bits_umop == 5'hB;
  wire              _ops_result_nfields_T_29 = io_req_1_bits_op == 5'hD;
  wire              _ops_result_nfields_T_30 = io_req_1_bits_op == 5'h11;
  wire              _ops_result_nfields_T_28 = io_req_1_bits_umop == 5'h8;
  wire              _ops_result_emul_data_T_73 = io_req_1_bits_nfields == 3'h1;
  wire              _ops_result_emul_data_T_57 = io_req_1_bits_nfields == 3'h3;
  wire              _ops_result_nfields_T_27 =
    _ops_result_nfields_T_22 & (|{_ops_result_nfields_T_30, _ops_result_nfields_T_29});
  wire              _ops_result_nfields_T_33 =
    _ops_result_nfields_T_28 & (|{_ops_result_nfields_T_30, _ops_result_nfields_T_29});
  wire              _ops_emul_data_T_95 = io_req_2_bits_elemWidth == 3'h0;
  wire              _ops_emul_data_T_92 = _ops_emul_data_T_95 & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_104 = io_req_2_bits_elemWidth == 3'h5;
  wire              _ops_emul_data_T_101 =
    _ops_emul_data_T_95 & _ops_emul_data_T_153 | _ops_emul_data_T_104
    & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_113 = io_req_2_bits_elemWidth == 3'h6;
  wire              _ops_emul_data_T_110 =
    _ops_emul_data_T_104 & _ops_emul_data_T_159 | _ops_emul_data_T_113
    & _ops_emul_data_T_153;
  wire              _ops_emul_data_T_115 = _ops_emul_data_T_113 & _ops_emul_data_T_159;
  wire              _ops_result_nfields_T_44 = io_req_2_bits_umop == 5'hB;
  wire              _ops_result_nfields_T_51 = io_req_2_bits_op == 5'hD;
  wire              _ops_result_nfields_T_52 = io_req_2_bits_op == 5'h11;
  wire              _ops_result_nfields_T_50 = io_req_2_bits_umop == 5'h8;
  wire              _ops_result_emul_data_T_116 = io_req_2_bits_nfields == 3'h1;
  wire              _ops_result_emul_data_T_100 = io_req_2_bits_nfields == 3'h3;
  wire              _ops_result_nfields_T_49 =
    _ops_result_nfields_T_44 & (|{_ops_result_nfields_T_52, _ops_result_nfields_T_51});
  wire              _ops_result_nfields_T_55 =
    _ops_result_nfields_T_50 & (|{_ops_result_nfields_T_52, _ops_result_nfields_T_51});
  wire              _ops_emul_data_T_140 = io_req_3_bits_elemWidth == 3'h0;
  wire              _ops_emul_data_T_137 = _ops_emul_data_T_140 & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_149 = io_req_3_bits_elemWidth == 3'h5;
  wire              _ops_emul_data_T_146 =
    _ops_emul_data_T_140 & _ops_emul_data_T_153 | _ops_emul_data_T_149
    & _ops_emul_data_T_144;
  wire              _ops_emul_data_T_158 = io_req_3_bits_elemWidth == 3'h6;
  wire              _ops_emul_data_T_155 =
    _ops_emul_data_T_149 & _ops_emul_data_T_159 | _ops_emul_data_T_158
    & _ops_emul_data_T_153;
  wire              _ops_emul_data_T_160 = _ops_emul_data_T_158 & _ops_emul_data_T_159;
  wire              _ops_result_nfields_T_66 = io_req_3_bits_umop == 5'hB;
  wire              _ops_result_nfields_T_73 = io_req_3_bits_op == 5'hD;
  wire              _ops_result_nfields_T_74 = io_req_3_bits_op == 5'h11;
  wire              _ops_result_nfields_T_72 = io_req_3_bits_umop == 5'h8;
  wire              _ops_result_emul_data_T_159 = io_req_3_bits_nfields == 3'h1;
  wire              _ops_result_emul_data_T_143 = io_req_3_bits_nfields == 3'h3;
  wire              _ops_result_nfields_T_71 =
    _ops_result_nfields_T_66 & (|{_ops_result_nfields_T_74, _ops_result_nfields_T_73});
  wire              _ops_result_nfields_T_77 =
    _ops_result_nfields_T_72 & (|{_ops_result_nfields_T_74, _ops_result_nfields_T_73});
  wire [2:0]        opQueue_io_enqValid =
    {1'h0,
     {1'h0, _alignedOps_aligner_out_0_valid} + {1'h0, _alignedOps_aligner_out_1_valid}}
    + {1'h0,
       {1'h0, _alignedOps_aligner_out_2_valid} + {1'h0, _alignedOps_aligner_out_3_valid}};
  wire              _nextSlot_result_elemStride_T = _opQueue_io_dataOut_0_op == 5'hD;
  wire              _nextSlot_T_16 = _opQueue_io_dataOut_0_op == 5'hE;
  wire              _nextSlot_unitStride_T = _opQueue_io_dataOut_0_op == 5'hF;
  wire              _nextSlot_unitStride_T_1 = _opQueue_io_dataOut_0_op == 5'h10;
  wire              _nextSlot_result_elemStride_T_1 = _opQueue_io_dataOut_0_op == 5'h11;
  wire              _nextSlot_T_17 = _opQueue_io_dataOut_0_op == 5'h12;
  wire              _nextSlot_unitStride_T_2 = _opQueue_io_dataOut_0_op == 5'h13;
  wire              _nextSlot_unitStride_T_3 = _opQueue_io_dataOut_0_op == 5'h14;
  wire              _nextSlot_unitStride_T_24 = _opQueue_io_dataOut_0_elemWidth == 3'h5;
  wire              _nextSlot_elemMultiplier_T_4 = _opQueue_io_dataOut_0_sew == 3'h0;
  wire              _nextSlot_elemMultiplier_T_2 =
    _nextSlot_unitStride_T_24 & _nextSlot_elemMultiplier_T_4;
  wire              _nextSlot_unitStride_T_25 = _opQueue_io_dataOut_0_elemWidth == 3'h6;
  wire              _nextSlot_elemMultiplier_T_5 =
    _nextSlot_unitStride_T_25 & _nextSlot_elemMultiplier_T_4;
  wire              _nextSlot_result_indexParitions_T_1 =
    _opQueue_io_dataOut_0_sew == 3'h1;
  wire              _nextSlot_elemMultiplier_T_8 =
    _nextSlot_unitStride_T_25 & _nextSlot_result_indexParitions_T_1;
  wire [2:0]        _nextSlot_elemMultiplier_T_20 =
    {1'h0, _nextSlot_elemMultiplier_T_2, 1'h0} | {_nextSlot_elemMultiplier_T_5, 2'h0};
  wire [1:0]        _GEN =
    _nextSlot_elemMultiplier_T_20[1:0] | {_nextSlot_elemMultiplier_T_8, 1'h0};
  wire [2:0]        nextSlot_elemMultiplier =
    {_nextSlot_elemMultiplier_T_20[2],
     _GEN[1],
     _GEN[0]
       | ~(_nextSlot_elemMultiplier_T_2 | _nextSlot_elemMultiplier_T_5
           | _nextSlot_elemMultiplier_T_8)};
  wire              _nextSlot_max_subvector_T_3 =
    nextSlot_elemMultiplier == 3'h2 & $signed(_opQueue_io_dataOut_0_emul_data) > -3'sh1;
  wire              _nextSlot_max_subvector_T_8 = nextSlot_elemMultiplier == 3'h4;
  wire              _nextSlot_max_subvector_T_7 =
    _nextSlot_max_subvector_T_8 & $signed(_opQueue_io_dataOut_0_emul_data) > -3'sh1;
  wire              _nextSlot_max_subvector_T_11 =
    _nextSlot_max_subvector_T_8 & (&_opQueue_io_dataOut_0_emul_data);
  wire              _nextSlot_unitStride_T_33 = _opQueue_io_dataOut_0_elemWidth == 3'h0;
  wire              _nextSlot_result_indexParitions_T_2 =
    _nextSlot_unitStride_T_33 & _nextSlot_result_indexParitions_T_1;
  wire              _nextSlot_result_indexParitions_T_7 =
    _opQueue_io_dataOut_0_sew == 3'h2;
  wire              _nextSlot_result_indexParitions_T_5 =
    _nextSlot_unitStride_T_33 & _nextSlot_result_indexParitions_T_7;
  wire              _nextSlot_result_indexParitions_T_8 =
    _nextSlot_unitStride_T_24 & _nextSlot_result_indexParitions_T_7;
  wire [2:0]        _nextSlot_active_T_3 =
    {_opQueue_io_dataOut_0_op == 5'h5,
     _opQueue_io_dataOut_0_op == 5'h3,
     _opQueue_io_dataOut_0_op == 5'h0};
  wire [2:0]        _nextSlot_active_T_8 =
    {_opQueue_io_dataOut_0_op == 5'h6,
     _opQueue_io_dataOut_0_op == 5'h4,
     _opQueue_io_dataOut_0_op == 5'h1};
  wire [2:0]        _nextSlot_active_T_13 =
    {_opQueue_io_dataOut_0_op == 5'hC,
     _opQueue_io_dataOut_0_op == 5'h7,
     _opQueue_io_dataOut_0_op == 5'h2};
  wire              _nextSlot_unitStride_T_16 = _opQueue_io_dataOut_0_sew == 3'h0;
  wire              _nextSlot_unitStride_T_7 = _opQueue_io_dataOut_0_sew == 3'h1;
  wire              _nextSlot_unitStride_T_8 = _opQueue_io_dataOut_0_sew == 3'h2;
  reg               readFired_valid;
  reg  [1:0]        readFired_bits_bus;
  reg  [27:0]       readFired_bits_lineAddr;
  reg  [4:0]        slot_op;
  reg  [4:0]        slot_rd;
  reg               slot_store;
  reg  [31:0]       slot_pc;
  reg  [31:0]       slot_baseAddr;
  reg               slot_active_0;
  reg               slot_active_1;
  reg               slot_active_2;
  reg               slot_active_3;
  reg               slot_active_4;
  reg               slot_active_5;
  reg               slot_active_6;
  reg               slot_active_7;
  reg               slot_active_8;
  reg               slot_active_9;
  reg               slot_active_10;
  reg               slot_active_11;
  reg               slot_active_12;
  reg               slot_active_13;
  reg               slot_active_14;
  reg               slot_active_15;
  reg  [31:0]       slot_addrs_0;
  reg  [31:0]       slot_addrs_1;
  reg  [31:0]       slot_addrs_2;
  reg  [31:0]       slot_addrs_3;
  reg  [31:0]       slot_addrs_4;
  reg  [31:0]       slot_addrs_5;
  reg  [31:0]       slot_addrs_6;
  reg  [31:0]       slot_addrs_7;
  reg  [31:0]       slot_addrs_8;
  reg  [31:0]       slot_addrs_9;
  reg  [31:0]       slot_addrs_10;
  reg  [31:0]       slot_addrs_11;
  reg  [31:0]       slot_addrs_12;
  reg  [31:0]       slot_addrs_13;
  reg  [31:0]       slot_addrs_14;
  reg  [31:0]       slot_addrs_15;
  reg  [7:0]        slot_data_0;
  reg  [7:0]        slot_data_1;
  reg  [7:0]        slot_data_2;
  reg  [7:0]        slot_data_3;
  reg  [7:0]        slot_data_4;
  reg  [7:0]        slot_data_5;
  reg  [7:0]        slot_data_6;
  reg  [7:0]        slot_data_7;
  reg  [7:0]        slot_data_8;
  reg  [7:0]        slot_data_9;
  reg  [7:0]        slot_data_10;
  reg  [7:0]        slot_data_11;
  reg  [7:0]        slot_data_12;
  reg  [7:0]        slot_data_13;
  reg  [7:0]        slot_data_14;
  reg  [7:0]        slot_data_15;
  reg               slot_pendingWriteback;
  reg  [31:0]       slot_elemStride;
  reg  [31:0]       slot_segmentStride;
  reg  [2:0]        slot_elemWidth;
  reg  [2:0]        slot_sew;
  reg  [2:0]        slot_indexParitions;
  reg  [2:0]        slot_vectorLoop_subvector_curr;
  reg  [2:0]        slot_vectorLoop_subvector_max;
  reg  [3:0]        slot_vectorLoop_segment_curr;
  reg  [3:0]        slot_vectorLoop_segment_max;
  reg  [3:0]        slot_vectorLoop_lmul_curr;
  reg  [3:0]        slot_vectorLoop_lmul_max;
  reg  [4:0]        slot_vectorLoop_rdStart;
  reg  [4:0]        slot_vectorLoop_rd;
  wire              io_rvv2lsu_0_ready_0 =
    slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max;
  wire              _vectorUpdatedSlot_indices_T_3 =
    slot_indexParitions == 3'h2 & slot_vectorLoop_lmul_curr[0];
  wire              _vectorUpdatedSlot_indices_T_15 = slot_indexParitions == 3'h4;
  wire              _vectorUpdatedSlot_indices_T_8 =
    _vectorUpdatedSlot_indices_T_15 & slot_vectorLoop_lmul_curr[1:0] == 2'h1;
  wire              _vectorUpdatedSlot_indices_T_13 =
    _vectorUpdatedSlot_indices_T_15 & slot_vectorLoop_lmul_curr[1:0] == 2'h2;
  wire              _vectorUpdatedSlot_indices_T_18 =
    _vectorUpdatedSlot_indices_T_15 & (&(slot_vectorLoop_lmul_curr[1:0]));
  wire              _writebackUpdatedSlot_result_baseAddr_T_1 = slot_op == 5'hD;
  wire              _writebackUpdatedSlot_result_baseAddr_T_10 = slot_op == 5'hE;
  wire              _writebackUpdatedSlot_result_baseAddr_T_2 = slot_op == 5'h11;
  wire              _writebackUpdatedSlot_result_baseAddr_T_11 = slot_op == 5'h12;
  wire              _scalarStoreComplete_T_58 = slot_op == 5'hF;
  wire              _scalarStoreComplete_T_59 = slot_op == 5'h10;
  wire              _scalarStoreComplete_T_62 = slot_op == 5'h13;
  wire              _scalarStoreComplete_T_63 = slot_op == 5'h14;
  wire [1:0]        _vectorUpdatedSlot_updateAddrs_T_2 =
    {_writebackUpdatedSlot_result_baseAddr_T_2,
     _writebackUpdatedSlot_result_baseAddr_T_1};
  wire              _writebackUpdatedSlot_result_baseAddr_T_17 = slot_elemWidth == 3'h0;
  wire              _writebackUpdatedSlot_result_baseAddr_T_21 = slot_elemWidth == 3'h5;
  wire              _writebackUpdatedSlot_result_baseAddr_T_25 = slot_elemWidth == 3'h6;
  wire [1:0]        _vectorUpdatedSlot_updateAddrs_T_384 =
    {_writebackUpdatedSlot_result_baseAddr_T_11,
     _writebackUpdatedSlot_result_baseAddr_T_10};
  wire [3:0]        _vectorUpdatedSlot_updateAddrs_T_768 =
    {_scalarStoreComplete_T_63,
     _scalarStoreComplete_T_62,
     _scalarStoreComplete_T_59,
     _scalarStoreComplete_T_58};
  wire              _vectorUpdatedSlot_updateAddrs_T_770 = slot_sew == 3'h0;
  wire              _vectorUpdatedSlot_updateAddrs_T_803 = slot_sew == 3'h1;
  wire              _vectorUpdatedSlot_updateAddrs_T_868 = slot_sew == 3'h2;
  reg               faultReg_valid;
  reg               faultReg_bits_info_write;
  reg  [31:0]       faultReg_bits_info_addr;
  reg  [31:0]       faultReg_bits_info_epc;
  reg  [4:0]        faultReg_bits_rd;
  reg  [4:0]        faultReg_bits_op;
  reg               faultReg_bits_store;
  wire              loadUpdatedSlot_lineActive_0 =
    slot_active_0 & slot_addrs_0[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_1 =
    slot_active_1 & slot_addrs_1[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_2 =
    slot_active_2 & slot_addrs_2[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_3 =
    slot_active_3 & slot_addrs_3[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_4 =
    slot_active_4 & slot_addrs_4[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_5 =
    slot_active_5 & slot_addrs_5[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_6 =
    slot_active_6 & slot_addrs_6[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_7 =
    slot_active_7 & slot_addrs_7[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_8 =
    slot_active_8 & slot_addrs_8[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_9 =
    slot_active_9 & slot_addrs_9[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_10 =
    slot_active_10 & slot_addrs_10[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_11 =
    slot_active_11 & slot_addrs_11[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_12 =
    slot_active_12 & slot_addrs_12[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_13 =
    slot_active_13 & slot_addrs_13[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_14 =
    slot_active_14 & slot_addrs_14[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_lineActive_15 =
    slot_active_15 & slot_addrs_15[31:4] == readFired_bits_lineAddr;
  wire              loadUpdatedSlot_active_0 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_0) & slot_active_0;
  wire              loadUpdatedSlot_active_1 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_1) & slot_active_1;
  wire              loadUpdatedSlot_active_2 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_2) & slot_active_2;
  wire              loadUpdatedSlot_active_3 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_3) & slot_active_3;
  wire              loadUpdatedSlot_active_4 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_4) & slot_active_4;
  wire              loadUpdatedSlot_active_5 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_5) & slot_active_5;
  wire              loadUpdatedSlot_active_6 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_6) & slot_active_6;
  wire              loadUpdatedSlot_active_7 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_7) & slot_active_7;
  wire              loadUpdatedSlot_active_8 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_8) & slot_active_8;
  wire              loadUpdatedSlot_active_9 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_9) & slot_active_9;
  wire              loadUpdatedSlot_active_10 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_10) & slot_active_10;
  wire              loadUpdatedSlot_active_11 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_11) & slot_active_11;
  wire              loadUpdatedSlot_active_12 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_12) & slot_active_12;
  wire              loadUpdatedSlot_active_13 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_13) & slot_active_13;
  wire              loadUpdatedSlot_active_14 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_14) & slot_active_14;
  wire              loadUpdatedSlot_active_15 =
    (~readFired_valid | ~loadUpdatedSlot_lineActive_15) & slot_active_15;
  wire [31:0]       targetAddress_bits =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
    & loadUpdatedSlot_active_0
    & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_0[31:4])
      ? slot_addrs_0
      : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
        & loadUpdatedSlot_active_1
        & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_1[31:4])
          ? slot_addrs_1
          : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
            & loadUpdatedSlot_active_2
            & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_2[31:4])
              ? slot_addrs_2
              : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                & loadUpdatedSlot_active_3
                & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_3[31:4])
                  ? slot_addrs_3
                  : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                    & loadUpdatedSlot_active_4
                    & (~readFired_valid | readFired_bits_lineAddr != slot_addrs_4[31:4])
                      ? slot_addrs_4
                      : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                        & loadUpdatedSlot_active_5
                        & (~readFired_valid
                           | readFired_bits_lineAddr != slot_addrs_5[31:4])
                          ? slot_addrs_5
                          : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                            & loadUpdatedSlot_active_6
                            & (~readFired_valid
                               | readFired_bits_lineAddr != slot_addrs_6[31:4])
                              ? slot_addrs_6
                              : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                & loadUpdatedSlot_active_7
                                & (~readFired_valid
                                   | readFired_bits_lineAddr != slot_addrs_7[31:4])
                                  ? slot_addrs_7
                                  : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                    & loadUpdatedSlot_active_8
                                    & (~readFired_valid
                                       | readFired_bits_lineAddr != slot_addrs_8[31:4])
                                      ? slot_addrs_8
                                      : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                        & loadUpdatedSlot_active_9
                                        & (~readFired_valid
                                           | readFired_bits_lineAddr != slot_addrs_9[31:4])
                                          ? slot_addrs_9
                                          : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                            & loadUpdatedSlot_active_10
                                            & (~readFired_valid
                                               | readFired_bits_lineAddr != slot_addrs_10[31:4])
                                              ? slot_addrs_10
                                              : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                                & loadUpdatedSlot_active_11
                                                & (~readFired_valid
                                                   | readFired_bits_lineAddr != slot_addrs_11[31:4])
                                                  ? slot_addrs_11
                                                  : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                                    & loadUpdatedSlot_active_12
                                                    & (~readFired_valid
                                                       | readFired_bits_lineAddr != slot_addrs_12[31:4])
                                                      ? slot_addrs_12
                                                      : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                                        & loadUpdatedSlot_active_13
                                                        & (~readFired_valid
                                                           | readFired_bits_lineAddr != slot_addrs_13[31:4])
                                                          ? slot_addrs_13
                                                          : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                                            & loadUpdatedSlot_active_14
                                                            & (~readFired_valid
                                                               | readFired_bits_lineAddr != slot_addrs_14[31:4])
                                                              ? slot_addrs_14
                                                              : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
                                                                & loadUpdatedSlot_active_15
                                                                & (~readFired_valid
                                                                   | readFired_bits_lineAddr != slot_addrs_15[31:4])
                                                                  ? slot_addrs_15
                                                                  : 32'h0;
  wire [31:0]       targetLineAddr = {targetAddress_bits[31:4], 4'h0};
  wire              itcm = targetLineAddr < 32'h2000;
  wire              dtcm = (|(targetAddress_bits[31:16])) & targetLineAddr < 32'h18000;
  wire              peri = targetLineAddr > 32'h2FFFF & targetLineAddr < 32'h31000;
  wire              canScatter =
    slot_store
    & ({_scalarStoreComplete_T_63,
        _scalarStoreComplete_T_62,
        _writebackUpdatedSlot_result_baseAddr_T_11,
        _writebackUpdatedSlot_result_baseAddr_T_2,
        _scalarStoreComplete_T_59,
        _scalarStoreComplete_T_58,
        _writebackUpdatedSlot_result_baseAddr_T_10,
        _writebackUpdatedSlot_result_baseAddr_T_1} == 8'h0
       | slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max);
  wire              lineActive_0 =
    canScatter & slot_active_0 & slot_addrs_0[31:4] == targetAddress_bits[31:4];
  wire              lineActive_1 =
    canScatter & slot_active_1 & slot_addrs_1[31:4] == targetAddress_bits[31:4];
  wire              lineActive_2 =
    canScatter & slot_active_2 & slot_addrs_2[31:4] == targetAddress_bits[31:4];
  wire              lineActive_3 =
    canScatter & slot_active_3 & slot_addrs_3[31:4] == targetAddress_bits[31:4];
  wire              lineActive_4 =
    canScatter & slot_active_4 & slot_addrs_4[31:4] == targetAddress_bits[31:4];
  wire              lineActive_5 =
    canScatter & slot_active_5 & slot_addrs_5[31:4] == targetAddress_bits[31:4];
  wire              lineActive_6 =
    canScatter & slot_active_6 & slot_addrs_6[31:4] == targetAddress_bits[31:4];
  wire              lineActive_7 =
    canScatter & slot_active_7 & slot_addrs_7[31:4] == targetAddress_bits[31:4];
  wire              lineActive_8 =
    canScatter & slot_active_8 & slot_addrs_8[31:4] == targetAddress_bits[31:4];
  wire              lineActive_9 =
    canScatter & slot_active_9 & slot_addrs_9[31:4] == targetAddress_bits[31:4];
  wire              lineActive_10 =
    canScatter & slot_active_10 & slot_addrs_10[31:4] == targetAddress_bits[31:4];
  wire              lineActive_11 =
    canScatter & slot_active_11 & slot_addrs_11[31:4] == targetAddress_bits[31:4];
  wire              lineActive_12 =
    canScatter & slot_active_12 & slot_addrs_12[31:4] == targetAddress_bits[31:4];
  wire              lineActive_13 =
    canScatter & slot_active_13 & slot_addrs_13[31:4] == targetAddress_bits[31:4];
  wire              lineActive_14 =
    canScatter & slot_active_14 & slot_addrs_14[31:4] == targetAddress_bits[31:4];
  wire              lineActive_15 =
    canScatter & slot_active_15 & slot_addrs_15[31:4] == targetAddress_bits[31:4];
  wire [15:0]       valueSet_1 = lineActive_0 ? 16'h1 << slot_addrs_0[3:0] : 16'h0;
  wire [15:0]       validMatrix_1 = lineActive_1 ? 16'h1 << slot_addrs_1[3:0] : 16'h0;
  wire [15:0]       validMatrix_2 = lineActive_2 ? 16'h1 << slot_addrs_2[3:0] : 16'h0;
  wire [15:0]       validMatrix_3 = lineActive_3 ? 16'h1 << slot_addrs_3[3:0] : 16'h0;
  wire [15:0]       validMatrix_4 = lineActive_4 ? 16'h1 << slot_addrs_4[3:0] : 16'h0;
  wire [15:0]       validMatrix_5 = lineActive_5 ? 16'h1 << slot_addrs_5[3:0] : 16'h0;
  wire [15:0]       validMatrix_6 = lineActive_6 ? 16'h1 << slot_addrs_6[3:0] : 16'h0;
  wire [15:0]       validMatrix_7 = lineActive_7 ? 16'h1 << slot_addrs_7[3:0] : 16'h0;
  wire [15:0]       validMatrix_8 = lineActive_8 ? 16'h1 << slot_addrs_8[3:0] : 16'h0;
  wire [15:0]       validMatrix_9 = lineActive_9 ? 16'h1 << slot_addrs_9[3:0] : 16'h0;
  wire [15:0]       validMatrix_10 = lineActive_10 ? 16'h1 << slot_addrs_10[3:0] : 16'h0;
  wire [15:0]       validMatrix_11 = lineActive_11 ? 16'h1 << slot_addrs_11[3:0] : 16'h0;
  wire [15:0]       validMatrix_12 = lineActive_12 ? 16'h1 << slot_addrs_12[3:0] : 16'h0;
  wire [15:0]       validMatrix_13 = lineActive_13 ? 16'h1 << slot_addrs_13[3:0] : 16'h0;
  wire [15:0]       validMatrix_14 = lineActive_14 ? 16'h1 << slot_addrs_14[3:0] : 16'h0;
  wire [15:0]       valueSet_2 = valueSet_1 | validMatrix_1;
  wire [15:0]       valueSet_3 = valueSet_2 | validMatrix_2;
  wire [15:0]       valueSet_4 = valueSet_3 | validMatrix_3;
  wire [15:0]       valueSet_5 = valueSet_4 | validMatrix_4;
  wire [15:0]       valueSet_6 = valueSet_5 | validMatrix_5;
  wire [15:0]       valueSet_7 = valueSet_6 | validMatrix_6;
  wire [15:0]       valueSet_8 = valueSet_7 | validMatrix_7;
  wire [15:0]       valueSet_9 = valueSet_8 | validMatrix_8;
  wire [15:0]       valueSet_10 = valueSet_9 | validMatrix_9;
  wire [15:0]       valueSet_11 = valueSet_10 | validMatrix_10;
  wire [15:0]       valueSet_12 = valueSet_11 | validMatrix_11;
  wire [15:0]       valueSet_13 = valueSet_12 | validMatrix_12;
  wire [15:0]       valueSet_14 = valueSet_13 | validMatrix_13;
  wire [15:0]       selectionMatrix_1 = validMatrix_1 & ~valueSet_1;
  wire [15:0]       selectionMatrix_2 = validMatrix_2 & ~valueSet_2;
  wire [15:0]       selectionMatrix_3 = validMatrix_3 & ~valueSet_3;
  wire [15:0]       selectionMatrix_4 = validMatrix_4 & ~valueSet_4;
  wire [15:0]       selectionMatrix_5 = validMatrix_5 & ~valueSet_5;
  wire [15:0]       selectionMatrix_6 = validMatrix_6 & ~valueSet_6;
  wire [15:0]       selectionMatrix_7 = validMatrix_7 & ~valueSet_7;
  wire [15:0]       selectionMatrix_8 = validMatrix_8 & ~valueSet_8;
  wire [15:0]       selectionMatrix_9 = validMatrix_9 & ~valueSet_9;
  wire [15:0]       selectionMatrix_10 = validMatrix_10 & ~valueSet_10;
  wire [15:0]       selectionMatrix_11 = validMatrix_11 & ~valueSet_11;
  wire [15:0]       selectionMatrix_12 = validMatrix_12 & ~valueSet_12;
  wire [15:0]       selectionMatrix_13 = validMatrix_13 & ~valueSet_13;
  wire [15:0]       selectionMatrix_14 = validMatrix_14 & ~valueSet_14;
  wire [15:0]       selectionMatrix_15 =
    (lineActive_15 ? 16'h1 << slot_addrs_15[3:0] : 16'h0)
    & ~(valueSet_14 | validMatrix_14);
  wire [15:0]       _resultMask_T_14 =
    valueSet_1 | selectionMatrix_1 | selectionMatrix_2 | selectionMatrix_3
    | selectionMatrix_4 | selectionMatrix_5 | selectionMatrix_6 | selectionMatrix_7
    | selectionMatrix_8 | selectionMatrix_9 | selectionMatrix_10 | selectionMatrix_11
    | selectionMatrix_12 | selectionMatrix_13 | selectionMatrix_14 | selectionMatrix_15;
  wire [7:0]        wdata_0 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h0
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h0
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h0
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h0
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h0
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h0
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h0
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h0
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h0
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h0
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h0
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h0
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h0
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h0
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h0
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h0
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_1 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h1
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h1
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h1
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h1
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h1
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h1
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h1
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h1
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h1
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h1
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h1
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h1
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h1
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h1
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h1
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h1
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_2 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h2
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h2
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h2
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h2
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h2
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h2
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h2
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h2
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h2
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h2
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h2
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h2
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h2
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h2
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h2
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h2
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_3 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h3
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h3
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h3
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h3
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h3
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h3
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h3
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h3
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h3
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h3
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h3
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h3
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h3
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h3
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h3
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h3
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_4 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h4
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h4
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h4
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h4
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h4
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h4
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h4
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h4
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h4
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h4
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h4
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h4
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h4
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h4
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h4
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h4
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_5 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h5
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h5
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h5
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h5
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h5
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h5
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h5
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h5
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h5
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h5
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h5
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h5
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h5
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h5
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h5
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h5
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_6 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h6
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h6
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h6
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h6
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h6
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h6
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h6
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h6
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h6
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h6
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h6
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h6
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h6
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h6
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h6
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h6
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_7 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h7
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h7
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h7
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h7
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h7
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h7
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h7
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h7
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h7
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h7
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h7
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h7
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h7
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h7
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h7
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h7
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_8 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h8
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h8
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h8
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h8
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h8
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h8
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h8
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h8
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h8
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h8
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h8
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h8
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h8
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h8
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h8
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h8
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_9 =
    lineActive_0 & slot_addrs_0[3:0] == 4'h9
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'h9
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'h9
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'h9
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'h9
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'h9
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'h9
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'h9
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'h9
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'h9
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'h9
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'h9
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'h9
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'h9
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'h9
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'h9
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_10 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hA
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hA
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hA
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hA
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hA
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hA
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hA
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hA
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hA
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hA
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hA
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hA
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hA
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hA
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hA
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hA
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_11 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hB
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hB
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hB
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hB
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hB
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hB
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hB
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hB
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hB
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hB
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hB
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hB
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hB
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hB
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hB
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hB
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_12 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hC
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hC
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hC
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hC
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hC
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hC
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hC
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hC
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hC
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hC
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hC
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hC
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hC
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hC
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hC
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hC
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_13 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hD
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hD
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hD
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hD
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hD
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hD
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hD
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hD
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hD
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hD
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hD
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hD
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hD
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hD
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hD
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hD
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_14 =
    lineActive_0 & slot_addrs_0[3:0] == 4'hE
      ? slot_data_0
      : lineActive_1 & slot_addrs_1[3:0] == 4'hE
          ? slot_data_1
          : lineActive_2 & slot_addrs_2[3:0] == 4'hE
              ? slot_data_2
              : lineActive_3 & slot_addrs_3[3:0] == 4'hE
                  ? slot_data_3
                  : lineActive_4 & slot_addrs_4[3:0] == 4'hE
                      ? slot_data_4
                      : lineActive_5 & slot_addrs_5[3:0] == 4'hE
                          ? slot_data_5
                          : lineActive_6 & slot_addrs_6[3:0] == 4'hE
                              ? slot_data_6
                              : lineActive_7 & slot_addrs_7[3:0] == 4'hE
                                  ? slot_data_7
                                  : lineActive_8 & slot_addrs_8[3:0] == 4'hE
                                      ? slot_data_8
                                      : lineActive_9 & slot_addrs_9[3:0] == 4'hE
                                          ? slot_data_9
                                          : lineActive_10 & slot_addrs_10[3:0] == 4'hE
                                              ? slot_data_10
                                              : lineActive_11 & slot_addrs_11[3:0] == 4'hE
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & slot_addrs_12[3:0] == 4'hE
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & slot_addrs_13[3:0] == 4'hE
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & slot_addrs_14[3:0] == 4'hE
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & slot_addrs_15[3:0] == 4'hE
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire [7:0]        wdata_15 =
    lineActive_0 & (&(slot_addrs_0[3:0]))
      ? slot_data_0
      : lineActive_1 & (&(slot_addrs_1[3:0]))
          ? slot_data_1
          : lineActive_2 & (&(slot_addrs_2[3:0]))
              ? slot_data_2
              : lineActive_3 & (&(slot_addrs_3[3:0]))
                  ? slot_data_3
                  : lineActive_4 & (&(slot_addrs_4[3:0]))
                      ? slot_data_4
                      : lineActive_5 & (&(slot_addrs_5[3:0]))
                          ? slot_data_5
                          : lineActive_6 & (&(slot_addrs_6[3:0]))
                              ? slot_data_6
                              : lineActive_7 & (&(slot_addrs_7[3:0]))
                                  ? slot_data_7
                                  : lineActive_8 & (&(slot_addrs_8[3:0]))
                                      ? slot_data_8
                                      : lineActive_9 & (&(slot_addrs_9[3:0]))
                                          ? slot_data_9
                                          : lineActive_10 & (&(slot_addrs_10[3:0]))
                                              ? slot_data_10
                                              : lineActive_11 & (&(slot_addrs_11[3:0]))
                                                  ? slot_data_11
                                                  : lineActive_12
                                                    & (&(slot_addrs_12[3:0]))
                                                      ? slot_data_12
                                                      : lineActive_13
                                                        & (&(slot_addrs_13[3:0]))
                                                          ? slot_data_13
                                                          : lineActive_14
                                                            & (&(slot_addrs_14[3:0]))
                                                              ? slot_data_14
                                                              : lineActive_15
                                                                & (&(slot_addrs_15[3:0]))
                                                                  ? slot_data_15
                                                                  : 8'h0;
  wire              wordAligned = targetAddress_bits[1:0] == 2'h0;
  wire              _alignedAddress_T_1 = slot_op == 5'h3;
  wire              _alignedAddress_T_2 = slot_op == 5'h5;
  wire [2:0]        _size_T_3 = {_alignedAddress_T_2, _alignedAddress_T_1, ~(|slot_op)};
  wire              _alignedAddress_T_5 = slot_op == 5'h1;
  wire              _alignedAddress_T_6 = slot_op == 5'h4;
  wire              _alignedAddress_T_7 = slot_op == 5'h6;
  wire [2:0]        _size_T_8 =
    {_alignedAddress_T_7, _alignedAddress_T_6, _alignedAddress_T_5};
  wire              _alignedAddress_T_11 = slot_op == 5'h2;
  wire              _alignedAddress_T_12 = slot_op == 5'h7;
  wire              _alignedAddress_T_13 = slot_op == 5'hC;
  wire [2:0]        _size_T_14 =
    {_alignedAddress_T_13, _alignedAddress_T_12, _alignedAddress_T_11};
  wire [7:0]        _size_T_25 =
    {_scalarStoreComplete_T_63,
     _scalarStoreComplete_T_62,
     _writebackUpdatedSlot_result_baseAddr_T_11,
     _writebackUpdatedSlot_result_baseAddr_T_2,
     _scalarStoreComplete_T_59,
     _scalarStoreComplete_T_58,
     _writebackUpdatedSlot_result_baseAddr_T_10,
     _writebackUpdatedSlot_result_baseAddr_T_1};
  wire [2:0]        _alignedAddress_T_3 =
    {_alignedAddress_T_2, _alignedAddress_T_1, ~(|slot_op)};
  wire              _alignedAddress_T_10 =
    (|{_alignedAddress_T_7, _alignedAddress_T_6, _alignedAddress_T_5})
    & ~(targetAddress_bits[0]);
  wire              _alignedAddress_T_16 =
    (|{_alignedAddress_T_13, _alignedAddress_T_12, _alignedAddress_T_11}) & wordAligned;
  wire              _ibusFault_valid_T_3 =
    loadUpdatedSlot_active_0 | loadUpdatedSlot_active_1;
  wire              io_ibus_valid_0 =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
    & (_ibusFault_valid_T_3 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
       | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5 | loadUpdatedSlot_active_6
       | loadUpdatedSlot_active_7 | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
       | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11 | loadUpdatedSlot_active_12
       | loadUpdatedSlot_active_13 | loadUpdatedSlot_active_14
       | loadUpdatedSlot_active_15) & itcm & ~slot_store & ~faultReg_valid;
  wire              _io_active_T = slot_active_0 | slot_active_1;
  wire              io_dbus_valid_0 =
    dtcm
    & (slot_store
         ? slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
           & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
              | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
              | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
              | slot_active_14 | slot_active_15)
         : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
           & (_ibusFault_valid_T_3 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
              | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5
              | loadUpdatedSlot_active_6 | loadUpdatedSlot_active_7
              | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
              | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11
              | loadUpdatedSlot_active_12 | loadUpdatedSlot_active_13
              | loadUpdatedSlot_active_14 | loadUpdatedSlot_active_15)) & ~faultReg_valid;
  wire              io_ebus_dbus_valid_0 =
    (~(itcm | dtcm | peri) | peri)
    & (slot_store
         ? slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
           & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
              | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9
              | slot_active_10 | slot_active_11 | slot_active_12 | slot_active_13
              | slot_active_14 | slot_active_15)
         : slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
           & (_ibusFault_valid_T_3 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
              | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5
              | loadUpdatedSlot_active_6 | loadUpdatedSlot_active_7
              | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
              | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11
              | loadUpdatedSlot_active_12 | loadUpdatedSlot_active_13
              | loadUpdatedSlot_active_14 | loadUpdatedSlot_active_15)) & ~faultReg_valid;
  wire              ibusFired = io_ibus_valid_0 & io_ibus_ready;
  wire              ebusFired = io_ebus_dbus_valid_0 & io_ebus_dbus_ready;
  wire              slotFired = ebusFired | io_dbus_valid_0 | ibusFired;
  wire              transactionUpdatedSlot_active_0 =
    slot_store ? slot_active_0 & ~(slotFired & (|valueSet_1)) : loadUpdatedSlot_active_0;
  wire              transactionUpdatedSlot_active_1 =
    slot_store
      ? slot_active_1 & ~(slotFired & (|selectionMatrix_1))
      : loadUpdatedSlot_active_1;
  wire              transactionUpdatedSlot_active_2 =
    slot_store
      ? slot_active_2 & ~(slotFired & (|selectionMatrix_2))
      : loadUpdatedSlot_active_2;
  wire              transactionUpdatedSlot_active_3 =
    slot_store
      ? slot_active_3 & ~(slotFired & (|selectionMatrix_3))
      : loadUpdatedSlot_active_3;
  wire              transactionUpdatedSlot_active_4 =
    slot_store
      ? slot_active_4 & ~(slotFired & (|selectionMatrix_4))
      : loadUpdatedSlot_active_4;
  wire              transactionUpdatedSlot_active_5 =
    slot_store
      ? slot_active_5 & ~(slotFired & (|selectionMatrix_5))
      : loadUpdatedSlot_active_5;
  wire              transactionUpdatedSlot_active_6 =
    slot_store
      ? slot_active_6 & ~(slotFired & (|selectionMatrix_6))
      : loadUpdatedSlot_active_6;
  wire              transactionUpdatedSlot_active_7 =
    slot_store
      ? slot_active_7 & ~(slotFired & (|selectionMatrix_7))
      : loadUpdatedSlot_active_7;
  wire              transactionUpdatedSlot_active_8 =
    slot_store
      ? slot_active_8 & ~(slotFired & (|selectionMatrix_8))
      : loadUpdatedSlot_active_8;
  wire              transactionUpdatedSlot_active_9 =
    slot_store
      ? slot_active_9 & ~(slotFired & (|selectionMatrix_9))
      : loadUpdatedSlot_active_9;
  wire              transactionUpdatedSlot_active_10 =
    slot_store
      ? slot_active_10 & ~(slotFired & (|selectionMatrix_10))
      : loadUpdatedSlot_active_10;
  wire              transactionUpdatedSlot_active_11 =
    slot_store
      ? slot_active_11 & ~(slotFired & (|selectionMatrix_11))
      : loadUpdatedSlot_active_11;
  wire              transactionUpdatedSlot_active_12 =
    slot_store
      ? slot_active_12 & ~(slotFired & (|selectionMatrix_12))
      : loadUpdatedSlot_active_12;
  wire              transactionUpdatedSlot_active_13 =
    slot_store
      ? slot_active_13 & ~(slotFired & (|selectionMatrix_13))
      : loadUpdatedSlot_active_13;
  wire              transactionUpdatedSlot_active_14 =
    slot_store
      ? slot_active_14 & ~(slotFired & (|selectionMatrix_14))
      : loadUpdatedSlot_active_14;
  wire              transactionUpdatedSlot_active_15 =
    slot_store
      ? slot_active_15 & ~(slotFired & (|selectionMatrix_15))
      : loadUpdatedSlot_active_15;
  wire              lsu2RvvFire = io_lsu2rvv_0_ready & io_lsu2rvv_0_valid_0;
  wire              io_storeComplete_valid_0 =
    (slotFired & slot_store
     & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
        | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
        | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
        | slot_active_15 | slot_pendingWriteback
        | slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
        | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
        | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max)
     & ~(transactionUpdatedSlot_active_0 | transactionUpdatedSlot_active_1
         | transactionUpdatedSlot_active_2 | transactionUpdatedSlot_active_3
         | transactionUpdatedSlot_active_4 | transactionUpdatedSlot_active_5
         | transactionUpdatedSlot_active_6 | transactionUpdatedSlot_active_7
         | transactionUpdatedSlot_active_8 | transactionUpdatedSlot_active_9
         | transactionUpdatedSlot_active_10 | transactionUpdatedSlot_active_11
         | transactionUpdatedSlot_active_12 | transactionUpdatedSlot_active_13
         | transactionUpdatedSlot_active_14 | transactionUpdatedSlot_active_15
         | slot_pendingWriteback
         | slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
         | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
         | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max)
     & {_scalarStoreComplete_T_63,
        _scalarStoreComplete_T_62,
        _writebackUpdatedSlot_result_baseAddr_T_11,
        _writebackUpdatedSlot_result_baseAddr_T_2,
        _scalarStoreComplete_T_59,
        _scalarStoreComplete_T_58,
        _writebackUpdatedSlot_result_baseAddr_T_10,
        _writebackUpdatedSlot_result_baseAddr_T_1} == 8'h0 | lsu2RvvFire
     & io_lsu2rvv_0_bits_last_0) & ~io_ebus_fault_valid;
  wire [4:0]        currentOp = faultReg_valid ? faultReg_bits_op : slot_op;
  wire              io_rd_valid_0 =
    (faultReg_valid
     & (|{faultReg_bits_op == 5'h2,
          faultReg_bits_op == 5'h4,
          faultReg_bits_op == 5'h1,
          faultReg_bits_op == 5'h3,
          faultReg_bits_op == 5'h0})
     | slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
     & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
         | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
         | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
         | slot_active_15) & slot_pendingWriteback)
    & (|{currentOp == 5'h2,
         currentOp == 5'h4,
         currentOp == 5'h1,
         currentOp == 5'h3,
         currentOp == 5'h0});
  wire [31:0]       io_rd_bits_data_halfSigned =
    {{16{slot_data_1[7]}}, slot_data_1, slot_data_0};
  wire [31:0]       io_rd_bits_data_byteSigned = {{24{slot_data_0[7]}}, slot_data_0};
  wire [31:0]       _GEN_0 = {24'h0, slot_data_0};
  wire [31:0]       _GEN_1 = {16'h0, slot_data_1, slot_data_0};
  wire [4:0]        io_rd_bits_addr_0 = faultReg_valid ? faultReg_bits_rd : slot_rd;
  wire              io_rd_flt_valid_0 =
    (faultReg_valid & ~(faultReg_valid ? faultReg_bits_store : slot_store)
     | slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
     & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
         | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
         | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
         | slot_active_15) & slot_pendingWriteback) & currentOp == 5'hC;
  wire              _io_lsu2rvv_0_valid_T_21 = currentOp == 5'hD;
  wire              _io_lsu2rvv_0_valid_T_22 = currentOp == 5'hE;
  wire              _io_lsu2rvv_0_valid_T_23 = currentOp == 5'hF;
  wire              _io_lsu2rvv_0_valid_T_24 = currentOp == 5'h10;
  wire              _io_lsu2rvv_0_bits_last_T_22 = currentOp == 5'h11;
  wire              _io_lsu2rvv_0_bits_last_T_23 = currentOp == 5'h12;
  wire              _io_lsu2rvv_0_bits_last_T_24 = currentOp == 5'h13;
  wire              _io_lsu2rvv_0_bits_last_T_25 = currentOp == 5'h14;
  wire              vectorFault =
    faultReg_valid
    & (|{_io_lsu2rvv_0_bits_last_T_25,
         _io_lsu2rvv_0_bits_last_T_24,
         _io_lsu2rvv_0_bits_last_T_23,
         _io_lsu2rvv_0_bits_last_T_22,
         _io_lsu2rvv_0_valid_T_24,
         _io_lsu2rvv_0_valid_T_23,
         _io_lsu2rvv_0_valid_T_22,
         _io_lsu2rvv_0_valid_T_21});
  assign io_lsu2rvv_0_valid_0 =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
    & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
        | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
        | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
        | slot_active_15) & slot_pendingWriteback
    & (|{_io_lsu2rvv_0_bits_last_T_25,
         _io_lsu2rvv_0_bits_last_T_24,
         _io_lsu2rvv_0_bits_last_T_23,
         _io_lsu2rvv_0_bits_last_T_22,
         _io_lsu2rvv_0_valid_T_24,
         _io_lsu2rvv_0_valid_T_23,
         _io_lsu2rvv_0_valid_T_22,
         _io_lsu2rvv_0_valid_T_21}) | vectorFault;
  assign io_lsu2rvv_0_bits_last_0 =
    (slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
     & ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
         | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
         | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
         | slot_active_15) & slot_pendingWriteback | vectorFault)
    & (|{_io_lsu2rvv_0_bits_last_T_25,
         _io_lsu2rvv_0_bits_last_T_24,
         _io_lsu2rvv_0_bits_last_T_23,
         _io_lsu2rvv_0_bits_last_T_22});
  wire              writebackFired = io_rd_valid_0 | io_rd_flt_valid_0 | lsu2RvvFire;
  wire              vectorUpdate = io_rvv2lsu_0_ready_0 & io_rvv2lsu_0_valid;
  wire [2:0]        _nextSlot_max_subvector_T_23 =
    {1'h0, _nextSlot_max_subvector_T_3, 1'h0} | {_nextSlot_max_subvector_T_7, 2'h0};
  wire [1:0]        _GEN_2 =
    _nextSlot_max_subvector_T_23[1:0] | {_nextSlot_max_subvector_T_11, 1'h0};
  wire [2:0]        _nextSlot_result_indexParitions_T_20 =
    {1'h0, _nextSlot_result_indexParitions_T_2, 1'h0}
    | {_nextSlot_result_indexParitions_T_5, 2'h0};
  wire [1:0]        _GEN_3 =
    _nextSlot_result_indexParitions_T_20[1:0]
    | {_nextSlot_result_indexParitions_T_8, 1'h0};
  wire [1:0]        _nextSlot_T_18 = {_nextSlot_T_17, _nextSlot_T_16};
  wire [31:0]       _GEN_4 = {_opQueue_io_dataOut_0_data[30:0], 1'h0};
  wire [31:0]       _nextSlot_T_273 = _opQueue_io_dataOut_0_data * 32'h3;
  wire [31:0]       _GEN_5 = {_opQueue_io_dataOut_0_data[29:0], 2'h0};
  wire [31:0]       _nextSlot_T_152 = _opQueue_io_dataOut_0_data * 32'h5;
  wire [31:0]       _nextSlot_T_164 = _opQueue_io_dataOut_0_data * 32'h6;
  wire [31:0]       _nextSlot_T_176 = _opQueue_io_dataOut_0_data * 32'h7;
  wire [2:0]        _nextSlot_unitStride_T_21 =
    {1'h0, {1'h0, _nextSlot_unitStride_T_16} | {_nextSlot_unitStride_T_7, 1'h0}}
    | {_nextSlot_unitStride_T_8, 2'h0};
  wire [2:0]        _nextSlot_unitStride_T_38 =
    {1'h0, {1'h0, _nextSlot_unitStride_T_33} | {_nextSlot_unitStride_T_24, 1'h0}}
    | {_nextSlot_unitStride_T_25, 2'h0};
  wire [2:0]        nextSlot_unitStride =
    (|{_nextSlot_unitStride_T_3,
       _nextSlot_unitStride_T_2,
       _nextSlot_unitStride_T_1,
       _nextSlot_unitStride_T})
      ? {_nextSlot_unitStride_T_21[2:1],
         _nextSlot_unitStride_T_21[0]
           | ~(_nextSlot_unitStride_T_16 | _nextSlot_unitStride_T_7
               | _nextSlot_unitStride_T_8)}
      : {_nextSlot_unitStride_T_38[2:1],
         _nextSlot_unitStride_T_38[0]
           | ~(_nextSlot_unitStride_T_33 | _nextSlot_unitStride_T_24
               | _nextSlot_unitStride_T_25)};
  wire [5:0]        _GEN_6 = {3'h0, nextSlot_unitStride};
  wire [6:0]        _nextSlot_result_vectorLoop_T_39 =
    7'h1
    << (_opQueue_io_dataOut_0_emul_data[2] ? 2'h0 : _opQueue_io_dataOut_0_emul_data[1:0]);
  wire [31:0]       _GEN_7 = {slot_elemStride[27:0], 4'h0};
  wire              _GEN_8 =
    _writebackUpdatedSlot_result_baseAddr_T_17
    | _writebackUpdatedSlot_result_baseAddr_T_21
    | _writebackUpdatedSlot_result_baseAddr_T_25;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_423 = slot_elemStride * 32'h9;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_427 = slot_elemStride * 32'hA;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_431 = slot_elemStride * 32'hB;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_435 = slot_elemStride * 32'hC;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_439 = slot_elemStride * 32'hD;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_443 = slot_elemStride * 32'hE;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_447 = slot_elemStride * 32'hF;
  wire [31:0]       _vectorUpdatedSlot_segmentBaseAddr_T_2 =
    slot_baseAddr + slot_segmentStride * {28'h0, slot_vectorLoop_segment_curr};
  wire [63:0]       _vectorUpdatedSlot_indices_T_29 =
    _vectorUpdatedSlot_indices_T_3 ? io_rvv2lsu_0_bits_idx_bits_data[127:64] : 64'h0;
  wire [127:0]      vectorUpdatedSlot_indices =
    {64'h0,
     _vectorUpdatedSlot_indices_T_29[63:32],
     _vectorUpdatedSlot_indices_T_29[31:0]
       | (_vectorUpdatedSlot_indices_T_8 ? io_rvv2lsu_0_bits_idx_bits_data[63:32] : 32'h0)
       | (_vectorUpdatedSlot_indices_T_13
            ? io_rvv2lsu_0_bits_idx_bits_data[95:64]
            : 32'h0)
       | (_vectorUpdatedSlot_indices_T_18
            ? io_rvv2lsu_0_bits_idx_bits_data[127:96]
            : 32'h0)}
    | (_vectorUpdatedSlot_indices_T_3 | _vectorUpdatedSlot_indices_T_8
       | _vectorUpdatedSlot_indices_T_13 | _vectorUpdatedSlot_indices_T_18
         ? 128'h0
         : io_rvv2lsu_0_bits_idx_bits_data);
  wire [31:0]       _GEN_9 = {slot_elemStride[30:0], 1'h0};
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_639 = slot_elemStride * 32'h3;
  wire [31:0]       _GEN_10 = {slot_elemStride[29:0], 2'h0};
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_518 = slot_elemStride * 32'h5;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_530 = slot_elemStride * 32'h6;
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_542 = slot_elemStride * 32'h7;
  wire [31:0]       _GEN_11 = {slot_elemStride[28:0], 3'h0};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_0 =
    {16'h0, vectorUpdatedSlot_indices[15:0]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_1 =
    {16'h0, vectorUpdatedSlot_indices[31:16]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_2 =
    {16'h0, vectorUpdatedSlot_indices[47:32]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_3 =
    {16'h0, vectorUpdatedSlot_indices[63:48]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_4 =
    {16'h0, vectorUpdatedSlot_indices[79:64]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_5 =
    {16'h0, vectorUpdatedSlot_indices[95:80]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_6 =
    {16'h0, vectorUpdatedSlot_indices[111:96]};
  wire [31:0]       vectorUpdatedSlot_updateAddrs_indices16_7 =
    {16'h0, vectorUpdatedSlot_indices[127:112]};
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_881 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[7:0]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_0
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[31:0]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_897 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[15:8]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_1
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[63:32]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_913 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[23:16]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_2
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[95:64]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_929 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[31:24]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_3
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[127:96]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_840 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[39:32]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_4
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[31:0]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_848 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[47:40]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_5
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[63:32]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_856 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[55:48]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_6
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[95:64]
            : 32'h0));
  wire [31:0]       _vectorUpdatedSlot_updateAddrs_T_864 =
    _vectorUpdatedSlot_segmentBaseAddr_T_2
    + ((_writebackUpdatedSlot_result_baseAddr_T_17
          ? {24'h0, vectorUpdatedSlot_indices[63:56]}
          : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_21
            ? vectorUpdatedSlot_updateAddrs_indices16_7
            : 32'h0)
       | (_writebackUpdatedSlot_result_baseAddr_T_25
            ? vectorUpdatedSlot_indices[127:96]
            : 32'h0));
  wire              vectorUpdatedSlot_updateAddrs_defaultSel_3 =
    {_writebackUpdatedSlot_result_baseAddr_T_2,
     _writebackUpdatedSlot_result_baseAddr_T_1,
     _writebackUpdatedSlot_result_baseAddr_T_11,
     _writebackUpdatedSlot_result_baseAddr_T_10,
     _scalarStoreComplete_T_63,
     _scalarStoreComplete_T_62,
     _scalarStoreComplete_T_59,
     _scalarStoreComplete_T_58} == 8'h0;
  wire              _flushCmd_T_6 =
    _ops_T & (|{_ops_T_3, _ops_T_2, flushCmd_result_fencei});
  wire              _flushCmd_T_7 = flushCmd_valid & io_flush_ready;
  wire [15:0]       nextSlot_active =
    {15'h0, |_nextSlot_active_T_3} | ((|_nextSlot_active_T_8) ? 16'h3 : 16'h0)
    | ((|_nextSlot_active_T_13) ? 16'hF : 16'h0);
  wire [3:0][127:0] _GEN_12 =
    {{128'h0}, {io_ebus_dbus_rdata}, {io_dbus_rdata}, {io_ibus_rdata}};
  wire [127:0]      readData = _GEN_12[readFired_bits_bus];
  wire              vectorUpdatedSlot_shouldUpdate =
    (|{_writebackUpdatedSlot_result_baseAddr_T_11,
       _writebackUpdatedSlot_result_baseAddr_T_2,
       _writebackUpdatedSlot_result_baseAddr_T_10,
       _writebackUpdatedSlot_result_baseAddr_T_1,
       slot_vectorLoop_subvector_max}) | io_rvv2lsu_0_bits_idx_valid;
  wire              _vectorUpdatedSlot_newActiveBytes_T_11 =
    vectorUpdatedSlot_shouldUpdate
    & (|{_scalarStoreComplete_T_63,
         _scalarStoreComplete_T_62,
         _writebackUpdatedSlot_result_baseAddr_T_11,
         _writebackUpdatedSlot_result_baseAddr_T_2,
         _scalarStoreComplete_T_59,
         _scalarStoreComplete_T_58,
         _writebackUpdatedSlot_result_baseAddr_T_10,
         _writebackUpdatedSlot_result_baseAddr_T_1}) & io_rvv2lsu_0_bits_mask_valid;
  wire              vectorUpdatedSlot_newActiveBytes_0 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[0];
  wire              vectorUpdatedSlot_newActiveBytes_1 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[1];
  wire              vectorUpdatedSlot_newActiveBytes_2 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[2];
  wire              vectorUpdatedSlot_newActiveBytes_3 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[3];
  wire              vectorUpdatedSlot_newActiveBytes_4 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[4];
  wire              vectorUpdatedSlot_newActiveBytes_5 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[5];
  wire              vectorUpdatedSlot_newActiveBytes_6 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[6];
  wire              vectorUpdatedSlot_newActiveBytes_7 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[7];
  wire              vectorUpdatedSlot_newActiveBytes_8 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[8];
  wire              vectorUpdatedSlot_newActiveBytes_9 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[9];
  wire              vectorUpdatedSlot_newActiveBytes_10 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[10];
  wire              vectorUpdatedSlot_newActiveBytes_11 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[11];
  wire              vectorUpdatedSlot_newActiveBytes_12 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[12];
  wire              vectorUpdatedSlot_newActiveBytes_13 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[13];
  wire              vectorUpdatedSlot_newActiveBytes_14 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[14];
  wire              vectorUpdatedSlot_newActiveBytes_15 =
    _vectorUpdatedSlot_newActiveBytes_T_11 & io_rvv2lsu_0_bits_mask_bits[15];
  wire              _vectorUpdatedSlot_T_43 =
    vectorUpdatedSlot_shouldUpdate
    & (|{_scalarStoreComplete_T_63,
         _scalarStoreComplete_T_62,
         _writebackUpdatedSlot_result_baseAddr_T_11,
         _writebackUpdatedSlot_result_baseAddr_T_2,
         _scalarStoreComplete_T_59,
         _scalarStoreComplete_T_58,
         _writebackUpdatedSlot_result_baseAddr_T_10,
         _writebackUpdatedSlot_result_baseAddr_T_1}) & io_rvv2lsu_0_bits_vregfile_valid;
  wire [15:0][7:0]  _GEN_13 =
    {{readData[127:120]},
     {readData[119:112]},
     {readData[111:104]},
     {readData[103:96]},
     {readData[95:88]},
     {readData[87:80]},
     {readData[79:72]},
     {readData[71:64]},
     {readData[63:56]},
     {readData[55:48]},
     {readData[47:40]},
     {readData[39:32]},
     {readData[31:24]},
     {readData[23:16]},
     {readData[15:8]},
     {readData[7:0]}};
  wire              _readFired_T_1 = io_dbus_valid_0 & ~slot_store;
  wire              _readFired_T_3 = ebusFired & ~slot_store;
  wire              ibusFault_valid =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
    & (_ibusFault_valid_T_3 | loadUpdatedSlot_active_2 | loadUpdatedSlot_active_3
       | loadUpdatedSlot_active_4 | loadUpdatedSlot_active_5 | loadUpdatedSlot_active_6
       | loadUpdatedSlot_active_7 | loadUpdatedSlot_active_8 | loadUpdatedSlot_active_9
       | loadUpdatedSlot_active_10 | loadUpdatedSlot_active_11 | loadUpdatedSlot_active_12
       | loadUpdatedSlot_active_13 | loadUpdatedSlot_active_14
       | loadUpdatedSlot_active_15) & itcm & slot_store;
  wire              _io_active_T_18 =
    slot_vectorLoop_segment_curr == slot_vectorLoop_segment_max;
  wire              _io_active_T_21 =
    slot_vectorLoop_lmul_curr == slot_vectorLoop_lmul_max;
  wire [3:0]        _writebackUpdatedSlot_vectorLoopNext_result_rd_T_2 =
    slot_vectorLoop_lmul_curr + 4'h1;
  wire [3:0]        writebackUpdatedSlot_vectorLoopNext_result_lmul_y =
    _io_active_T_21 ? 4'h0 : _writebackUpdatedSlot_vectorLoopNext_result_rd_T_2;
  wire [3:0]        writebackUpdatedSlot_vectorLoopNext_lmul_curr =
    _io_active_T_18
      ? writebackUpdatedSlot_vectorLoopNext_result_lmul_y
      : slot_vectorLoop_lmul_curr;
  wire              writebackUpdatedSlot_finished =
    writebackUpdatedSlot_vectorLoopNext_lmul_curr == slot_vectorLoop_lmul_max;
  wire              _slotNext_T_27 =
    ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
      | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
      | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14 | slot_active_15
      | slot_pendingWriteback
      | slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
      | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
      | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max) & (|_opQueue_io_nEnqueued);
  wire              _slotNext_T_46 =
    slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
    & (_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
       | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
       | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
       | slot_active_15);
  wire              _GEN_14 = vectorUpdate | _slotNext_T_46 | ~writebackFired;
  wire [4:0]        writebackUpdatedSlot_vectorLoopNext_rd =
    _io_active_T_18
      ? slot_vectorLoop_rdStart
        + {1'h0,
           _io_active_T_21 ? 4'h0 : _writebackUpdatedSlot_vectorLoopNext_result_rd_T_2}
      : slot_vectorLoop_rd + {1'h0, slot_vectorLoop_lmul_max};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      flushCmd_valid <= 1'h0;
      flushCmd_bits_fencei <= 1'h0;
      flushCmd_bits_pcNext <= 32'h0;
      readFired_valid <= 1'h0;
      readFired_bits_bus <= 2'h0;
      readFired_bits_lineAddr <= 28'h0;
      slot_op <= 5'h0;
      slot_rd <= 5'h0;
      slot_store <= 1'h0;
      slot_pc <= 32'h0;
      slot_baseAddr <= 32'h0;
      slot_active_0 <= 1'h0;
      slot_active_1 <= 1'h0;
      slot_active_2 <= 1'h0;
      slot_active_3 <= 1'h0;
      slot_active_4 <= 1'h0;
      slot_active_5 <= 1'h0;
      slot_active_6 <= 1'h0;
      slot_active_7 <= 1'h0;
      slot_active_8 <= 1'h0;
      slot_active_9 <= 1'h0;
      slot_active_10 <= 1'h0;
      slot_active_11 <= 1'h0;
      slot_active_12 <= 1'h0;
      slot_active_13 <= 1'h0;
      slot_active_14 <= 1'h0;
      slot_active_15 <= 1'h0;
      slot_addrs_0 <= 32'h0;
      slot_addrs_1 <= 32'h0;
      slot_addrs_2 <= 32'h0;
      slot_addrs_3 <= 32'h0;
      slot_addrs_4 <= 32'h0;
      slot_addrs_5 <= 32'h0;
      slot_addrs_6 <= 32'h0;
      slot_addrs_7 <= 32'h0;
      slot_addrs_8 <= 32'h0;
      slot_addrs_9 <= 32'h0;
      slot_addrs_10 <= 32'h0;
      slot_addrs_11 <= 32'h0;
      slot_addrs_12 <= 32'h0;
      slot_addrs_13 <= 32'h0;
      slot_addrs_14 <= 32'h0;
      slot_addrs_15 <= 32'h0;
      slot_data_0 <= 8'h0;
      slot_data_1 <= 8'h0;
      slot_data_2 <= 8'h0;
      slot_data_3 <= 8'h0;
      slot_data_4 <= 8'h0;
      slot_data_5 <= 8'h0;
      slot_data_6 <= 8'h0;
      slot_data_7 <= 8'h0;
      slot_data_8 <= 8'h0;
      slot_data_9 <= 8'h0;
      slot_data_10 <= 8'h0;
      slot_data_11 <= 8'h0;
      slot_data_12 <= 8'h0;
      slot_data_13 <= 8'h0;
      slot_data_14 <= 8'h0;
      slot_data_15 <= 8'h0;
      slot_pendingWriteback <= 1'h0;
      slot_elemStride <= 32'h0;
      slot_segmentStride <= 32'h0;
      slot_elemWidth <= 3'h0;
      slot_sew <= 3'h0;
      slot_indexParitions <= 3'h0;
      slot_vectorLoop_subvector_curr <= 3'h0;
      slot_vectorLoop_subvector_max <= 3'h0;
      slot_vectorLoop_segment_curr <= 4'h0;
      slot_vectorLoop_segment_max <= 4'h0;
      slot_vectorLoop_lmul_curr <= 4'h0;
      slot_vectorLoop_lmul_max <= 4'h0;
      slot_vectorLoop_rdStart <= 5'h0;
      slot_vectorLoop_rd <= 5'h0;
      faultReg_valid <= 1'h0;
      faultReg_bits_info_write <= 1'h0;
      faultReg_bits_info_addr <= 32'h0;
      faultReg_bits_info_epc <= 32'h0;
      faultReg_bits_rd <= 5'h0;
      faultReg_bits_op <= 5'h0;
      faultReg_bits_store <= 1'h0;
    end
    else begin
      flushCmd_valid <= _flushCmd_T_6 | ~_flushCmd_T_7 & flushCmd_valid;
      flushCmd_bits_fencei <=
        _flushCmd_T_6 ? flushCmd_result_fencei : ~_flushCmd_T_7 & flushCmd_bits_fencei;
      if (_flushCmd_T_6)
        flushCmd_bits_pcNext <= io_req_0_bits_pc + 32'h4;
      else if (_flushCmd_T_7)
        flushCmd_bits_pcNext <= 32'h0;
      readFired_valid <=
        ibusFired | io_dbus_valid_0 & ~slot_store | ebusFired & ~slot_store;
      if (ibusFired)
        readFired_bits_bus <= 2'h0;
      else if (_readFired_T_1)
        readFired_bits_bus <= 2'h1;
      else if (_readFired_T_3)
        readFired_bits_bus <= 2'h2;
      if (ibusFired | _readFired_T_1 | _readFired_T_3)
        readFired_bits_lineAddr <= targetAddress_bits[31:4];
      if (faultReg_valid) begin
        slot_op <= 5'h0;
        slot_rd <= 5'h0;
        slot_pc <= 32'h0;
        slot_baseAddr <= 32'h0;
        slot_addrs_0 <= 32'h0;
        slot_addrs_1 <= 32'h0;
        slot_addrs_2 <= 32'h0;
        slot_addrs_3 <= 32'h0;
        slot_addrs_4 <= 32'h0;
        slot_addrs_5 <= 32'h0;
        slot_addrs_6 <= 32'h0;
        slot_addrs_7 <= 32'h0;
        slot_addrs_8 <= 32'h0;
        slot_addrs_9 <= 32'h0;
        slot_addrs_10 <= 32'h0;
        slot_addrs_11 <= 32'h0;
        slot_addrs_12 <= 32'h0;
        slot_addrs_13 <= 32'h0;
        slot_addrs_14 <= 32'h0;
        slot_addrs_15 <= 32'h0;
        slot_data_0 <= 8'h0;
        slot_data_1 <= 8'h0;
        slot_data_2 <= 8'h0;
        slot_data_3 <= 8'h0;
        slot_elemStride <= 32'h0;
        slot_segmentStride <= 32'h0;
        slot_elemWidth <= 3'h0;
        slot_sew <= 3'h0;
        slot_indexParitions <= 3'h0;
        slot_vectorLoop_subvector_max <= 3'h0;
        slot_vectorLoop_segment_max <= 4'h0;
        slot_vectorLoop_lmul_max <= 4'h0;
        slot_vectorLoop_rdStart <= 5'h0;
        slot_vectorLoop_rd <= 5'h0;
      end
      else if (_slotNext_T_27) begin
        slot_op <= _opQueue_io_dataOut_0_op;
        slot_rd <= _opQueue_io_dataOut_0_rd;
        slot_pc <= _opQueue_io_dataOut_0_pc;
        slot_baseAddr <= _opQueue_io_dataOut_0_addr;
        slot_addrs_0 <=
          ~(|_nextSlot_T_18) | _nextSlot_unitStride_T_33 | _nextSlot_unitStride_T_24
          | _nextSlot_unitStride_T_25
            ? _opQueue_io_dataOut_0_addr
            : 32'h0;
        slot_addrs_1 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data
                 : 32'h0)
              | (_nextSlot_unitStride_T_24 ? _opQueue_io_dataOut_0_addr + 32'h1 : 32'h0)
              | (_nextSlot_unitStride_T_25 ? _opQueue_io_dataOut_0_addr + 32'h1 : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h1;
        slot_addrs_2 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33 ? _opQueue_io_dataOut_0_addr + _GEN_4 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data
                   : 32'h0)
              | (_nextSlot_unitStride_T_25 ? _opQueue_io_dataOut_0_addr + 32'h2 : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h2;
        slot_addrs_3 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25 ? _opQueue_io_dataOut_0_addr + 32'h3 : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h3;
        slot_addrs_4 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33 ? _opQueue_io_dataOut_0_addr + _GEN_5 : 32'h0)
              | (_nextSlot_unitStride_T_24 ? _opQueue_io_dataOut_0_addr + _GEN_4 : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h4;
        slot_addrs_5 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _nextSlot_T_152
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _GEN_4 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data + 32'h1
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h5;
        slot_addrs_6 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _nextSlot_T_164
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data + 32'h2
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h6;
        slot_addrs_7 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _nextSlot_T_176
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data + 32'h3
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h7;
        slot_addrs_8 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + {_opQueue_io_dataOut_0_data[28:0], 3'h0}
                 : 32'h0)
              | (_nextSlot_unitStride_T_24 ? _opQueue_io_dataOut_0_addr + _GEN_5 : 32'h0)
              | (_nextSlot_unitStride_T_25 ? _opQueue_io_dataOut_0_addr + _GEN_4 : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h8;
        slot_addrs_9 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'h9
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _GEN_5 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _GEN_4 + 32'h1
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'h9;
        slot_addrs_10 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hA
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_152
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _GEN_4 + 32'h2
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hA;
        slot_addrs_11 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hB
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_152 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _GEN_4 + 32'h3
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hB;
        slot_addrs_12 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hC
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_164
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hC;
        slot_addrs_13 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hD
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_164 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273 + 32'h1
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hD;
        slot_addrs_14 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hE
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_176
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273 + 32'h2
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hE;
        slot_addrs_15 <=
          (|_nextSlot_T_18)
            ? (_nextSlot_unitStride_T_33
                 ? _opQueue_io_dataOut_0_addr + _opQueue_io_dataOut_0_data * 32'hF
                 : 32'h0)
              | (_nextSlot_unitStride_T_24
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_176 + 32'h1
                   : 32'h0)
              | (_nextSlot_unitStride_T_25
                   ? _opQueue_io_dataOut_0_addr + _nextSlot_T_273 + 32'h3
                   : 32'h0)
            : _opQueue_io_dataOut_0_addr + 32'hF;
        slot_data_0 <= _opQueue_io_dataOut_0_data[7:0];
        slot_data_1 <= _opQueue_io_dataOut_0_data[15:8];
        slot_data_2 <= _opQueue_io_dataOut_0_data[23:16];
        slot_data_3 <= _opQueue_io_dataOut_0_data[31:24];
        slot_elemStride <=
          (|{_nextSlot_result_elemStride_T_1, _nextSlot_result_elemStride_T})
            ? {26'h0, _GEN_6 + {3'h0, _opQueue_io_dataOut_0_nfields} * _GEN_6}
            : _opQueue_io_dataOut_0_data;
        slot_segmentStride <= {29'h0, nextSlot_unitStride};
        slot_elemWidth <= _opQueue_io_dataOut_0_elemWidth;
        slot_sew <= _opQueue_io_dataOut_0_sew;
        slot_indexParitions <=
          {_nextSlot_result_indexParitions_T_20[2],
           _GEN_3[1],
           _GEN_3[0]
             | ~(_nextSlot_result_indexParitions_T_2 | _nextSlot_result_indexParitions_T_5
                 | _nextSlot_result_indexParitions_T_8)};
        slot_vectorLoop_subvector_max <=
          (|{_nextSlot_unitStride_T_3,
             _nextSlot_unitStride_T_2,
             _nextSlot_unitStride_T_1,
             _nextSlot_unitStride_T})
            ? {_nextSlot_max_subvector_T_23[2],
               _GEN_2[1],
               _GEN_2[0]
                 | ~(_nextSlot_max_subvector_T_3 | _nextSlot_max_subvector_T_7
                     | _nextSlot_max_subvector_T_11)}
            : {2'h0,
               |{_nextSlot_unitStride_T_3,
                 _nextSlot_unitStride_T_2,
                 _nextSlot_T_17,
                 _nextSlot_result_elemStride_T_1,
                 _nextSlot_unitStride_T_1,
                 _nextSlot_unitStride_T,
                 _nextSlot_T_16,
                 _nextSlot_result_elemStride_T}};
        slot_vectorLoop_segment_max <=
          {1'h0,
           (|{_nextSlot_unitStride_T_3,
              _nextSlot_unitStride_T_2,
              _nextSlot_T_17,
              _nextSlot_result_elemStride_T_1,
              _nextSlot_unitStride_T_1,
              _nextSlot_unitStride_T,
              _nextSlot_T_16,
              _nextSlot_result_elemStride_T})
           & (|{_nextSlot_unitStride_T_3,
                _nextSlot_unitStride_T_2,
                _nextSlot_T_17,
                _nextSlot_result_elemStride_T_1,
                _nextSlot_unitStride_T_1,
                _nextSlot_unitStride_T,
                _nextSlot_T_16,
                _nextSlot_result_elemStride_T})
             ? _opQueue_io_dataOut_0_nfields
             : 3'h0};
        slot_vectorLoop_lmul_max <=
          (|{_nextSlot_unitStride_T_3,
             _nextSlot_unitStride_T_2,
             _nextSlot_T_17,
             _nextSlot_result_elemStride_T_1,
             _nextSlot_unitStride_T_1,
             _nextSlot_unitStride_T,
             _nextSlot_T_16,
             _nextSlot_result_elemStride_T})
            ? _nextSlot_result_vectorLoop_T_39[3:0]
            : 4'h0;
        slot_vectorLoop_rdStart <= _opQueue_io_dataOut_0_rd;
        slot_vectorLoop_rd <= _opQueue_io_dataOut_0_rd;
      end
      else begin
        if (_GEN_14) begin
        end
        else
          slot_rd <=
            writebackUpdatedSlot_finished
              ? slot_vectorLoop_rd
              : writebackUpdatedSlot_vectorLoopNext_rd;
        if (vectorUpdate | _slotNext_T_46
            | ~(writebackFired
                & (slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
                   | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
                   | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max)
                & _io_active_T_18)) begin
        end
        else if (|{_writebackUpdatedSlot_result_baseAddr_T_2,
                   _writebackUpdatedSlot_result_baseAddr_T_1})
          slot_baseAddr <=
            slot_baseAddr + {24'h0, slot_vectorLoop_segment_max, 4'h0} + 32'h10;
        else if (|{_writebackUpdatedSlot_result_baseAddr_T_11,
                   _writebackUpdatedSlot_result_baseAddr_T_10})
          slot_baseAddr <=
            (_writebackUpdatedSlot_result_baseAddr_T_17 ? slot_baseAddr + _GEN_7 : 32'h0)
            | (_writebackUpdatedSlot_result_baseAddr_T_21
                 ? slot_baseAddr + _GEN_11
                 : 32'h0)
            | (_writebackUpdatedSlot_result_baseAddr_T_25
                 ? slot_baseAddr + _GEN_10
                 : 32'h0)
            | (_writebackUpdatedSlot_result_baseAddr_T_17
               | _writebackUpdatedSlot_result_baseAddr_T_21
               | _writebackUpdatedSlot_result_baseAddr_T_25
                 ? 32'h0
                 : slot_baseAddr + _GEN_7);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_0)
          slot_addrs_0 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2) & _GEN_8
             | (|_vectorUpdatedSlot_updateAddrs_T_384) & _GEN_8
               ? _vectorUpdatedSlot_segmentBaseAddr_T_2
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
               & (_vectorUpdatedSlot_updateAddrs_T_770
                  | _vectorUpdatedSlot_updateAddrs_T_803
                  | _vectorUpdatedSlot_updateAddrs_T_868)
                 ? _vectorUpdatedSlot_updateAddrs_T_881
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_0 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_1)
          slot_addrs_1 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_897
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_881 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_881 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_1 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_2)
          slot_addrs_2 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_913
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_897
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_881 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_2 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_3)
          slot_addrs_3 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_639
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_929
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_897 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_881 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_3 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_4)
          slot_addrs_4 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_840
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_913
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_897
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_4 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_5)
          slot_addrs_5 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_518
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_518
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h1
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_848
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_913 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_897 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_5 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_6)
          slot_addrs_6 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_530
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h2
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_530
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h2
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_856
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_929
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_897 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_6 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_7)
          slot_addrs_7 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_542
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h3
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_542
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + slot_elemStride + 32'h3
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_updateAddrs_T_864
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_929 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_897 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_7 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_8)
          slot_addrs_8 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_11
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_11
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[71:64]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_0
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[31:0]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_840
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_913
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_8 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_9)
          slot_addrs_9 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_423
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h1
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_423
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_10 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[79:72]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_1
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[63:32]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_840 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_913 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_9 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_10)
          slot_addrs_10 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_427
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_518
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h2
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_427
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_518
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[87:80]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_2
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[95:64]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_848
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_913 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_10 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_11)
          slot_addrs_11 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_431
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_518 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h3
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_431
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_518 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2 + _GEN_9 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[95:88]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_3
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[127:96]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_848 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_913 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_11 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_12)
          slot_addrs_12 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_435
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_530
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_435
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_530
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[103:96]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_4
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[31:0]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_856
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_929
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_12 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_13)
          slot_addrs_13 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_439
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_530 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h1
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_439
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_530 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[111:104]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_5
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[63:32]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_856 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_929 + 32'h1
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_13 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_14)
          slot_addrs_14 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_443
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_542
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h2
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_443
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_542
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[119:112]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_6
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[95:64]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_864
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_929 + 32'h2
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_14 : 32'h0);
        if (vectorUpdate & vectorUpdatedSlot_newActiveBytes_15)
          slot_addrs_15 <=
            ((|_vectorUpdatedSlot_updateAddrs_T_2)
               ? (_writebackUpdatedSlot_result_baseAddr_T_17
                    ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                      + _vectorUpdatedSlot_updateAddrs_T_447
                    : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_21
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_542 + 32'h1
                      : 32'h0)
                 | (_writebackUpdatedSlot_result_baseAddr_T_25
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h3
                      : 32'h0)
               : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_384)
                 ? (_writebackUpdatedSlot_result_baseAddr_T_17
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + _vectorUpdatedSlot_updateAddrs_T_447
                      : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_21
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_542 + 32'h1
                        : 32'h0)
                   | (_writebackUpdatedSlot_result_baseAddr_T_25
                        ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                          + _vectorUpdatedSlot_updateAddrs_T_639 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | ((|_vectorUpdatedSlot_updateAddrs_T_768)
                 ? (_vectorUpdatedSlot_updateAddrs_T_770
                      ? _vectorUpdatedSlot_segmentBaseAddr_T_2
                        + ((_writebackUpdatedSlot_result_baseAddr_T_17
                              ? {24'h0, vectorUpdatedSlot_indices[127:120]}
                              : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_21
                                ? vectorUpdatedSlot_updateAddrs_indices16_7
                                : 32'h0)
                           | (_writebackUpdatedSlot_result_baseAddr_T_25
                                ? vectorUpdatedSlot_indices[127:96]
                                : 32'h0))
                      : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_803
                        ? _vectorUpdatedSlot_updateAddrs_T_864 + 32'h1
                        : 32'h0)
                   | (_vectorUpdatedSlot_updateAddrs_T_868
                        ? _vectorUpdatedSlot_updateAddrs_T_929 + 32'h3
                        : 32'h0)
                 : 32'h0)
            | (vectorUpdatedSlot_updateAddrs_defaultSel_3 ? slot_addrs_15 : 32'h0);
        if (vectorUpdate) begin
          if (_vectorUpdatedSlot_T_43) begin
            slot_data_0 <= io_rvv2lsu_0_bits_vregfile_bits_data[7:0];
            slot_data_1 <= io_rvv2lsu_0_bits_vregfile_bits_data[15:8];
            slot_data_2 <= io_rvv2lsu_0_bits_vregfile_bits_data[23:16];
            slot_data_3 <= io_rvv2lsu_0_bits_vregfile_bits_data[31:24];
          end
        end
        else begin
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_0)) begin
          end
          else
            slot_data_0 <= _GEN_13[slot_addrs_0[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_1)) begin
          end
          else
            slot_data_1 <= _GEN_13[slot_addrs_1[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_2)) begin
          end
          else
            slot_data_2 <= _GEN_13[slot_addrs_2[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_3)) begin
          end
          else
            slot_data_3 <= _GEN_13[slot_addrs_3[3:0]];
        end
        if (vectorUpdate | _slotNext_T_46 | ~writebackFired
            | writebackUpdatedSlot_finished) begin
        end
        else
          slot_vectorLoop_rd <= writebackUpdatedSlot_vectorLoopNext_rd;
      end
      slot_store <=
        ~faultReg_valid & (_slotNext_T_27 ? _opQueue_io_dataOut_0_store : slot_store);
      slot_active_0 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[0]
             : vectorUpdate
                 ? slot_active_0 | vectorUpdatedSlot_newActiveBytes_0
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_0 : slot_active_0);
      slot_active_1 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[1]
             : vectorUpdate
                 ? slot_active_1 | vectorUpdatedSlot_newActiveBytes_1
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_1 : slot_active_1);
      slot_active_2 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[2]
             : vectorUpdate
                 ? slot_active_2 | vectorUpdatedSlot_newActiveBytes_2
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_2 : slot_active_2);
      slot_active_3 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[3]
             : vectorUpdate
                 ? slot_active_3 | vectorUpdatedSlot_newActiveBytes_3
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_3 : slot_active_3);
      slot_active_4 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[4]
             : vectorUpdate
                 ? slot_active_4 | vectorUpdatedSlot_newActiveBytes_4
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_4 : slot_active_4);
      slot_active_5 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[5]
             : vectorUpdate
                 ? slot_active_5 | vectorUpdatedSlot_newActiveBytes_5
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_5 : slot_active_5);
      slot_active_6 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[6]
             : vectorUpdate
                 ? slot_active_6 | vectorUpdatedSlot_newActiveBytes_6
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_6 : slot_active_6);
      slot_active_7 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[7]
             : vectorUpdate
                 ? slot_active_7 | vectorUpdatedSlot_newActiveBytes_7
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_7 : slot_active_7);
      slot_active_8 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[8]
             : vectorUpdate
                 ? slot_active_8 | vectorUpdatedSlot_newActiveBytes_8
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_8 : slot_active_8);
      slot_active_9 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[9]
             : vectorUpdate
                 ? slot_active_9 | vectorUpdatedSlot_newActiveBytes_9
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_9 : slot_active_9);
      slot_active_10 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[10]
             : vectorUpdate
                 ? slot_active_10 | vectorUpdatedSlot_newActiveBytes_10
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_10 : slot_active_10);
      slot_active_11 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[11]
             : vectorUpdate
                 ? slot_active_11 | vectorUpdatedSlot_newActiveBytes_11
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_11 : slot_active_11);
      slot_active_12 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[12]
             : vectorUpdate
                 ? slot_active_12 | vectorUpdatedSlot_newActiveBytes_12
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_12 : slot_active_12);
      slot_active_13 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[13]
             : vectorUpdate
                 ? slot_active_13 | vectorUpdatedSlot_newActiveBytes_13
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_13 : slot_active_13);
      slot_active_14 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[14]
             : vectorUpdate
                 ? slot_active_14 | vectorUpdatedSlot_newActiveBytes_14
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_14 : slot_active_14);
      slot_active_15 <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? nextSlot_active[15]
             : vectorUpdate
                 ? slot_active_15 | vectorUpdatedSlot_newActiveBytes_15
                 : _slotNext_T_46 ? transactionUpdatedSlot_active_15 : slot_active_15);
      if (faultReg_valid | _slotNext_T_27) begin
        slot_data_4 <= 8'h0;
        slot_data_5 <= 8'h0;
        slot_data_6 <= 8'h0;
        slot_data_7 <= 8'h0;
        slot_data_8 <= 8'h0;
        slot_data_9 <= 8'h0;
        slot_data_10 <= 8'h0;
        slot_data_11 <= 8'h0;
        slot_data_12 <= 8'h0;
        slot_data_13 <= 8'h0;
        slot_data_14 <= 8'h0;
        slot_data_15 <= 8'h0;
        slot_vectorLoop_subvector_curr <= 3'h0;
        slot_vectorLoop_segment_curr <= 4'h0;
        slot_vectorLoop_lmul_curr <= 4'h0;
      end
      else begin
        if (vectorUpdate) begin
          if (_vectorUpdatedSlot_T_43) begin
            slot_data_4 <= io_rvv2lsu_0_bits_vregfile_bits_data[39:32];
            slot_data_5 <= io_rvv2lsu_0_bits_vregfile_bits_data[47:40];
            slot_data_6 <= io_rvv2lsu_0_bits_vregfile_bits_data[55:48];
            slot_data_7 <= io_rvv2lsu_0_bits_vregfile_bits_data[63:56];
            slot_data_8 <= io_rvv2lsu_0_bits_vregfile_bits_data[71:64];
            slot_data_9 <= io_rvv2lsu_0_bits_vregfile_bits_data[79:72];
            slot_data_10 <= io_rvv2lsu_0_bits_vregfile_bits_data[87:80];
            slot_data_11 <= io_rvv2lsu_0_bits_vregfile_bits_data[95:88];
            slot_data_12 <= io_rvv2lsu_0_bits_vregfile_bits_data[103:96];
            slot_data_13 <= io_rvv2lsu_0_bits_vregfile_bits_data[111:104];
            slot_data_14 <= io_rvv2lsu_0_bits_vregfile_bits_data[119:112];
            slot_data_15 <= io_rvv2lsu_0_bits_vregfile_bits_data[127:120];
          end
          slot_vectorLoop_subvector_curr <=
            slot_vectorLoop_subvector_curr == slot_vectorLoop_subvector_max
              ? 3'h0
              : slot_vectorLoop_subvector_curr + 3'h1;
        end
        else begin
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_4)) begin
          end
          else
            slot_data_4 <= _GEN_13[slot_addrs_4[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_5)) begin
          end
          else
            slot_data_5 <= _GEN_13[slot_addrs_5[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_6)) begin
          end
          else
            slot_data_6 <= _GEN_13[slot_addrs_6[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_7)) begin
          end
          else
            slot_data_7 <= _GEN_13[slot_addrs_7[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_8)) begin
          end
          else
            slot_data_8 <= _GEN_13[slot_addrs_8[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_9)) begin
          end
          else
            slot_data_9 <= _GEN_13[slot_addrs_9[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_10)) begin
          end
          else
            slot_data_10 <= _GEN_13[slot_addrs_10[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_11)) begin
          end
          else
            slot_data_11 <= _GEN_13[slot_addrs_11[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_12)) begin
          end
          else
            slot_data_12 <= _GEN_13[slot_addrs_12[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_13)) begin
          end
          else
            slot_data_13 <= _GEN_13[slot_addrs_13[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_14)) begin
          end
          else
            slot_data_14 <= _GEN_13[slot_addrs_14[3:0]];
          if (~_slotNext_T_46 | slot_store
              | ~(readFired_valid & loadUpdatedSlot_lineActive_15)) begin
          end
          else
            slot_data_15 <= _GEN_13[slot_addrs_15[3:0]];
          if (_slotNext_T_46 | ~writebackFired) begin
          end
          else
            slot_vectorLoop_subvector_curr <=
              writebackUpdatedSlot_finished ? slot_vectorLoop_subvector_max : 3'h0;
        end
        if (_GEN_14) begin
        end
        else begin
          slot_vectorLoop_segment_curr <=
            writebackUpdatedSlot_finished
              ? slot_vectorLoop_segment_max
              : _io_active_T_18 ? 4'h0 : slot_vectorLoop_segment_curr + 4'h1;
          if (writebackUpdatedSlot_finished)
            slot_vectorLoop_lmul_curr <= slot_vectorLoop_lmul_max;
          else if (_io_active_T_18)
            slot_vectorLoop_lmul_curr <=
              writebackUpdatedSlot_vectorLoopNext_result_lmul_y;
        end
      end
      slot_pendingWriteback <=
        ~faultReg_valid
        & (_slotNext_T_27
             ? (|{~_opQueue_io_dataOut_0_store,
                  _nextSlot_unitStride_T_3,
                  _nextSlot_unitStride_T_2,
                  _nextSlot_T_17,
                  _nextSlot_result_elemStride_T_1,
                  _nextSlot_unitStride_T_1,
                  _nextSlot_unitStride_T,
                  _nextSlot_T_16,
                  _nextSlot_result_elemStride_T})
             : _GEN_14
                 ? slot_pendingWriteback
                 : writebackUpdatedSlot_vectorLoopNext_lmul_curr != slot_vectorLoop_lmul_max);
      faultReg_valid <= io_ebus_fault_valid ? io_ebus_fault_valid : ibusFault_valid;
      faultReg_bits_info_write <=
        io_ebus_fault_valid ? io_ebus_fault_bits_write : ibusFault_valid;
      faultReg_bits_info_addr <=
        io_ebus_fault_valid
          ? io_ebus_fault_bits_addr
          : ibusFault_valid ? targetLineAddr : 32'h0;
      faultReg_bits_info_epc <=
        io_ebus_fault_valid ? io_ebus_fault_bits_epc : ibusFault_valid ? slot_pc : 32'h0;
      faultReg_bits_rd <= slot_rd;
      faultReg_bits_op <= slot_op;
      faultReg_bits_store <= slot_store;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:30];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1F; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        flushCmd_valid = _RANDOM[5'h0][0];
        flushCmd_bits_fencei = _RANDOM[5'h0][2];
        flushCmd_bits_pcNext = {_RANDOM[5'h0][31:3], _RANDOM[5'h1][2:0]};
        readFired_valid = _RANDOM[5'h1][3];
        readFired_bits_bus = _RANDOM[5'h1][5:4];
        readFired_bits_lineAddr = {_RANDOM[5'h1][31:6], _RANDOM[5'h2][1:0]};
        slot_op = _RANDOM[5'h2][6:2];
        slot_rd = _RANDOM[5'h2][11:7];
        slot_store = _RANDOM[5'h2][12];
        slot_pc = {_RANDOM[5'h2][31:13], _RANDOM[5'h3][12:0]};
        slot_baseAddr = {_RANDOM[5'h3][31:13], _RANDOM[5'h4][12:0]};
        slot_active_0 = _RANDOM[5'h4][13];
        slot_active_1 = _RANDOM[5'h4][14];
        slot_active_2 = _RANDOM[5'h4][15];
        slot_active_3 = _RANDOM[5'h4][16];
        slot_active_4 = _RANDOM[5'h4][17];
        slot_active_5 = _RANDOM[5'h4][18];
        slot_active_6 = _RANDOM[5'h4][19];
        slot_active_7 = _RANDOM[5'h4][20];
        slot_active_8 = _RANDOM[5'h4][21];
        slot_active_9 = _RANDOM[5'h4][22];
        slot_active_10 = _RANDOM[5'h4][23];
        slot_active_11 = _RANDOM[5'h4][24];
        slot_active_12 = _RANDOM[5'h4][25];
        slot_active_13 = _RANDOM[5'h4][26];
        slot_active_14 = _RANDOM[5'h4][27];
        slot_active_15 = _RANDOM[5'h4][28];
        slot_addrs_0 = {_RANDOM[5'h4][31:29], _RANDOM[5'h5][28:0]};
        slot_addrs_1 = {_RANDOM[5'h5][31:29], _RANDOM[5'h6][28:0]};
        slot_addrs_2 = {_RANDOM[5'h6][31:29], _RANDOM[5'h7][28:0]};
        slot_addrs_3 = {_RANDOM[5'h7][31:29], _RANDOM[5'h8][28:0]};
        slot_addrs_4 = {_RANDOM[5'h8][31:29], _RANDOM[5'h9][28:0]};
        slot_addrs_5 = {_RANDOM[5'h9][31:29], _RANDOM[5'hA][28:0]};
        slot_addrs_6 = {_RANDOM[5'hA][31:29], _RANDOM[5'hB][28:0]};
        slot_addrs_7 = {_RANDOM[5'hB][31:29], _RANDOM[5'hC][28:0]};
        slot_addrs_8 = {_RANDOM[5'hC][31:29], _RANDOM[5'hD][28:0]};
        slot_addrs_9 = {_RANDOM[5'hD][31:29], _RANDOM[5'hE][28:0]};
        slot_addrs_10 = {_RANDOM[5'hE][31:29], _RANDOM[5'hF][28:0]};
        slot_addrs_11 = {_RANDOM[5'hF][31:29], _RANDOM[5'h10][28:0]};
        slot_addrs_12 = {_RANDOM[5'h10][31:29], _RANDOM[5'h11][28:0]};
        slot_addrs_13 = {_RANDOM[5'h11][31:29], _RANDOM[5'h12][28:0]};
        slot_addrs_14 = {_RANDOM[5'h12][31:29], _RANDOM[5'h13][28:0]};
        slot_addrs_15 = {_RANDOM[5'h13][31:29], _RANDOM[5'h14][28:0]};
        slot_data_0 = {_RANDOM[5'h14][31:29], _RANDOM[5'h15][4:0]};
        slot_data_1 = _RANDOM[5'h15][12:5];
        slot_data_2 = _RANDOM[5'h15][20:13];
        slot_data_3 = _RANDOM[5'h15][28:21];
        slot_data_4 = {_RANDOM[5'h15][31:29], _RANDOM[5'h16][4:0]};
        slot_data_5 = _RANDOM[5'h16][12:5];
        slot_data_6 = _RANDOM[5'h16][20:13];
        slot_data_7 = _RANDOM[5'h16][28:21];
        slot_data_8 = {_RANDOM[5'h16][31:29], _RANDOM[5'h17][4:0]};
        slot_data_9 = _RANDOM[5'h17][12:5];
        slot_data_10 = _RANDOM[5'h17][20:13];
        slot_data_11 = _RANDOM[5'h17][28:21];
        slot_data_12 = {_RANDOM[5'h17][31:29], _RANDOM[5'h18][4:0]};
        slot_data_13 = _RANDOM[5'h18][12:5];
        slot_data_14 = _RANDOM[5'h18][20:13];
        slot_data_15 = _RANDOM[5'h18][28:21];
        slot_pendingWriteback = _RANDOM[5'h18][29];
        slot_elemStride = {_RANDOM[5'h18][31:30], _RANDOM[5'h19][29:0]};
        slot_segmentStride = {_RANDOM[5'h19][31:30], _RANDOM[5'h1A][29:0]};
        slot_elemWidth = {_RANDOM[5'h1A][31:30], _RANDOM[5'h1B][0]};
        slot_sew = _RANDOM[5'h1B][3:1];
        slot_indexParitions = _RANDOM[5'h1B][6:4];
        slot_vectorLoop_subvector_curr = _RANDOM[5'h1B][9:7];
        slot_vectorLoop_subvector_max = _RANDOM[5'h1B][12:10];
        slot_vectorLoop_segment_curr = _RANDOM[5'h1B][16:13];
        slot_vectorLoop_segment_max = _RANDOM[5'h1B][20:17];
        slot_vectorLoop_lmul_curr = _RANDOM[5'h1B][24:21];
        slot_vectorLoop_lmul_max = _RANDOM[5'h1B][28:25];
        slot_vectorLoop_rdStart = {_RANDOM[5'h1B][31:29], _RANDOM[5'h1C][1:0]};
        slot_vectorLoop_rd = _RANDOM[5'h1C][6:2];
        faultReg_valid = _RANDOM[5'h1C][7];
        faultReg_bits_info_write = _RANDOM[5'h1C][8];
        faultReg_bits_info_addr = {_RANDOM[5'h1C][31:9], _RANDOM[5'h1D][8:0]};
        faultReg_bits_info_epc = {_RANDOM[5'h1D][31:9], _RANDOM[5'h1E][8:0]};
        faultReg_bits_rd = _RANDOM[5'h1E][13:9];
        faultReg_bits_op = _RANDOM[5'h1E][18:14];
        faultReg_bits_store = _RANDOM[5'h1E][19];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        flushCmd_valid = 1'h0;
        flushCmd_bits_fencei = 1'h0;
        flushCmd_bits_pcNext = 32'h0;
        readFired_valid = 1'h0;
        readFired_bits_bus = 2'h0;
        readFired_bits_lineAddr = 28'h0;
        slot_op = 5'h0;
        slot_rd = 5'h0;
        slot_store = 1'h0;
        slot_pc = 32'h0;
        slot_baseAddr = 32'h0;
        slot_active_0 = 1'h0;
        slot_active_1 = 1'h0;
        slot_active_2 = 1'h0;
        slot_active_3 = 1'h0;
        slot_active_4 = 1'h0;
        slot_active_5 = 1'h0;
        slot_active_6 = 1'h0;
        slot_active_7 = 1'h0;
        slot_active_8 = 1'h0;
        slot_active_9 = 1'h0;
        slot_active_10 = 1'h0;
        slot_active_11 = 1'h0;
        slot_active_12 = 1'h0;
        slot_active_13 = 1'h0;
        slot_active_14 = 1'h0;
        slot_active_15 = 1'h0;
        slot_addrs_0 = 32'h0;
        slot_addrs_1 = 32'h0;
        slot_addrs_2 = 32'h0;
        slot_addrs_3 = 32'h0;
        slot_addrs_4 = 32'h0;
        slot_addrs_5 = 32'h0;
        slot_addrs_6 = 32'h0;
        slot_addrs_7 = 32'h0;
        slot_addrs_8 = 32'h0;
        slot_addrs_9 = 32'h0;
        slot_addrs_10 = 32'h0;
        slot_addrs_11 = 32'h0;
        slot_addrs_12 = 32'h0;
        slot_addrs_13 = 32'h0;
        slot_addrs_14 = 32'h0;
        slot_addrs_15 = 32'h0;
        slot_data_0 = 8'h0;
        slot_data_1 = 8'h0;
        slot_data_2 = 8'h0;
        slot_data_3 = 8'h0;
        slot_data_4 = 8'h0;
        slot_data_5 = 8'h0;
        slot_data_6 = 8'h0;
        slot_data_7 = 8'h0;
        slot_data_8 = 8'h0;
        slot_data_9 = 8'h0;
        slot_data_10 = 8'h0;
        slot_data_11 = 8'h0;
        slot_data_12 = 8'h0;
        slot_data_13 = 8'h0;
        slot_data_14 = 8'h0;
        slot_data_15 = 8'h0;
        slot_pendingWriteback = 1'h0;
        slot_elemStride = 32'h0;
        slot_segmentStride = 32'h0;
        slot_elemWidth = 3'h0;
        slot_sew = 3'h0;
        slot_indexParitions = 3'h0;
        slot_vectorLoop_subvector_curr = 3'h0;
        slot_vectorLoop_subvector_max = 3'h0;
        slot_vectorLoop_segment_curr = 4'h0;
        slot_vectorLoop_segment_max = 4'h0;
        slot_vectorLoop_lmul_curr = 4'h0;
        slot_vectorLoop_lmul_max = 4'h0;
        slot_vectorLoop_rdStart = 5'h0;
        slot_vectorLoop_rd = 5'h0;
        faultReg_valid = 1'h0;
        faultReg_bits_info_write = 1'h0;
        faultReg_bits_info_addr = 32'h0;
        faultReg_bits_info_epc = 32'h0;
        faultReg_bits_rd = 5'h0;
        faultReg_bits_op = 5'h0;
        faultReg_bits_store = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  CircularBufferMulti_1 opQueue (
    .clock                  (clock),
    .reset                  (reset),
    .io_enqValid            (opQueue_io_enqValid),
    .io_enqData_0_store     (_alignedOps_aligner_out_0_bits[118]),
    .io_enqData_0_rd        (_alignedOps_aligner_out_0_bits[117:113]),
    .io_enqData_0_op        (_alignedOps_aligner_out_0_bits[112:108]),
    .io_enqData_0_pc        (_alignedOps_aligner_out_0_bits[107:76]),
    .io_enqData_0_addr      (_alignedOps_aligner_out_0_bits[75:44]),
    .io_enqData_0_data      (_alignedOps_aligner_out_0_bits[43:12]),
    .io_enqData_0_elemWidth (_alignedOps_aligner_out_0_bits[11:9]),
    .io_enqData_0_sew       (_alignedOps_aligner_out_0_bits[8:6]),
    .io_enqData_0_emul_data (_alignedOps_aligner_out_0_bits[5:3]),
    .io_enqData_0_nfields   (_alignedOps_aligner_out_0_bits[2:0]),
    .io_enqData_1_store     (_alignedOps_aligner_out_1_bits[118]),
    .io_enqData_1_rd        (_alignedOps_aligner_out_1_bits[117:113]),
    .io_enqData_1_op        (_alignedOps_aligner_out_1_bits[112:108]),
    .io_enqData_1_pc        (_alignedOps_aligner_out_1_bits[107:76]),
    .io_enqData_1_addr      (_alignedOps_aligner_out_1_bits[75:44]),
    .io_enqData_1_data      (_alignedOps_aligner_out_1_bits[43:12]),
    .io_enqData_1_elemWidth (_alignedOps_aligner_out_1_bits[11:9]),
    .io_enqData_1_sew       (_alignedOps_aligner_out_1_bits[8:6]),
    .io_enqData_1_emul_data (_alignedOps_aligner_out_1_bits[5:3]),
    .io_enqData_1_nfields   (_alignedOps_aligner_out_1_bits[2:0]),
    .io_enqData_2_store     (_alignedOps_aligner_out_2_bits[118]),
    .io_enqData_2_rd        (_alignedOps_aligner_out_2_bits[117:113]),
    .io_enqData_2_op        (_alignedOps_aligner_out_2_bits[112:108]),
    .io_enqData_2_pc        (_alignedOps_aligner_out_2_bits[107:76]),
    .io_enqData_2_addr      (_alignedOps_aligner_out_2_bits[75:44]),
    .io_enqData_2_data      (_alignedOps_aligner_out_2_bits[43:12]),
    .io_enqData_2_elemWidth (_alignedOps_aligner_out_2_bits[11:9]),
    .io_enqData_2_sew       (_alignedOps_aligner_out_2_bits[8:6]),
    .io_enqData_2_emul_data (_alignedOps_aligner_out_2_bits[5:3]),
    .io_enqData_2_nfields   (_alignedOps_aligner_out_2_bits[2:0]),
    .io_enqData_3_store     (_alignedOps_aligner_out_3_bits[118]),
    .io_enqData_3_rd        (_alignedOps_aligner_out_3_bits[117:113]),
    .io_enqData_3_op        (_alignedOps_aligner_out_3_bits[112:108]),
    .io_enqData_3_pc        (_alignedOps_aligner_out_3_bits[107:76]),
    .io_enqData_3_addr      (_alignedOps_aligner_out_3_bits[75:44]),
    .io_enqData_3_data      (_alignedOps_aligner_out_3_bits[43:12]),
    .io_enqData_3_elemWidth (_alignedOps_aligner_out_3_bits[11:9]),
    .io_enqData_3_sew       (_alignedOps_aligner_out_3_bits[8:6]),
    .io_enqData_3_emul_data (_alignedOps_aligner_out_3_bits[5:3]),
    .io_enqData_3_nfields   (_alignedOps_aligner_out_3_bits[2:0]),
    .io_nEnqueued           (_opQueue_io_nEnqueued),
    .io_nSpace              (_opQueue_io_nSpace),
    .io_dataOut_0_store     (_opQueue_io_dataOut_0_store),
    .io_dataOut_0_rd        (_opQueue_io_dataOut_0_rd),
    .io_dataOut_0_op        (_opQueue_io_dataOut_0_op),
    .io_dataOut_0_pc        (_opQueue_io_dataOut_0_pc),
    .io_dataOut_0_addr      (_opQueue_io_dataOut_0_addr),
    .io_dataOut_0_data      (_opQueue_io_dataOut_0_data),
    .io_dataOut_0_elemWidth (_opQueue_io_dataOut_0_elemWidth),
    .io_dataOut_0_sew       (_opQueue_io_dataOut_0_sew),
    .io_dataOut_0_emul_data (_opQueue_io_dataOut_0_emul_data),
    .io_dataOut_0_nfields   (_opQueue_io_dataOut_0_nfields),
    .io_dataOut_1_store     (/* unused */),
    .io_dataOut_1_rd        (/* unused */),
    .io_dataOut_1_op        (/* unused */),
    .io_dataOut_1_pc        (/* unused */),
    .io_dataOut_1_addr      (/* unused */),
    .io_dataOut_1_data      (/* unused */),
    .io_dataOut_1_elemWidth (/* unused */),
    .io_dataOut_1_sew       (/* unused */),
    .io_dataOut_1_emul_data (/* unused */),
    .io_dataOut_1_nfields   (/* unused */),
    .io_dataOut_2_store     (/* unused */),
    .io_dataOut_2_rd        (/* unused */),
    .io_dataOut_2_op        (/* unused */),
    .io_dataOut_2_pc        (/* unused */),
    .io_dataOut_2_addr      (/* unused */),
    .io_dataOut_2_data      (/* unused */),
    .io_dataOut_2_elemWidth (/* unused */),
    .io_dataOut_2_sew       (/* unused */),
    .io_dataOut_2_emul_data (/* unused */),
    .io_dataOut_2_nfields   (/* unused */),
    .io_dataOut_3_store     (/* unused */),
    .io_dataOut_3_rd        (/* unused */),
    .io_dataOut_3_op        (/* unused */),
    .io_dataOut_3_pc        (/* unused */),
    .io_dataOut_3_addr      (/* unused */),
    .io_dataOut_3_data      (/* unused */),
    .io_dataOut_3_elemWidth (/* unused */),
    .io_dataOut_3_sew       (/* unused */),
    .io_dataOut_3_emul_data (/* unused */),
    .io_dataOut_3_nfields   (/* unused */),
    .io_deqReady
      ({2'h0,
        ~(_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
          | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
          | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
          | slot_active_15 | slot_pendingWriteback
          | slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
          | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
          | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max)
          & (|_opQueue_io_nEnqueued)}),
    .io_flush               (1'h0)
  );
  Aligner_119_4 alignedOps_aligner (
    .in_0_valid  (_ops_T & {_ops_T_3, _ops_T_2, flushCmd_result_fencei} == 3'h0),
    .in_0_bits
      ({io_req_0_bits_store,
        io_req_0_bits_addr,
        io_req_0_bits_op,
        io_req_0_bits_pc,
        io_busPort_addr_0,
        io_req_0_bits_op == 5'hC ? io_busPort_flt_data_0 : io_busPort_data_0,
        io_req_0_bits_elemWidth,
        io_rvvState_bits_sew,
        _ops_result_nfields_T & (|{_ops_result_nfields_T_8, _ops_result_nfields_T_7})
          ? 3'h0
          : _ops_result_nfields_T_6
            & (|{_ops_result_nfields_T_8, _ops_result_nfields_T_7})
              ? {1'h0,
                 {1'h0, _ops_result_emul_data_T_30} | {_ops_result_emul_data_T_14, 1'h0}
                   | {2{&io_req_0_bits_nfields}}}
              : (|{io_req_0_bits_op == 5'h12,
                   _ops_result_nfields_T_8,
                   io_req_0_bits_op == 5'hE,
                   _ops_result_nfields_T_7})
                  ? (_ops_emul_data_T_2 ? _ops_emul_data_T_138 : 3'h0)
                    | (_ops_emul_data_T_11 ? _ops_emul_data_T_147 : 3'h0)
                    | (_ops_emul_data_T_20 ? _ops_emul_data_T_156 : 3'h0)
                    | (_ops_emul_data_T_25 ? _ops_emul_data_T_161 : 3'h0)
                    | (_ops_emul_data_T_2 | _ops_emul_data_T_11 | _ops_emul_data_T_20
                       | _ops_emul_data_T_25
                         ? 3'h0
                         : io_rvvState_bits_lmul)
                  : io_rvvState_bits_lmul,
        _ops_result_nfields_T_5 | _ops_result_nfields_T_11
          ? 3'h0
          : io_req_0_bits_nfields}),
    .in_1_valid
      (io_req_1_ready_0 & io_req_1_valid
       & {io_req_1_bits_op == 5'hA,
          io_req_1_bits_op == 5'h9,
          io_req_1_bits_op == 5'h8} == 3'h0),
    .in_1_bits
      ({io_req_1_bits_store,
        io_req_1_bits_addr,
        io_req_1_bits_op,
        io_req_1_bits_pc,
        io_busPort_addr_1,
        io_req_1_bits_op == 5'hC ? 32'h0 : io_busPort_data_1,
        io_req_1_bits_elemWidth,
        io_rvvState_bits_sew,
        _ops_result_nfields_T_22 & (|{_ops_result_nfields_T_30, _ops_result_nfields_T_29})
          ? 3'h0
          : _ops_result_nfields_T_28
            & (|{_ops_result_nfields_T_30, _ops_result_nfields_T_29})
              ? {1'h0,
                 {1'h0, _ops_result_emul_data_T_73} | {_ops_result_emul_data_T_57, 1'h0}
                   | {2{&io_req_1_bits_nfields}}}
              : (|{io_req_1_bits_op == 5'h12,
                   _ops_result_nfields_T_30,
                   io_req_1_bits_op == 5'hE,
                   _ops_result_nfields_T_29})
                  ? (_ops_emul_data_T_47 ? _ops_emul_data_T_138 : 3'h0)
                    | (_ops_emul_data_T_56 ? _ops_emul_data_T_147 : 3'h0)
                    | (_ops_emul_data_T_65 ? _ops_emul_data_T_156 : 3'h0)
                    | (_ops_emul_data_T_70 ? _ops_emul_data_T_161 : 3'h0)
                    | (_ops_emul_data_T_47 | _ops_emul_data_T_56 | _ops_emul_data_T_65
                       | _ops_emul_data_T_70
                         ? 3'h0
                         : io_rvvState_bits_lmul)
                  : io_rvvState_bits_lmul,
        _ops_result_nfields_T_27 | _ops_result_nfields_T_33
          ? 3'h0
          : io_req_1_bits_nfields}),
    .in_2_valid
      (io_req_2_ready_0 & io_req_2_valid
       & {io_req_2_bits_op == 5'hA,
          io_req_2_bits_op == 5'h9,
          io_req_2_bits_op == 5'h8} == 3'h0),
    .in_2_bits
      ({io_req_2_bits_store,
        io_req_2_bits_addr,
        io_req_2_bits_op,
        io_req_2_bits_pc,
        io_busPort_addr_2,
        io_req_2_bits_op == 5'hC ? 32'h0 : io_busPort_data_2,
        io_req_2_bits_elemWidth,
        io_rvvState_bits_sew,
        _ops_result_nfields_T_44 & (|{_ops_result_nfields_T_52, _ops_result_nfields_T_51})
          ? 3'h0
          : _ops_result_nfields_T_50
            & (|{_ops_result_nfields_T_52, _ops_result_nfields_T_51})
              ? {1'h0,
                 {1'h0, _ops_result_emul_data_T_116} | {_ops_result_emul_data_T_100, 1'h0}
                   | {2{&io_req_2_bits_nfields}}}
              : (|{io_req_2_bits_op == 5'h12,
                   _ops_result_nfields_T_52,
                   io_req_2_bits_op == 5'hE,
                   _ops_result_nfields_T_51})
                  ? (_ops_emul_data_T_92 ? _ops_emul_data_T_138 : 3'h0)
                    | (_ops_emul_data_T_101 ? _ops_emul_data_T_147 : 3'h0)
                    | (_ops_emul_data_T_110 ? _ops_emul_data_T_156 : 3'h0)
                    | (_ops_emul_data_T_115 ? _ops_emul_data_T_161 : 3'h0)
                    | (_ops_emul_data_T_92 | _ops_emul_data_T_101 | _ops_emul_data_T_110
                       | _ops_emul_data_T_115
                         ? 3'h0
                         : io_rvvState_bits_lmul)
                  : io_rvvState_bits_lmul,
        _ops_result_nfields_T_49 | _ops_result_nfields_T_55
          ? 3'h0
          : io_req_2_bits_nfields}),
    .in_3_valid
      (io_req_3_ready_0 & io_req_3_valid
       & {io_req_3_bits_op == 5'hA,
          io_req_3_bits_op == 5'h9,
          io_req_3_bits_op == 5'h8} == 3'h0),
    .in_3_bits
      ({io_req_3_bits_store,
        io_req_3_bits_addr,
        io_req_3_bits_op,
        io_req_3_bits_pc,
        io_busPort_addr_3,
        io_req_3_bits_op == 5'hC ? 32'h0 : io_busPort_data_3,
        io_req_3_bits_elemWidth,
        io_rvvState_bits_sew,
        _ops_result_nfields_T_66 & (|{_ops_result_nfields_T_74, _ops_result_nfields_T_73})
          ? 3'h0
          : _ops_result_nfields_T_72
            & (|{_ops_result_nfields_T_74, _ops_result_nfields_T_73})
              ? {1'h0,
                 {1'h0, _ops_result_emul_data_T_159} | {_ops_result_emul_data_T_143, 1'h0}
                   | {2{&io_req_3_bits_nfields}}}
              : (|{io_req_3_bits_op == 5'h12,
                   _ops_result_nfields_T_74,
                   io_req_3_bits_op == 5'hE,
                   _ops_result_nfields_T_73})
                  ? (_ops_emul_data_T_137 ? _ops_emul_data_T_138 : 3'h0)
                    | (_ops_emul_data_T_146 ? _ops_emul_data_T_147 : 3'h0)
                    | (_ops_emul_data_T_155 ? _ops_emul_data_T_156 : 3'h0)
                    | (_ops_emul_data_T_160 ? _ops_emul_data_T_161 : 3'h0)
                    | (_ops_emul_data_T_137 | _ops_emul_data_T_146 | _ops_emul_data_T_155
                       | _ops_emul_data_T_160
                         ? 3'h0
                         : io_rvvState_bits_lmul)
                  : io_rvvState_bits_lmul,
        _ops_result_nfields_T_71 | _ops_result_nfields_T_77
          ? 3'h0
          : io_req_3_bits_nfields}),
    .out_0_valid (_alignedOps_aligner_out_0_valid),
    .out_0_bits  (_alignedOps_aligner_out_0_bits),
    .out_1_valid (_alignedOps_aligner_out_1_valid),
    .out_1_bits  (_alignedOps_aligner_out_1_bits),
    .out_2_valid (_alignedOps_aligner_out_2_valid),
    .out_2_bits  (_alignedOps_aligner_out_2_bits),
    .out_3_valid (_alignedOps_aligner_out_3_valid),
    .out_3_bits  (_alignedOps_aligner_out_3_bits)
  );
  assign io_req_0_ready = io_req_0_ready_0;
  assign io_req_1_ready = io_req_1_ready_0;
  assign io_req_2_ready = io_req_2_ready_0;
  assign io_req_3_ready = io_req_3_ready_0;
  assign io_rd_valid = io_rd_valid_0;
  assign io_rd_bits_addr = io_rd_bits_addr_0;
  assign io_rd_bits_data =
    slot_op == 5'hC | slot_op == 5'h2
      ? {slot_data_3, slot_data_2, slot_data_1, slot_data_0}
      : slot_op == 5'h4
          ? _GEN_1
          : slot_op == 5'h1
              ? io_rd_bits_data_halfSigned
              : slot_op == 5'h3
                  ? _GEN_0
                  : (|slot_op) ? 32'h0 : io_rd_bits_data_byteSigned;
  assign io_rd_flt_valid = io_rd_flt_valid_0;
  assign io_rd_flt_bits_addr = io_rd_bits_addr_0;
  assign io_rd_flt_bits_data =
    slot_op == 5'hC | slot_op == 5'h2
      ? {slot_data_3, slot_data_2, slot_data_1, slot_data_0}
      : slot_op == 5'h4
          ? _GEN_1
          : slot_op == 5'h1
              ? io_rd_bits_data_halfSigned
              : slot_op == 5'h3
                  ? _GEN_0
                  : (|slot_op) ? 32'h0 : io_rd_bits_data_byteSigned;
  assign io_ibus_valid = io_ibus_valid_0;
  assign io_ibus_addr = targetLineAddr;
  assign io_dbus_valid = io_dbus_valid_0;
  assign io_dbus_write = slot_store;
  assign io_dbus_addr = targetLineAddr;
  assign io_dbus_wdata =
    {wdata_15,
     wdata_14,
     wdata_13,
     wdata_12,
     wdata_11,
     wdata_10,
     wdata_9,
     wdata_8,
     wdata_7,
     wdata_6,
     wdata_5,
     wdata_4,
     wdata_3,
     wdata_2,
     wdata_1,
     wdata_0};
  assign io_dbus_wmask = _resultMask_T_14;
  assign io_flush_valid = flushCmd_valid;
  assign io_flush_fencei = flushCmd_bits_fencei;
  assign io_flush_pcNext = flushCmd_bits_pcNext;
  assign io_fault_valid = faultReg_valid;
  assign io_fault_bits_write = faultReg_bits_info_write;
  assign io_fault_bits_addr = faultReg_bits_info_addr;
  assign io_fault_bits_epc = faultReg_bits_info_epc;
  assign io_ebus_dbus_valid = io_ebus_dbus_valid_0;
  assign io_ebus_dbus_write = slot_store;
  assign io_ebus_dbus_pc = slot_pc;
  assign io_ebus_dbus_addr =
    ((|_alignedAddress_T_3) ? targetAddress_bits : 32'h0)
    | (_alignedAddress_T_10 ? {targetAddress_bits[31:1], 1'h0} : 32'h0)
    | (_alignedAddress_T_16 ? {targetAddress_bits[31:2], 2'h0} : 32'h0)
    | ((|_alignedAddress_T_3) | _alignedAddress_T_10 | _alignedAddress_T_16
         ? 32'h0
         : {targetAddress_bits[31:4], 4'h0});
  assign io_ebus_dbus_size =
    {4'h0, |_size_T_3} | ((|_size_T_8) ? (targetAddress_bits[0] ? 5'h10 : 5'h2) : 5'h0)
    | ((|_size_T_14) ? (wordAligned ? 5'h4 : 5'h10) : 5'h0) | {|_size_T_25, 4'h0}
    | {{_alignedAddress_T_2,
        _alignedAddress_T_1,
        ~(|slot_op),
        _alignedAddress_T_7,
        _alignedAddress_T_6,
        _alignedAddress_T_5,
        _alignedAddress_T_13,
        _alignedAddress_T_12,
        _alignedAddress_T_11,
        _scalarStoreComplete_T_63,
        _scalarStoreComplete_T_62,
        _writebackUpdatedSlot_result_baseAddr_T_11,
        _writebackUpdatedSlot_result_baseAddr_T_2,
        _scalarStoreComplete_T_59,
        _scalarStoreComplete_T_58,
        _writebackUpdatedSlot_result_baseAddr_T_10,
        _writebackUpdatedSlot_result_baseAddr_T_1} == 17'h0,
       4'h0};
  assign io_ebus_dbus_wdata =
    {wdata_15,
     wdata_14,
     wdata_13,
     wdata_12,
     wdata_11,
     wdata_10,
     wdata_9,
     wdata_8,
     wdata_7,
     wdata_6,
     wdata_5,
     wdata_4,
     wdata_3,
     wdata_2,
     wdata_1,
     wdata_0};
  assign io_ebus_dbus_wmask = _resultMask_T_14;
  assign io_rvv2lsu_0_ready = io_rvv2lsu_0_ready_0;
  assign io_lsu2rvv_0_valid = io_lsu2rvv_0_valid_0;
  assign io_lsu2rvv_0_bits_addr = io_rd_bits_addr_0;
  assign io_lsu2rvv_0_bits_data =
    {slot_data_15,
     slot_data_14,
     slot_data_13,
     slot_data_12,
     slot_data_11,
     slot_data_10,
     slot_data_9,
     slot_data_8,
     slot_data_7,
     slot_data_6,
     slot_data_5,
     slot_data_4,
     slot_data_3,
     slot_data_2,
     slot_data_1,
     slot_data_0};
  assign io_lsu2rvv_0_bits_last = io_lsu2rvv_0_bits_last_0;
  assign io_queueCapacity = _opQueue_io_nSpace;
  assign io_active =
    |{_io_active_T | slot_active_2 | slot_active_3 | slot_active_4 | slot_active_5
        | slot_active_6 | slot_active_7 | slot_active_8 | slot_active_9 | slot_active_10
        | slot_active_11 | slot_active_12 | slot_active_13 | slot_active_14
        | slot_active_15 | slot_pendingWriteback
        | slot_vectorLoop_subvector_curr != slot_vectorLoop_subvector_max
        | slot_vectorLoop_segment_curr != slot_vectorLoop_segment_max
        | slot_vectorLoop_lmul_curr != slot_vectorLoop_lmul_max,
      _opQueue_io_nEnqueued};
  assign io_storeComplete_valid = io_storeComplete_valid_0;
  assign io_storeComplete_bits = io_storeComplete_valid_0 ? slot_pc : 32'h0;
endmodule
