$date
	Tue Dec  1 22:24:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module demultiplexer_tb $end
$var wire 1 ! d7 $end
$var wire 1 " d6 $end
$var wire 1 # d5 $end
$var wire 1 $ d4 $end
$var wire 1 % d3 $end
$var wire 1 & d2 $end
$var wire 1 ' d1 $end
$var wire 1 ( d0 $end
$var reg 1 ) in $end
$var reg 1 * s0 $end
$var reg 1 + s1 $end
$var reg 1 , s2 $end
$scope module DUT $end
$var wire 1 ( d0 $end
$var wire 1 ' d1 $end
$var wire 1 & d2 $end
$var wire 1 % d3 $end
$var wire 1 $ d4 $end
$var wire 1 # d5 $end
$var wire 1 " d6 $end
$var wire 1 ! d7 $end
$var wire 1 ) in $end
$var wire 1 * s0 $end
$var wire 1 + s1 $end
$var wire 1 , s2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#100000
1&
1+
1)
#200000
