
STM32WB5MM_DK_BLE_Sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001ed60  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000252c  0801eea0  0801eea0  0001fea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080213cc  080213cc  000223cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080213d4  080213d4  000223d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080213d8  080213d8  000223d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000075c  20000008  080213dc  00023008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000003d  20000764  08021b38  00023764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200007a4  08021b75  000237a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000274c  200007c0  08021b86  000237c0  2**4
                  ALLOC
 10 ._user_heap_stack 00001404  20002f0c  08021b86  00023f0c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000237b5  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00024000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00024000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00024000  2**2
                  ALLOC
 15 .debug_line   00056e43  00000000  00000000  000237e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000bf  00000000  00000000  0007a628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0005be1b  00000000  00000000  0007a6e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 0000a2f4  00000000  00000000  000d6502  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00004ce0  00000000  00000000  000e07f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0012141e  00000000  00000000  000e54d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00003b2c  00000000  00000000  002068f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  000373ad  00000000  00000000  0020a422  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  002417cf  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000158ec  00000000  00000000  00241814  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200007c0 	.word	0x200007c0
 800015c:	00000000 	.word	0x00000000
 8000160:	0801ee88 	.word	0x0801ee88

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200007c4 	.word	0x200007c4
 800017c:	0801ee88 	.word	0x0801ee88

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr
	...

080001a0 <memchr>:
 80001a0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001a4:	2a10      	cmp	r2, #16
 80001a6:	db2b      	blt.n	8000200 <memchr+0x60>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	d008      	beq.n	80001c0 <memchr+0x20>
 80001ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001b2:	3a01      	subs	r2, #1
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d02d      	beq.n	8000214 <memchr+0x74>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	b342      	cbz	r2, 8000210 <memchr+0x70>
 80001be:	d1f6      	bne.n	80001ae <memchr+0xe>
 80001c0:	b4f0      	push	{r4, r5, r6, r7}
 80001c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ca:	f022 0407 	bic.w	r4, r2, #7
 80001ce:	f07f 0700 	mvns.w	r7, #0
 80001d2:	2300      	movs	r3, #0
 80001d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001d8:	3c08      	subs	r4, #8
 80001da:	ea85 0501 	eor.w	r5, r5, r1
 80001de:	ea86 0601 	eor.w	r6, r6, r1
 80001e2:	fa85 f547 	uadd8	r5, r5, r7
 80001e6:	faa3 f587 	sel	r5, r3, r7
 80001ea:	fa86 f647 	uadd8	r6, r6, r7
 80001ee:	faa5 f687 	sel	r6, r5, r7
 80001f2:	b98e      	cbnz	r6, 8000218 <memchr+0x78>
 80001f4:	d1ee      	bne.n	80001d4 <memchr+0x34>
 80001f6:	bcf0      	pop	{r4, r5, r6, r7}
 80001f8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001fc:	f002 0207 	and.w	r2, r2, #7
 8000200:	b132      	cbz	r2, 8000210 <memchr+0x70>
 8000202:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000206:	3a01      	subs	r2, #1
 8000208:	ea83 0301 	eor.w	r3, r3, r1
 800020c:	b113      	cbz	r3, 8000214 <memchr+0x74>
 800020e:	d1f8      	bne.n	8000202 <memchr+0x62>
 8000210:	2000      	movs	r0, #0
 8000212:	4770      	bx	lr
 8000214:	3801      	subs	r0, #1
 8000216:	4770      	bx	lr
 8000218:	2d00      	cmp	r5, #0
 800021a:	bf06      	itte	eq
 800021c:	4635      	moveq	r5, r6
 800021e:	3803      	subeq	r0, #3
 8000220:	3807      	subne	r0, #7
 8000222:	f015 0f01 	tst.w	r5, #1
 8000226:	d107      	bne.n	8000238 <memchr+0x98>
 8000228:	3001      	adds	r0, #1
 800022a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800022e:	bf02      	ittt	eq
 8000230:	3001      	addeq	r0, #1
 8000232:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000236:	3001      	addeq	r0, #1
 8000238:	bcf0      	pop	{r4, r5, r6, r7}
 800023a:	3801      	subs	r0, #1
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	@ 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	3c01      	subs	r4, #1
 800038c:	bf28      	it	cs
 800038e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000392:	d2e9      	bcs.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__gedf2>:
 80009ec:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 80009f0:	e006      	b.n	8000a00 <__cmpdf2+0x4>
 80009f2:	bf00      	nop

080009f4 <__ledf2>:
 80009f4:	f04f 0c01 	mov.w	ip, #1
 80009f8:	e002      	b.n	8000a00 <__cmpdf2+0x4>
 80009fa:	bf00      	nop

080009fc <__cmpdf2>:
 80009fc:	f04f 0c01 	mov.w	ip, #1
 8000a00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a16:	d01b      	beq.n	8000a50 <__cmpdf2+0x54>
 8000a18:	b001      	add	sp, #4
 8000a1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1e:	bf0c      	ite	eq
 8000a20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a24:	ea91 0f03 	teqne	r1, r3
 8000a28:	bf02      	ittt	eq
 8000a2a:	ea90 0f02 	teqeq	r0, r2
 8000a2e:	2000      	moveq	r0, #0
 8000a30:	4770      	bxeq	lr
 8000a32:	f110 0f00 	cmn.w	r0, #0
 8000a36:	ea91 0f03 	teq	r1, r3
 8000a3a:	bf58      	it	pl
 8000a3c:	4299      	cmppl	r1, r3
 8000a3e:	bf08      	it	eq
 8000a40:	4290      	cmpeq	r0, r2
 8000a42:	bf2c      	ite	cs
 8000a44:	17d8      	asrcs	r0, r3, #31
 8000a46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4a:	f040 0001 	orr.w	r0, r0, #1
 8000a4e:	4770      	bx	lr
 8000a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d102      	bne.n	8000a60 <__cmpdf2+0x64>
 8000a5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5e:	d107      	bne.n	8000a70 <__cmpdf2+0x74>
 8000a60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a68:	d1d6      	bne.n	8000a18 <__cmpdf2+0x1c>
 8000a6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6e:	d0d3      	beq.n	8000a18 <__cmpdf2+0x1c>
 8000a70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdrcmple>:
 8000a78:	4684      	mov	ip, r0
 8000a7a:	4610      	mov	r0, r2
 8000a7c:	4662      	mov	r2, ip
 8000a7e:	468c      	mov	ip, r1
 8000a80:	4619      	mov	r1, r3
 8000a82:	4663      	mov	r3, ip
 8000a84:	e000      	b.n	8000a88 <__aeabi_cdcmpeq>
 8000a86:	bf00      	nop

08000a88 <__aeabi_cdcmpeq>:
 8000a88:	b501      	push	{r0, lr}
 8000a8a:	f7ff ffb7 	bl	80009fc <__cmpdf2>
 8000a8e:	2800      	cmp	r0, #0
 8000a90:	bf48      	it	mi
 8000a92:	f110 0f00 	cmnmi.w	r0, #0
 8000a96:	bd01      	pop	{r0, pc}

08000a98 <__aeabi_dcmpeq>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff fff4 	bl	8000a88 <__aeabi_cdcmpeq>
 8000aa0:	bf0c      	ite	eq
 8000aa2:	2001      	moveq	r0, #1
 8000aa4:	2000      	movne	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_dcmplt>:
 8000aac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab0:	f7ff ffea 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ab4:	bf34      	ite	cc
 8000ab6:	2001      	movcc	r0, #1
 8000ab8:	2000      	movcs	r0, #0
 8000aba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000abe:	bf00      	nop

08000ac0 <__aeabi_dcmple>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff ffe0 	bl	8000a88 <__aeabi_cdcmpeq>
 8000ac8:	bf94      	ite	ls
 8000aca:	2001      	movls	r0, #1
 8000acc:	2000      	movhi	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmpge>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffce 	bl	8000a78 <__aeabi_cdrcmple>
 8000adc:	bf94      	ite	ls
 8000ade:	2001      	movls	r0, #1
 8000ae0:	2000      	movhi	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmpgt>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffc4 	bl	8000a78 <__aeabi_cdrcmple>
 8000af0:	bf34      	ite	cc
 8000af2:	2001      	movcc	r0, #1
 8000af4:	2000      	movcs	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpun>:
 8000afc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x10>
 8000b06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0a:	d10a      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b14:	d102      	bne.n	8000b1c <__aeabi_dcmpun+0x20>
 8000b16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_dcmpun+0x26>
 8000b1c:	f04f 0000 	mov.w	r0, #0
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0001 	mov.w	r0, #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2iz>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b30:	d215      	bcs.n	8000b5e <__aeabi_d2iz+0x36>
 8000b32:	d511      	bpl.n	8000b58 <__aeabi_d2iz+0x30>
 8000b34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b3c:	d912      	bls.n	8000b64 <__aeabi_d2iz+0x3c>
 8000b3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b52:	bf18      	it	ne
 8000b54:	4240      	negne	r0, r0
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b62:	d105      	bne.n	8000b70 <__aeabi_d2iz+0x48>
 8000b64:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b68:	bf08      	it	eq
 8000b6a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6e:	4770      	bx	lr
 8000b70:	f04f 0000 	mov.w	r0, #0
 8000b74:	4770      	bx	lr
 8000b76:	bf00      	nop

08000b78 <__aeabi_d2f>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b80:	bf24      	itt	cs
 8000b82:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b86:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b8a:	d90d      	bls.n	8000ba8 <__aeabi_d2f+0x30>
 8000b8c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b90:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b94:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b98:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b9c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba0:	bf08      	it	eq
 8000ba2:	f020 0001 	biceq.w	r0, r0, #1
 8000ba6:	4770      	bx	lr
 8000ba8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bac:	d121      	bne.n	8000bf2 <__aeabi_d2f+0x7a>
 8000bae:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bb2:	bfbc      	itt	lt
 8000bb4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	4770      	bxlt	lr
 8000bba:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bbe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc2:	f1c2 0218 	rsb	r2, r2, #24
 8000bc6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bca:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bce:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	f040 0001 	orrne.w	r0, r0, #1
 8000bd8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bdc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be4:	ea40 000c 	orr.w	r0, r0, ip
 8000be8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bec:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf0:	e7cc      	b.n	8000b8c <__aeabi_d2f+0x14>
 8000bf2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf6:	d107      	bne.n	8000c08 <__aeabi_d2f+0x90>
 8000bf8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bfc:	bf1e      	ittt	ne
 8000bfe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c02:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c06:	4770      	bxne	lr
 8000c08:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_uldivmod>:
 8000c18:	b953      	cbnz	r3, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1a:	b94a      	cbnz	r2, 8000c30 <__aeabi_uldivmod+0x18>
 8000c1c:	2900      	cmp	r1, #0
 8000c1e:	bf08      	it	eq
 8000c20:	2800      	cmpeq	r0, #0
 8000c22:	bf1c      	itt	ne
 8000c24:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c28:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c2c:	f000 b988 	b.w	8000f40 <__aeabi_idiv0>
 8000c30:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c34:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c38:	f000 f806 	bl	8000c48 <__udivmoddi4>
 8000c3c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c44:	b004      	add	sp, #16
 8000c46:	4770      	bx	lr

08000c48 <__udivmoddi4>:
 8000c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c4c:	9d08      	ldr	r5, [sp, #32]
 8000c4e:	468e      	mov	lr, r1
 8000c50:	4604      	mov	r4, r0
 8000c52:	4688      	mov	r8, r1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d14a      	bne.n	8000cee <__udivmoddi4+0xa6>
 8000c58:	428a      	cmp	r2, r1
 8000c5a:	4617      	mov	r7, r2
 8000c5c:	d962      	bls.n	8000d24 <__udivmoddi4+0xdc>
 8000c5e:	fab2 f682 	clz	r6, r2
 8000c62:	b14e      	cbz	r6, 8000c78 <__udivmoddi4+0x30>
 8000c64:	f1c6 0320 	rsb	r3, r6, #32
 8000c68:	fa01 f806 	lsl.w	r8, r1, r6
 8000c6c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c70:	40b7      	lsls	r7, r6
 8000c72:	ea43 0808 	orr.w	r8, r3, r8
 8000c76:	40b4      	lsls	r4, r6
 8000c78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c7c:	fa1f fc87 	uxth.w	ip, r7
 8000c80:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c84:	0c23      	lsrs	r3, r4, #16
 8000c86:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c8a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c8e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0x62>
 8000c96:	18fb      	adds	r3, r7, r3
 8000c98:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c9c:	f080 80ea 	bcs.w	8000e74 <__udivmoddi4+0x22c>
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	f240 80e7 	bls.w	8000e74 <__udivmoddi4+0x22c>
 8000ca6:	3902      	subs	r1, #2
 8000ca8:	443b      	add	r3, r7
 8000caa:	1a9a      	subs	r2, r3, r2
 8000cac:	b2a3      	uxth	r3, r4
 8000cae:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cb2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cba:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cbe:	459c      	cmp	ip, r3
 8000cc0:	d909      	bls.n	8000cd6 <__udivmoddi4+0x8e>
 8000cc2:	18fb      	adds	r3, r7, r3
 8000cc4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cc8:	f080 80d6 	bcs.w	8000e78 <__udivmoddi4+0x230>
 8000ccc:	459c      	cmp	ip, r3
 8000cce:	f240 80d3 	bls.w	8000e78 <__udivmoddi4+0x230>
 8000cd2:	443b      	add	r3, r7
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cda:	eba3 030c 	sub.w	r3, r3, ip
 8000cde:	2100      	movs	r1, #0
 8000ce0:	b11d      	cbz	r5, 8000cea <__udivmoddi4+0xa2>
 8000ce2:	40f3      	lsrs	r3, r6
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d905      	bls.n	8000cfe <__udivmoddi4+0xb6>
 8000cf2:	b10d      	cbz	r5, 8000cf8 <__udivmoddi4+0xb0>
 8000cf4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e7f5      	b.n	8000cea <__udivmoddi4+0xa2>
 8000cfe:	fab3 f183 	clz	r1, r3
 8000d02:	2900      	cmp	r1, #0
 8000d04:	d146      	bne.n	8000d94 <__udivmoddi4+0x14c>
 8000d06:	4573      	cmp	r3, lr
 8000d08:	d302      	bcc.n	8000d10 <__udivmoddi4+0xc8>
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	f200 8105 	bhi.w	8000f1a <__udivmoddi4+0x2d2>
 8000d10:	1a84      	subs	r4, r0, r2
 8000d12:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d16:	2001      	movs	r0, #1
 8000d18:	4690      	mov	r8, r2
 8000d1a:	2d00      	cmp	r5, #0
 8000d1c:	d0e5      	beq.n	8000cea <__udivmoddi4+0xa2>
 8000d1e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d22:	e7e2      	b.n	8000cea <__udivmoddi4+0xa2>
 8000d24:	2a00      	cmp	r2, #0
 8000d26:	f000 8090 	beq.w	8000e4a <__udivmoddi4+0x202>
 8000d2a:	fab2 f682 	clz	r6, r2
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f040 80a4 	bne.w	8000e7c <__udivmoddi4+0x234>
 8000d34:	1a8a      	subs	r2, r1, r2
 8000d36:	0c03      	lsrs	r3, r0, #16
 8000d38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3c:	b280      	uxth	r0, r0
 8000d3e:	b2bc      	uxth	r4, r7
 8000d40:	2101      	movs	r1, #1
 8000d42:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d46:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d4e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d52:	429a      	cmp	r2, r3
 8000d54:	d907      	bls.n	8000d66 <__udivmoddi4+0x11e>
 8000d56:	18fb      	adds	r3, r7, r3
 8000d58:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x11c>
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f200 80e0 	bhi.w	8000f24 <__udivmoddi4+0x2dc>
 8000d64:	46c4      	mov	ip, r8
 8000d66:	1a9b      	subs	r3, r3, r2
 8000d68:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d6c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d70:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d74:	fb02 f404 	mul.w	r4, r2, r4
 8000d78:	429c      	cmp	r4, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x144>
 8000d7c:	18fb      	adds	r3, r7, r3
 8000d7e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x142>
 8000d84:	429c      	cmp	r4, r3
 8000d86:	f200 80ca 	bhi.w	8000f1e <__udivmoddi4+0x2d6>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	1b1b      	subs	r3, r3, r4
 8000d8e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d92:	e7a5      	b.n	8000ce0 <__udivmoddi4+0x98>
 8000d94:	f1c1 0620 	rsb	r6, r1, #32
 8000d98:	408b      	lsls	r3, r1
 8000d9a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d9e:	431f      	orrs	r7, r3
 8000da0:	fa0e f401 	lsl.w	r4, lr, r1
 8000da4:	fa20 f306 	lsr.w	r3, r0, r6
 8000da8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000db0:	4323      	orrs	r3, r4
 8000db2:	fa00 f801 	lsl.w	r8, r0, r1
 8000db6:	fa1f fc87 	uxth.w	ip, r7
 8000dba:	fbbe f0f9 	udiv	r0, lr, r9
 8000dbe:	0c1c      	lsrs	r4, r3, #16
 8000dc0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000dc4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000dc8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dcc:	45a6      	cmp	lr, r4
 8000dce:	fa02 f201 	lsl.w	r2, r2, r1
 8000dd2:	d909      	bls.n	8000de8 <__udivmoddi4+0x1a0>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dda:	f080 809c 	bcs.w	8000f16 <__udivmoddi4+0x2ce>
 8000dde:	45a6      	cmp	lr, r4
 8000de0:	f240 8099 	bls.w	8000f16 <__udivmoddi4+0x2ce>
 8000de4:	3802      	subs	r0, #2
 8000de6:	443c      	add	r4, r7
 8000de8:	eba4 040e 	sub.w	r4, r4, lr
 8000dec:	fa1f fe83 	uxth.w	lr, r3
 8000df0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000df4:	fb09 4413 	mls	r4, r9, r3, r4
 8000df8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dfc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e00:	45a4      	cmp	ip, r4
 8000e02:	d908      	bls.n	8000e16 <__udivmoddi4+0x1ce>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e0a:	f080 8082 	bcs.w	8000f12 <__udivmoddi4+0x2ca>
 8000e0e:	45a4      	cmp	ip, r4
 8000e10:	d97f      	bls.n	8000f12 <__udivmoddi4+0x2ca>
 8000e12:	3b02      	subs	r3, #2
 8000e14:	443c      	add	r4, r7
 8000e16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e1a:	eba4 040c 	sub.w	r4, r4, ip
 8000e1e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e22:	4564      	cmp	r4, ip
 8000e24:	4673      	mov	r3, lr
 8000e26:	46e1      	mov	r9, ip
 8000e28:	d362      	bcc.n	8000ef0 <__udivmoddi4+0x2a8>
 8000e2a:	d05f      	beq.n	8000eec <__udivmoddi4+0x2a4>
 8000e2c:	b15d      	cbz	r5, 8000e46 <__udivmoddi4+0x1fe>
 8000e2e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e32:	eb64 0409 	sbc.w	r4, r4, r9
 8000e36:	fa04 f606 	lsl.w	r6, r4, r6
 8000e3a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e3e:	431e      	orrs	r6, r3
 8000e40:	40cc      	lsrs	r4, r1
 8000e42:	e9c5 6400 	strd	r6, r4, [r5]
 8000e46:	2100      	movs	r1, #0
 8000e48:	e74f      	b.n	8000cea <__udivmoddi4+0xa2>
 8000e4a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e4e:	0c01      	lsrs	r1, r0, #16
 8000e50:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e54:	b280      	uxth	r0, r0
 8000e56:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	4638      	mov	r0, r7
 8000e5e:	463c      	mov	r4, r7
 8000e60:	46b8      	mov	r8, r7
 8000e62:	46be      	mov	lr, r7
 8000e64:	2620      	movs	r6, #32
 8000e66:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e6a:	eba2 0208 	sub.w	r2, r2, r8
 8000e6e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e72:	e766      	b.n	8000d42 <__udivmoddi4+0xfa>
 8000e74:	4601      	mov	r1, r0
 8000e76:	e718      	b.n	8000caa <__udivmoddi4+0x62>
 8000e78:	4610      	mov	r0, r2
 8000e7a:	e72c      	b.n	8000cd6 <__udivmoddi4+0x8e>
 8000e7c:	f1c6 0220 	rsb	r2, r6, #32
 8000e80:	fa2e f302 	lsr.w	r3, lr, r2
 8000e84:	40b7      	lsls	r7, r6
 8000e86:	40b1      	lsls	r1, r6
 8000e88:	fa20 f202 	lsr.w	r2, r0, r2
 8000e8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e90:	430a      	orrs	r2, r1
 8000e92:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e96:	b2bc      	uxth	r4, r7
 8000e98:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e9c:	0c11      	lsrs	r1, r2, #16
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb08 f904 	mul.w	r9, r8, r4
 8000ea6:	40b0      	lsls	r0, r6
 8000ea8:	4589      	cmp	r9, r1
 8000eaa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eae:	b280      	uxth	r0, r0
 8000eb0:	d93e      	bls.n	8000f30 <__udivmoddi4+0x2e8>
 8000eb2:	1879      	adds	r1, r7, r1
 8000eb4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000eb8:	d201      	bcs.n	8000ebe <__udivmoddi4+0x276>
 8000eba:	4589      	cmp	r9, r1
 8000ebc:	d81f      	bhi.n	8000efe <__udivmoddi4+0x2b6>
 8000ebe:	eba1 0109 	sub.w	r1, r1, r9
 8000ec2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ec6:	fb09 f804 	mul.w	r8, r9, r4
 8000eca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ece:	b292      	uxth	r2, r2
 8000ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ed4:	4542      	cmp	r2, r8
 8000ed6:	d229      	bcs.n	8000f2c <__udivmoddi4+0x2e4>
 8000ed8:	18ba      	adds	r2, r7, r2
 8000eda:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ede:	d2c4      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee0:	4542      	cmp	r2, r8
 8000ee2:	d2c2      	bcs.n	8000e6a <__udivmoddi4+0x222>
 8000ee4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ee8:	443a      	add	r2, r7
 8000eea:	e7be      	b.n	8000e6a <__udivmoddi4+0x222>
 8000eec:	45f0      	cmp	r8, lr
 8000eee:	d29d      	bcs.n	8000e2c <__udivmoddi4+0x1e4>
 8000ef0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ef4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ef8:	3801      	subs	r0, #1
 8000efa:	46e1      	mov	r9, ip
 8000efc:	e796      	b.n	8000e2c <__udivmoddi4+0x1e4>
 8000efe:	eba7 0909 	sub.w	r9, r7, r9
 8000f02:	4449      	add	r1, r9
 8000f04:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f08:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0c:	fb09 f804 	mul.w	r8, r9, r4
 8000f10:	e7db      	b.n	8000eca <__udivmoddi4+0x282>
 8000f12:	4673      	mov	r3, lr
 8000f14:	e77f      	b.n	8000e16 <__udivmoddi4+0x1ce>
 8000f16:	4650      	mov	r0, sl
 8000f18:	e766      	b.n	8000de8 <__udivmoddi4+0x1a0>
 8000f1a:	4608      	mov	r0, r1
 8000f1c:	e6fd      	b.n	8000d1a <__udivmoddi4+0xd2>
 8000f1e:	443b      	add	r3, r7
 8000f20:	3a02      	subs	r2, #2
 8000f22:	e733      	b.n	8000d8c <__udivmoddi4+0x144>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	443b      	add	r3, r7
 8000f2a:	e71c      	b.n	8000d66 <__udivmoddi4+0x11e>
 8000f2c:	4649      	mov	r1, r9
 8000f2e:	e79c      	b.n	8000e6a <__udivmoddi4+0x222>
 8000f30:	eba1 0109 	sub.w	r1, r1, r9
 8000f34:	46c4      	mov	ip, r8
 8000f36:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3a:	fb09 f804 	mul.w	r8, r9, r4
 8000f3e:	e7c4      	b.n	8000eca <__udivmoddi4+0x282>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000f44:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f46:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f48:	3304      	adds	r3, #4

08000f4a <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f4a:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f4c:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000f4e:	d3f9      	bcc.n	8000f44 <CopyDataInit>
  bx lr
 8000f50:	4770      	bx	lr

08000f52 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000f52:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000f54:	3004      	adds	r0, #4

08000f56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000f56:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000f58:	d3fb      	bcc.n	8000f52 <FillZerobss>
  bx lr
 8000f5a:	4770      	bx	lr

08000f5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f5c:	480c      	ldr	r0, [pc, #48]	@ (8000f90 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000f5e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f60:	f00f f908 	bl	8010174 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000f64:	480b      	ldr	r0, [pc, #44]	@ (8000f94 <LoopForever+0x8>)
 8000f66:	490c      	ldr	r1, [pc, #48]	@ (8000f98 <LoopForever+0xc>)
 8000f68:	4a0c      	ldr	r2, [pc, #48]	@ (8000f9c <LoopForever+0x10>)
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	f7ff ffed 	bl	8000f4a <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000f70:	480b      	ldr	r0, [pc, #44]	@ (8000fa0 <LoopForever+0x14>)
 8000f72:	490c      	ldr	r1, [pc, #48]	@ (8000fa4 <LoopForever+0x18>)
 8000f74:	2300      	movs	r3, #0
 8000f76:	f7ff ffee 	bl	8000f56 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000f7a:	480b      	ldr	r0, [pc, #44]	@ (8000fa8 <LoopForever+0x1c>)
 8000f7c:	490b      	ldr	r1, [pc, #44]	@ (8000fac <LoopForever+0x20>)
 8000f7e:	2300      	movs	r3, #0
 8000f80:	f7ff ffe9 	bl	8000f56 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000f84:	f01b ff94 	bl	801ceb0 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000f88:	f001 fd66 	bl	8002a58 <main>

08000f8c <LoopForever>:

LoopForever:
  b LoopForever
 8000f8c:	e7fe      	b.n	8000f8c <LoopForever>
 8000f8e:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000f90:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000f94:	20000008 	.word	0x20000008
 8000f98:	20000764 	.word	0x20000764
 8000f9c:	080213dc 	.word	0x080213dc
  INIT_BSS _sbss, _ebss
 8000fa0:	200007c0 	.word	0x200007c0
 8000fa4:	20002f0c 	.word	0x20002f0c
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000fa8:	200301e4 	.word	0x200301e4
 8000fac:	20030a67 	.word	0x20030a67

08000fb0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC1_IRQHandler>
	...

08000fb4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000fbc:	4b06      	ldr	r3, [pc, #24]	@ (8000fd8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fbe:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000fc2:	4905      	ldr	r1, [pc, #20]	@ (8000fd8 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr
 8000fd8:	58000800 	.word	0x58000800

08000fdc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	b085      	sub	sp, #20
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000fe4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000fe8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000fea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ff4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001000:	68fb      	ldr	r3, [r7, #12]
}
 8001002:	bf00      	nop
 8001004:	3714      	adds	r7, #20
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800100e:	b480      	push	{r7}
 8001010:	b085      	sub	sp, #20
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8001016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800101a:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 800101e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4313      	orrs	r3, r2
 8001026:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 800102a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800102e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4013      	ands	r3, r2
 8001036:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001038:	68fb      	ldr	r3, [r7, #12]
}
 800103a:	bf00      	nop
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001044:	4770      	bx	lr
	...

08001048 <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUG_TRACE == 1)
  debug_trace_enabled = 1;
 800104c:	4b09      	ldr	r3, [pc, #36]	@ (8001074 <APPD_Init+0x2c>)
 800104e:	2201      	movs	r2, #1
 8001050:	601a      	str	r2, [r3, #0]
  
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8001052:	f00f f993 	bl	801037c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8001056:	f00f f997 	bl	8010388 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 800105a:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 800105e:	f7ff ffa9 	bl	8000fb4 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8001062:	f018 fbcd 	bl	8019800 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8001066:	f000 f823 	bl	80010b0 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 800106a:	f000 f8c3 	bl	80011f4 <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 800106e:	bf00      	nop
}
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	200007dc 	.word	0x200007dc

08001078 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8001078:	b5b0      	push	{r4, r5, r7, lr}
 800107a:	b088      	sub	sp, #32
 800107c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 800107e:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <APPD_EnableCPU2+0x34>)
 8001080:	1d3c      	adds	r4, r7, #4
 8001082:	461d      	mov	r5, r3
 8001084:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001086:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001088:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800108c:	c403      	stmia	r4!, {r0, r1}
 800108e:	8022      	strh	r2, [r4, #0]
 8001090:	3402      	adds	r4, #2
 8001092:	0c13      	lsrs	r3, r2, #16
 8001094:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8001096:	f01a f8f5 	bl	801b284 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	4618      	mov	r0, r3
 800109e:	f018 ff4e 	bl	8019f3e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 80010a2:	bf00      	nop
}
 80010a4:	3720      	adds	r7, #32
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bdb0      	pop	{r4, r5, r7, pc}
 80010aa:	bf00      	nop
 80010ac:	0801eea0 	.word	0x0801eea0

080010b0 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b088      	sub	sp, #32
 80010b4:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 80010b6:	1d3b      	adds	r3, r7, #4
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 80010c4:	2300      	movs	r3, #0
 80010c6:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 80010d0:	2300      	movs	r3, #0
 80010d2:	77fb      	strb	r3, [r7, #31]
 80010d4:	e036      	b.n	8001144 <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 80010d6:	7ffb      	ldrb	r3, [r7, #31]
 80010d8:	4a43      	ldr	r2, [pc, #268]	@ (80011e8 <APPD_SetCPU2GpioConfig+0x138>)
 80010da:	00db      	lsls	r3, r3, #3
 80010dc:	4413      	add	r3, r2
 80010de:	799b      	ldrb	r3, [r3, #6]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d02c      	beq.n	800113e <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 80010e4:	7ffb      	ldrb	r3, [r7, #31]
 80010e6:	4a40      	ldr	r2, [pc, #256]	@ (80011e8 <APPD_SetCPU2GpioConfig+0x138>)
 80010e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80010ec:	4a3f      	ldr	r2, [pc, #252]	@ (80011ec <APPD_SetCPU2GpioConfig+0x13c>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d01b      	beq.n	800112a <APPD_SetCPU2GpioConfig+0x7a>
 80010f2:	4a3e      	ldr	r2, [pc, #248]	@ (80011ec <APPD_SetCPU2GpioConfig+0x13c>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d821      	bhi.n	800113c <APPD_SetCPU2GpioConfig+0x8c>
 80010f8:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80010fc:	d003      	beq.n	8001106 <APPD_SetCPU2GpioConfig+0x56>
 80010fe:	4a3c      	ldr	r2, [pc, #240]	@ (80011f0 <APPD_SetCPU2GpioConfig+0x140>)
 8001100:	4293      	cmp	r3, r2
 8001102:	d009      	beq.n	8001118 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8001104:	e01a      	b.n	800113c <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8001106:	7ffb      	ldrb	r3, [r7, #31]
 8001108:	4a37      	ldr	r2, [pc, #220]	@ (80011e8 <APPD_SetCPU2GpioConfig+0x138>)
 800110a:	00db      	lsls	r3, r3, #3
 800110c:	4413      	add	r3, r2
 800110e:	889a      	ldrh	r2, [r3, #4]
 8001110:	8bbb      	ldrh	r3, [r7, #28]
 8001112:	4313      	orrs	r3, r2
 8001114:	83bb      	strh	r3, [r7, #28]
          break;
 8001116:	e012      	b.n	800113e <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001118:	7ffb      	ldrb	r3, [r7, #31]
 800111a:	4a33      	ldr	r2, [pc, #204]	@ (80011e8 <APPD_SetCPU2GpioConfig+0x138>)
 800111c:	00db      	lsls	r3, r3, #3
 800111e:	4413      	add	r3, r2
 8001120:	889a      	ldrh	r2, [r3, #4]
 8001122:	8b7b      	ldrh	r3, [r7, #26]
 8001124:	4313      	orrs	r3, r2
 8001126:	837b      	strh	r3, [r7, #26]
          break;
 8001128:	e009      	b.n	800113e <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 800112a:	7ffb      	ldrb	r3, [r7, #31]
 800112c:	4a2e      	ldr	r2, [pc, #184]	@ (80011e8 <APPD_SetCPU2GpioConfig+0x138>)
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	4413      	add	r3, r2
 8001132:	889a      	ldrh	r2, [r3, #4]
 8001134:	8b3b      	ldrh	r3, [r7, #24]
 8001136:	4313      	orrs	r3, r2
 8001138:	833b      	strh	r3, [r7, #24]
          break;
 800113a:	e000      	b.n	800113e <APPD_SetCPU2GpioConfig+0x8e>
          break;
 800113c:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 800113e:	7ffb      	ldrb	r3, [r7, #31]
 8001140:	3301      	adds	r3, #1
 8001142:	77fb      	strb	r3, [r7, #31]
 8001144:	7ffb      	ldrb	r3, [r7, #31]
 8001146:	2b25      	cmp	r3, #37	@ 0x25
 8001148:	d9c5      	bls.n	80010d6 <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 800114a:	2300      	movs	r3, #0
 800114c:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 800114e:	2301      	movs	r3, #1
 8001150:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001152:	2303      	movs	r3, #3
 8001154:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 8001156:	8bbb      	ldrh	r3, [r7, #28]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d014      	beq.n	8001186 <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 800115c:	8bbb      	ldrh	r3, [r7, #28]
 800115e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001160:	2001      	movs	r0, #1
 8001162:	f7ff ff3b 	bl	8000fdc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 8001166:	2001      	movs	r0, #1
 8001168:	f7ff ff51 	bl	800100e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	4619      	mov	r1, r3
 8001170:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001174:	f00f fe2a 	bl	8010dcc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001178:	8bbb      	ldrh	r3, [r7, #28]
 800117a:	2200      	movs	r2, #0
 800117c:	4619      	mov	r1, r3
 800117e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001182:	f010 f871 	bl	8011268 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 8001186:	8b7b      	ldrh	r3, [r7, #26]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d012      	beq.n	80011b2 <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 800118c:	8b7b      	ldrh	r3, [r7, #26]
 800118e:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001190:	2002      	movs	r0, #2
 8001192:	f7ff ff23 	bl	8000fdc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 8001196:	2002      	movs	r0, #2
 8001198:	f7ff ff39 	bl	800100e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	4619      	mov	r1, r3
 80011a0:	4813      	ldr	r0, [pc, #76]	@ (80011f0 <APPD_SetCPU2GpioConfig+0x140>)
 80011a2:	f00f fe13 	bl	8010dcc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 80011a6:	8b7b      	ldrh	r3, [r7, #26]
 80011a8:	2200      	movs	r2, #0
 80011aa:	4619      	mov	r1, r3
 80011ac:	4810      	ldr	r0, [pc, #64]	@ (80011f0 <APPD_SetCPU2GpioConfig+0x140>)
 80011ae:	f010 f85b 	bl	8011268 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80011b2:	8b3b      	ldrh	r3, [r7, #24]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d013      	beq.n	80011e0 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80011b8:	8b3b      	ldrh	r3, [r7, #24]
 80011ba:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011bc:	2004      	movs	r0, #4
 80011be:	f7ff ff0d 	bl	8000fdc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80011c2:	2004      	movs	r0, #4
 80011c4:	f7ff ff23 	bl	800100e <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80011c8:	1d3b      	adds	r3, r7, #4
 80011ca:	4619      	mov	r1, r3
 80011cc:	4807      	ldr	r0, [pc, #28]	@ (80011ec <APPD_SetCPU2GpioConfig+0x13c>)
 80011ce:	f00f fdfd 	bl	8010dcc <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80011d2:	8b3b      	ldrh	r3, [r7, #24]
 80011d4:	2200      	movs	r2, #0
 80011d6:	4619      	mov	r1, r3
 80011d8:	4804      	ldr	r0, [pc, #16]	@ (80011ec <APPD_SetCPU2GpioConfig+0x13c>)
 80011da:	f010 f845 	bl	8011268 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80011de:	bf00      	nop
 80011e0:	bf00      	nop
}
 80011e2:	3720      	adds	r7, #32
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	0802087c 	.word	0x0802087c
 80011ec:	48000800 	.word	0x48000800
 80011f0:	48000400 	.word	0x48000400

080011f4 <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80011f8:	bf00      	nop
}
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr

08001202 <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001202:	b580      	push	{r7, lr}
 8001204:	af00      	add	r7, sp, #0
#endif
  }
  else if (CFG_DEBUG_TRACE_UART == hw_uart1)
  {
#if(CFG_HW_USART1_ENABLED == 1)
    MX_USART1_UART_Init();
 8001206:	f001 fd13 	bl	8002c30 <MX_USART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 800120a:	bf00      	nop
}
 800120c:	bd80      	pop	{r7, pc}

0800120e <DbgOutputTraces>:

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	460b      	mov	r3, r1
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	817b      	strh	r3, [r7, #10]
/* USER CODE BEGIN DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 800121c:	897a      	ldrh	r2, [r7, #10]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	68f9      	ldr	r1, [r7, #12]
 8001222:	2000      	movs	r0, #0
 8001224:	f001 fb4e 	bl	80028c4 <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8001228:	bf00      	nop
}
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001238:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <LL_C2_PWR_SetPowerMode+0x28>)
 800123a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800123e:	f023 0207 	bic.w	r2, r3, #7
 8001242:	4905      	ldr	r1, [pc, #20]	@ (8001258 <LL_C2_PWR_SetPowerMode+0x28>)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4313      	orrs	r3, r2
 8001248:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	58000400 	.word	0x58000400

0800125c <LL_EXTI_EnableIT_32_63>:
{
 800125c:	b480      	push	{r7}
 800125e:	b083      	sub	sp, #12
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8001264:	4b06      	ldr	r3, [pc, #24]	@ (8001280 <LL_EXTI_EnableIT_32_63+0x24>)
 8001266:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800126a:	4905      	ldr	r1, [pc, #20]	@ (8001280 <LL_EXTI_EnableIT_32_63+0x24>)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	4313      	orrs	r3, r2
 8001270:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001274:	bf00      	nop
 8001276:	370c      	adds	r7, #12
 8001278:	46bd      	mov	sp, r7
 800127a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127e:	4770      	bx	lr
 8001280:	58000800 	.word	0x58000800

08001284 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 800128c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001290:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8001292:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8001296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800129a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800129e:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012aa:	4313      	orrs	r3, r2
 80012ac:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 80012b0:	bf00      	nop
 80012b2:	370c      	adds	r7, #12
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr
 80012bc:	cafecafe 	.word	0xcafecafe

080012c0 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80012c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80012cc:	689b      	ldr	r3, [r3, #8]
 80012ce:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80012d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4313      	orrs	r3, r2
 80012da:	608b      	str	r3, [r1, #8]
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80012ec:	4b04      	ldr	r3, [pc, #16]	@ (8001300 <LL_DBGMCU_GetDeviceID+0x18>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	e0042000 	.word	0xe0042000

08001304 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 8001308:	4b04      	ldr	r3, [pc, #16]	@ (800131c <LL_DBGMCU_GetRevisionID+0x18>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	0c1b      	lsrs	r3, r3, #16
 800130e:	b29b      	uxth	r3, r3
}
 8001310:	4618      	mov	r0, r3
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop
 800131c:	e0042000 	.word	0xe0042000

08001320 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <LL_LPM_EnableSleep+0x1c>)
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	4a04      	ldr	r2, [pc, #16]	@ (800133c <LL_LPM_EnableSleep+0x1c>)
 800132a:	f023 0304 	bic.w	r3, r3, #4
 800132e:	6113      	str	r3, [r2, #16]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	e000ed00 	.word	0xe000ed00

08001340 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	22ff      	movs	r2, #255	@ 0xff
 800134c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800134e:	bf00      	nop
 8001350:	370c      	adds	r7, #12
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 800135a:	b480      	push	{r7}
 800135c:	b083      	sub	sp, #12
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	22ca      	movs	r2, #202	@ 0xca
 8001366:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2253      	movs	r2, #83	@ 0x53
 800136c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 800137a:	b480      	push	{r7}
 800137c:	b083      	sub	sp, #12
 800137e:	af00      	add	r7, sp, #0
 8001380:	6078      	str	r0, [r7, #4]
 8001382:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f023 0207 	bic.w	r2, r3, #7
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	431a      	orrs	r2, r3
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	609a      	str	r2, [r3, #8]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80013a4:	4b04      	ldr	r3, [pc, #16]	@ (80013b8 <MX_APPE_Config+0x18>)
 80013a6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013aa:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 80013ac:	f000 f89f 	bl	80014ee <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 80013b0:	f000 f8a4 	bl	80014fc <Config_HSE>

  return;
 80013b4:	bf00      	nop
}
 80013b6:	bd80      	pop	{r7, pc}
 80013b8:	58004000 	.word	0x58004000

080013bc <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 80013c0:	f000 f8b0 	bl	8001524 <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 80013c4:	f000 f8c8 	bl	8001558 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80013c8:	4922      	ldr	r1, [pc, #136]	@ (8001454 <MX_APPE_Init+0x98>)
 80013ca:	2000      	movs	r0, #0
 80013cc:	f000 ffea 	bl	80023a4 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80013d0:	f7ff fe3a 	bl	8001048 <APPD_Init>
  
  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80013d4:	2100      	movs	r1, #0
 80013d6:	2000      	movs	r0, #0
 80013d8:	f00e f8dc 	bl	800f594 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 80013dc:	481e      	ldr	r0, [pc, #120]	@ (8001458 <MX_APPE_Init+0x9c>)
 80013de:	f019 ffe5 	bl	801b3ac <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 80013e2:	2000      	movs	r0, #0
 80013e4:	f01a f838 	bl	801b458 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80013e8:	2100      	movs	r1, #0
 80013ea:	2000      	movs	r0, #0
 80013ec:	f00e faf6 	bl	800f9dc <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 80013f0:	2000      	movs	r0, #0
 80013f2:	f00e f99f 	bl	800f734 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 80013f6:	2000      	movs	r0, #0
 80013f8:	f00e f9c8 	bl	800f78c <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 80013fc:	4817      	ldr	r0, [pc, #92]	@ (800145c <MX_APPE_Init+0xa0>)
 80013fe:	f01a f873 	bl	801b4e8 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 8001402:	20ff      	movs	r0, #255	@ 0xff
 8001404:	f01a f848 	bl	801b498 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 8001408:	2000      	movs	r0, #0
 800140a:	f01a f859 	bl	801b4c0 <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 800140e:	2100      	movs	r1, #0
 8001410:	2000      	movs	r0, #0
 8001412:	f00e fae3 	bl	800f9dc <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 8001416:	2000      	movs	r0, #0
 8001418:	f00e f9b8 	bl	800f78c <BSP_LCD_Refresh>

  //Switch RGB LED off
  LED_Off();
 800141c:	f000 f85d 	bl	80014da <LED_Off>
  
  BSP_MOTION_SENSOR_Init(MOTION_SENSOR_ISM330DHCX_0, MOTION_ACCELERO | MOTION_GYRO);
 8001420:	2103      	movs	r1, #3
 8001422:	2000      	movs	r0, #0
 8001424:	f00e fcdc 	bl	800fde0 <BSP_MOTION_SENSOR_Init>
  BSP_MOTION_SENSOR_Enable(MOTION_SENSOR_ISM330DHCX_0, MOTION_ACCELERO | MOTION_GYRO);
 8001428:	2103      	movs	r1, #3
 800142a:	2000      	movs	r0, #0
 800142c:	f00e fd60 	bl	800fef0 <BSP_MOTION_SENSOR_Enable>
  
  BSP_ENV_SENSOR_Init(ENV_SENSOR_STTS22H_0, ENV_TEMPERATURE);
 8001430:	2101      	movs	r1, #1
 8001432:	2000      	movs	r0, #0
 8001434:	f00d fee0 	bl	800f1f8 <BSP_ENV_SENSOR_Init>
  BSP_ENV_SENSOR_Enable(ENV_SENSOR_STTS22H_0, ENV_TEMPERATURE);
 8001438:	2101      	movs	r1, #1
 800143a:	2000      	movs	r0, #0
 800143c:	f00d ff64 	bl	800f308 <BSP_ENV_SENSOR_Enable>
  
  VL53L0X_PROXIMITY_Init();
 8001440:	f000 fae6 	bl	8001a10 <VL53L0X_PROXIMITY_Init>
   
  //Initialize user buttons
  Button_Init();
 8001444:	f000 f9ea 	bl	800181c <Button_Init>

  RxUART_Init();
 8001448:	f000 fa60 	bl	800190c <RxUART_Init>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800144c:	f000 f892 	bl	8001574 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001450:	bf00      	nop
}
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200009d8 	.word	0x200009d8
 8001458:	08020a90 	.word	0x08020a90
 800145c:	2000058c 	.word	0x2000058c

08001460 <Init_Smps>:

void Init_Smps(void)
{
 8001460:	b480      	push	{r7}
 8001462:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001464:	bf00      	nop
}
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr

0800146e <Init_Exti>:

void Init_Exti(void)
{
 800146e:	b580      	push	{r7, lr}
 8001470:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 8001472:	2050      	movs	r0, #80	@ 0x50
 8001474:	f7ff fef2 	bl	800125c <LL_EXTI_EnableIT_32_63>

  return;
 8001478:	bf00      	nop
}
 800147a:	bd80      	pop	{r7, pc}

0800147c <LED_Deinit>:

/* USER CODE BEGIN FD */

void LED_Deinit(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure = {0};
 8001482:	1d3b      	adds	r3, r7, #4
 8001484:	2200      	movs	r2, #0
 8001486:	601a      	str	r2, [r3, #0]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	60da      	str	r2, [r3, #12]
 800148e:	611a      	str	r2, [r3, #16]
  
  /* RGB Led de-init */
  BSP_PWM_LED_DeInit();
 8001490:	f00c fea8 	bl	800e1e4 <BSP_PWM_LED_DeInit>

  /* configure SPIx MOSI for LCD */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8001494:	2380      	movs	r3, #128	@ 0x80
 8001496:	607b      	str	r3, [r7, #4]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8001498:	2302      	movs	r3, #2
 800149a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 800149c:	2302      	movs	r3, #2
 800149e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 80014a0:	2300      	movs	r3, #0
 80014a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80014a4:	2305      	movs	r3, #5
 80014a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	4619      	mov	r1, r3
 80014ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b0:	f00f fc8c 	bl	8010dcc <HAL_GPIO_Init>
}
 80014b4:	bf00      	nop
 80014b6:	3718      	adds	r7, #24
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <LED_On>:


void LED_On(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  BSP_PWM_LED_Init();
 80014c4:	f00c fe30 	bl	800e128 <BSP_PWM_LED_Init>
  BSP_PWM_LED_On(aPwmLedGsData);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f00c feb7 	bl	800e23c <BSP_PWM_LED_On>
  LED_Deinit();
 80014ce:	f7ff ffd5 	bl	800147c <LED_Deinit>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <LED_Off>:

void LED_Off(void)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	af00      	add	r7, sp, #0
  BSP_PWM_LED_Init();
 80014de:	f00c fe23 	bl	800e128 <BSP_PWM_LED_Init>
  BSP_PWM_LED_Off();
 80014e2:	f00c feb7 	bl	800e254 <BSP_PWM_LED_Off>
  LED_Deinit();
 80014e6:	f7ff ffc9 	bl	800147c <LED_Deinit>
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}

080014ee <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 80014f2:	bf00      	nop
}
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001502:	2000      	movs	r0, #0
 8001504:	f018 fbb6 	bl	8019c74 <OTP_Read>
 8001508:	6078      	str	r0, [r7, #4]
  if (p_otp)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	799b      	ldrb	r3, [r3, #6]
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff feb5 	bl	8001284 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 800151a:	bf00      	nop
 800151c:	bf00      	nop
}
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <System_Init>:

static void System_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  Init_Smps();
 8001528:	f7ff ff9a 	bl	8001460 <Init_Smps>

  Init_Exti();
 800152c:	f7ff ff9f 	bl	800146e <Init_Exti>

  Init_Rtc();
 8001530:	f000 f802 	bl	8001538 <Init_Rtc>

  return;
 8001534:	bf00      	nop
}
 8001536:	bd80      	pop	{r7, pc}

08001538 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <Init_Rtc+0x1c>)
 800153e:	f7ff ff0c 	bl	800135a <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8001542:	2100      	movs	r1, #0
 8001544:	4803      	ldr	r0, [pc, #12]	@ (8001554 <Init_Rtc+0x1c>)
 8001546:	f7ff ff18 	bl	800137a <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 800154a:	4802      	ldr	r0, [pc, #8]	@ (8001554 <Init_Rtc+0x1c>)
 800154c:	f7ff fef8 	bl	8001340 <LL_RTC_EnableWriteProtection>

  return;
 8001550:	bf00      	nop
}
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40002800 	.word	0x40002800

08001558 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 800155c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001560:	f7ff feae 	bl	80012c0 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8001564:	f01a fabc 	bl	801bae0 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8001568:	2004      	movs	r0, #4
 800156a:	f7ff fe61 	bl	8001230 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 800156e:	bf00      	nop
}
 8001570:	bd80      	pop	{r7, pc}
	...

08001574 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 800157a:	f019 fcc9 	bl	801af10 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 800157e:	4a11      	ldr	r2, [pc, #68]	@ (80015c4 <appe_Tl_Init+0x50>)
 8001580:	2100      	movs	r1, #0
 8001582:	2020      	movs	r0, #32
 8001584:	f01a fc70 	bl	801be68 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001588:	4b0f      	ldr	r3, [pc, #60]	@ (80015c8 <appe_Tl_Init+0x54>)
 800158a:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 800158c:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <appe_Tl_Init+0x58>)
 800158e:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001590:	463b      	mov	r3, r7
 8001592:	4619      	mov	r1, r3
 8001594:	480e      	ldr	r0, [pc, #56]	@ (80015d0 <appe_Tl_Init+0x5c>)
 8001596:	f018 fdad 	bl	801a0f4 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 800159a:	4b0e      	ldr	r3, [pc, #56]	@ (80015d4 <appe_Tl_Init+0x60>)
 800159c:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 800159e:	4b0e      	ldr	r3, [pc, #56]	@ (80015d8 <appe_Tl_Init+0x64>)
 80015a0:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80015a2:	4b0e      	ldr	r3, [pc, #56]	@ (80015dc <appe_Tl_Init+0x68>)
 80015a4:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 80015a6:	f240 533c 	movw	r3, #1340	@ 0x53c
 80015aa:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4618      	mov	r0, r3
 80015b2:	f019 fdf3 	bl	801b19c <TL_MM_Init>

  TL_Enable();
 80015b6:	f019 fca5 	bl	801af04 <TL_Enable>

  return;
 80015ba:	bf00      	nop
}
 80015bc:	3720      	adds	r7, #32
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	0801a12d 	.word	0x0801a12d
 80015c8:	20030734 	.word	0x20030734
 80015cc:	080015e1 	.word	0x080015e1
 80015d0:	080015f9 	.word	0x080015f9
 80015d4:	2003094c 	.word	0x2003094c
 80015d8:	20030840 	.word	0x20030840
 80015dc:	200301f8 	.word	0x200301f8

080015e0 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 80015ea:	bf00      	nop
}
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
	...

080015f8 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	330b      	adds	r3, #11
 8001606:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	881b      	ldrh	r3, [r3, #0]
 800160c:	b29b      	uxth	r3, r3
 800160e:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 8001612:	2b07      	cmp	r3, #7
 8001614:	d860      	bhi.n	80016d8 <APPE_SysUserEvtRx+0xe0>
 8001616:	a201      	add	r2, pc, #4	@ (adr r2, 800161c <APPE_SysUserEvtRx+0x24>)
 8001618:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800161c:	0800163d 	.word	0x0800163d
 8001620:	0800167f 	.word	0x0800167f
 8001624:	0800168d 	.word	0x0800168d
 8001628:	080016d9 	.word	0x080016d9
 800162c:	080016a9 	.word	0x080016a9
 8001630:	080016b9 	.word	0x080016b9
 8001634:	080016c1 	.word	0x080016c1
 8001638:	080016d1 	.word	0x080016d1
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800163c:	f107 030c 	add.w	r3, r7, #12
 8001640:	4618      	mov	r0, r3
 8001642:	f018 fca9 	bl	8019f98 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 8001646:	7b3b      	ldrb	r3, [r7, #12]
 8001648:	4619      	mov	r1, r3
 800164a:	7b7b      	ldrb	r3, [r7, #13]
 800164c:	461a      	mov	r2, r3
 800164e:	7bbb      	ldrb	r3, [r7, #14]
 8001650:	4824      	ldr	r0, [pc, #144]	@ (80016e4 <APPE_SysUserEvtRx+0xec>)
 8001652:	f01b fa6b 	bl	801cb2c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 8001656:	7c3b      	ldrb	r3, [r7, #16]
 8001658:	4619      	mov	r1, r3
 800165a:	4823      	ldr	r0, [pc, #140]	@ (80016e8 <APPE_SysUserEvtRx+0xf0>)
 800165c:	f01b fa66 	bl	801cb2c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 8001660:	7dbb      	ldrb	r3, [r7, #22]
 8001662:	4619      	mov	r1, r3
 8001664:	7dfb      	ldrb	r3, [r7, #23]
 8001666:	461a      	mov	r2, r3
 8001668:	7e3b      	ldrb	r3, [r7, #24]
 800166a:	4820      	ldr	r0, [pc, #128]	@ (80016ec <APPE_SysUserEvtRx+0xf4>)
 800166c:	f01b fa5e 	bl	801cb2c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 8001670:	481f      	ldr	r0, [pc, #124]	@ (80016f0 <APPE_SysUserEvtRx+0xf8>)
 8001672:	f01b fa5b 	bl	801cb2c <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	f000 f870 	bl	800175c <APPE_SysEvtReadyProcessing>
    break;
 800167c:	e02d      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800167e:	481d      	ldr	r0, [pc, #116]	@ (80016f4 <APPE_SysUserEvtRx+0xfc>)
 8001680:	f01b fa54 	bl	801cb2c <iprintf>
    APPE_SysEvtError(pPayload);
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f000 f843 	bl	8001710 <APPE_SysEvtError>
    break;
 800168a:	e026      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 800168c:	481a      	ldr	r0, [pc, #104]	@ (80016f8 <APPE_SysUserEvtRx+0x100>)
 800168e:	f01b fab5 	bl	801cbfc <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 8001692:	69fb      	ldr	r3, [r7, #28]
 8001694:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001696:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 8001698:	69fb      	ldr	r3, [r7, #28]
 800169a:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	461a      	mov	r2, r3
 80016a0:	4816      	ldr	r0, [pc, #88]	@ (80016fc <APPE_SysUserEvtRx+0x104>)
 80016a2:	f01b fa43 	bl	801cb2c <iprintf>
    break;
 80016a6:	e018      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 80016a8:	69fb      	ldr	r3, [r7, #28]
 80016aa:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4619      	mov	r1, r3
 80016b0:	4813      	ldr	r0, [pc, #76]	@ (8001700 <APPE_SysUserEvtRx+0x108>)
 80016b2:	f01b fa3b 	bl	801cb2c <iprintf>
    break;
 80016b6:	e010      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80016b8:	4812      	ldr	r0, [pc, #72]	@ (8001704 <APPE_SysUserEvtRx+0x10c>)
 80016ba:	f01b fa37 	bl	801cb2c <iprintf>
    break;
 80016be:	e00c      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4619      	mov	r1, r3
 80016c8:	480f      	ldr	r0, [pc, #60]	@ (8001708 <APPE_SysUserEvtRx+0x110>)
 80016ca:	f01b fa2f 	bl	801cb2c <iprintf>
    break;
 80016ce:	e004      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80016d0:	480e      	ldr	r0, [pc, #56]	@ (800170c <APPE_SysUserEvtRx+0x114>)
 80016d2:	f01b fa2b 	bl	801cb2c <iprintf>
    break;
 80016d6:	e000      	b.n	80016da <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 80016d8:	bf00      	nop
  }

  return;
 80016da:	bf00      	nop
}
 80016dc:	3720      	adds	r7, #32
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	0801eebc 	.word	0x0801eebc
 80016e8:	0801eee0 	.word	0x0801eee0
 80016ec:	0801eefc 	.word	0x0801eefc
 80016f0:	0801ef14 	.word	0x0801ef14
 80016f4:	0801ef34 	.word	0x0801ef34
 80016f8:	0801ef58 	.word	0x0801ef58
 80016fc:	0801efa8 	.word	0x0801efa8
 8001700:	0801efd0 	.word	0x0801efd0
 8001704:	0801f00c 	.word	0x0801f00c
 8001708:	0801f030 	.word	0x0801f030
 800170c:	0801f06c 	.word	0x0801f06c

08001710 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	330b      	adds	r3, #11
 800171e:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3302      	adds	r3, #2
 8001724:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	4619      	mov	r1, r3
 800172c:	4808      	ldr	r0, [pc, #32]	@ (8001750 <APPE_SysEvtError+0x40>)
 800172e:	f01b f9fd 	bl	801cb2c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 8001732:	68bb      	ldr	r3, [r7, #8]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d103      	bne.n	8001742 <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 800173a:	4806      	ldr	r0, [pc, #24]	@ (8001754 <APPE_SysEvtError+0x44>)
 800173c:	f01b fa5e 	bl	801cbfc <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 8001740:	e003      	b.n	800174a <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 8001742:	4805      	ldr	r0, [pc, #20]	@ (8001758 <APPE_SysEvtError+0x48>)
 8001744:	f01b fa5a 	bl	801cbfc <puts>
  return;
 8001748:	bf00      	nop
}
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	0801f090 	.word	0x0801f090
 8001754:	0801f0c0 	.word	0x0801f0c0
 8001758:	0801f0fc 	.word	0x0801f0fc

0800175c <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08a      	sub	sp, #40	@ 0x28
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 8001764:	f107 0308 	add.w	r3, r7, #8
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001772:	2300      	movs	r3, #0
 8001774:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001776:	2300      	movs	r3, #0
 8001778:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	330b      	adds	r3, #11
 8001780:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001782:	69fb      	ldr	r3, [r7, #28]
 8001784:	3302      	adds	r3, #2
 8001786:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001788:	69bb      	ldr	r3, [r7, #24]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d128      	bne.n	80017e2 <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001790:	481d      	ldr	r0, [pc, #116]	@ (8001808 <APPE_SysEvtReadyProcessing+0xac>)
 8001792:	f01b fa33 	bl	801cbfc <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 8001796:	f7ff fc6f 	bl	8001078 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800179a:	230f      	movs	r3, #15
 800179c:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 800179e:	237f      	movs	r3, #127	@ 0x7f
 80017a0:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 80017a2:	f7ff fdaf 	bl	8001304 <LL_DBGMCU_GetRevisionID>
 80017a6:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 80017a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017aa:	4818      	ldr	r0, [pc, #96]	@ (800180c <APPE_SysEvtReadyProcessing+0xb0>)
 80017ac:	f01b f9be 	bl	801cb2c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 80017b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b2:	b29b      	uxth	r3, r3
 80017b4:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 80017b6:	f7ff fd97 	bl	80012e8 <LL_DBGMCU_GetDeviceID>
 80017ba:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 80017bc:	6a39      	ldr	r1, [r7, #32]
 80017be:	4814      	ldr	r0, [pc, #80]	@ (8001810 <APPE_SysEvtReadyProcessing+0xb4>)
 80017c0:	f01b f9b4 	bl	801cb2c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 80017c4:	6a3b      	ldr	r3, [r7, #32]
 80017c6:	b29b      	uxth	r3, r3
 80017c8:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	4618      	mov	r0, r3
 80017d0:	f018 fbcc 	bl	8019f6c <SHCI_C2_Config>

    APP_BLE_Init();
 80017d4:	f006 fff2 	bl	80087bc <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017d8:	2100      	movs	r1, #0
 80017da:	2001      	movs	r0, #1
 80017dc:	f01a f992 	bl	801bb04 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017e0:	e00e      	b.n	8001800 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b01      	cmp	r3, #1
 80017e8:	d106      	bne.n	80017f8 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017ea:	480a      	ldr	r0, [pc, #40]	@ (8001814 <APPE_SysEvtReadyProcessing+0xb8>)
 80017ec:	f01b f99e 	bl	801cb2c <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	701a      	strb	r2, [r3, #0]
  return;
 80017f6:	e003      	b.n	8001800 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017f8:	4807      	ldr	r0, [pc, #28]	@ (8001818 <APPE_SysEvtReadyProcessing+0xbc>)
 80017fa:	f01b f997 	bl	801cb2c <iprintf>
  return;
 80017fe:	bf00      	nop
}
 8001800:	3728      	adds	r7, #40	@ 0x28
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	0801f134 	.word	0x0801f134
 800180c:	0801f150 	.word	0x0801f150
 8001810:	0801f174 	.word	0x0801f174
 8001814:	0801f194 	.word	0x0801f194
 8001818:	0801f1c8 	.word	0x0801f1c8

0800181c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001820:	2101      	movs	r1, #1
 8001822:	2000      	movs	r0, #0
 8001824:	f00c fd3e 	bl	800e2a4 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f00c fd3a 	bl	800e2a4 <BSP_PB_Init>

#endif

  return;
 8001830:	bf00      	nop
}
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f00e fd7a 	bl	8010334 <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800184c:	d00a      	beq.n	8001864 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800184e:	f00e fd89 	bl	8010364 <HAL_GetTickFreq>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185c:	e002      	b.n	8001864 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800185e:	f7ff fd5f 	bl	8001320 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001862:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001864:	f00e fd66 	bl	8010334 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f4      	bhi.n	800185e <HAL_Delay+0x2a>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001882:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001886:	f01a f96d 	bl	801bb64 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001892:	bf00      	nop
}
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018a4:	2100      	movs	r1, #0
 80018a6:	2020      	movs	r0, #32
 80018a8:	f01a fb00 	bl	801beac <UTIL_SEQ_SetTask>
  return;
 80018ac:	bf00      	nop
}
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018bc:	2002      	movs	r0, #2
 80018be:	f01a fb61 	bl	801bf84 <UTIL_SEQ_SetEvt>
  return;
 80018c2:	bf00      	nop
}
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	b082      	sub	sp, #8
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018d2:	2002      	movs	r0, #2
 80018d4:	f01a fb76 	bl	801bfc4 <UTIL_SEQ_WaitEvt>
  return;
 80018d8:	bf00      	nop
}
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 80018ea:	88fb      	ldrh	r3, [r7, #6]
 80018ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80018f0:	d003      	beq.n	80018fa <HAL_GPIO_EXTI_Callback+0x1a>
 80018f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80018f6:	d003      	beq.n	8001900 <HAL_GPIO_EXTI_Callback+0x20>
    APP_BLE_Key_Button1_Action();
    break; 
  case GPIO_PIN_13:
    break; 
  default:
    break;
 80018f8:	e003      	b.n	8001902 <HAL_GPIO_EXTI_Callback+0x22>
    APP_BLE_Key_Button1_Action();
 80018fa:	f007 fa6d 	bl	8008dd8 <APP_BLE_Key_Button1_Action>
    break; 
 80018fe:	e000      	b.n	8001902 <HAL_GPIO_EXTI_Callback+0x22>
    break; 
 8001900:	bf00      	nop
  }
  return;
 8001902:	bf00      	nop
}
 8001904:	3708      	adds	r7, #8
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
	...

0800190c <RxUART_Init>:

static void RxUART_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 8001910:	4b03      	ldr	r3, [pc, #12]	@ (8001920 <RxUART_Init+0x14>)
 8001912:	2201      	movs	r2, #1
 8001914:	4903      	ldr	r1, [pc, #12]	@ (8001924 <RxUART_Init+0x18>)
 8001916:	2000      	movs	r0, #0
 8001918:	f000 ffb0 	bl	800287c <HW_UART_Receive_IT>
}
 800191c:	bf00      	nop
 800191e:	bd80      	pop	{r7, pc}
 8001920:	08001929 	.word	0x08001929
 8001924:	200007e8 	.word	0x200007e8

08001928 <RxCpltCallback>:

static void RxCpltCallback(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 800192c:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <RxCpltCallback+0x5c>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	2bff      	cmp	r3, #255	@ 0xff
 8001932:	d81e      	bhi.n	8001972 <RxCpltCallback+0x4a>
  {
    if (aRxBuffer[0] == '\r')
 8001934:	4b14      	ldr	r3, [pc, #80]	@ (8001988 <RxCpltCallback+0x60>)
 8001936:	781b      	ldrb	r3, [r3, #0]
 8001938:	2b0d      	cmp	r3, #13
 800193a:	d10f      	bne.n	800195c <RxCpltCallback+0x34>
    {
      APP_DBG_MSG("received %s\n", CommandString);
 800193c:	4913      	ldr	r1, [pc, #76]	@ (800198c <RxCpltCallback+0x64>)
 800193e:	4814      	ldr	r0, [pc, #80]	@ (8001990 <RxCpltCallback+0x68>)
 8001940:	f01b f8f4 	bl	801cb2c <iprintf>

      UartCmdExecute();
 8001944:	f000 f828 	bl	8001998 <UartCmdExecute>

      /* Clear receive buffer and character counter*/
      indexReceiveChar = 0;
 8001948:	4b0e      	ldr	r3, [pc, #56]	@ (8001984 <RxCpltCallback+0x5c>)
 800194a:	2200      	movs	r2, #0
 800194c:	801a      	strh	r2, [r3, #0]
      memset(CommandString, 0, C_SIZE_CMD_STRING);
 800194e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001952:	2100      	movs	r1, #0
 8001954:	480d      	ldr	r0, [pc, #52]	@ (800198c <RxCpltCallback+0x64>)
 8001956:	f01b fa53 	bl	801ce00 <memset>
 800195a:	e00a      	b.n	8001972 <RxCpltCallback+0x4a>
    }
    else
    {
      CommandString[indexReceiveChar++] = aRxBuffer[0];
 800195c:	4b09      	ldr	r3, [pc, #36]	@ (8001984 <RxCpltCallback+0x5c>)
 800195e:	881b      	ldrh	r3, [r3, #0]
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	b291      	uxth	r1, r2
 8001964:	4a07      	ldr	r2, [pc, #28]	@ (8001984 <RxCpltCallback+0x5c>)
 8001966:	8011      	strh	r1, [r2, #0]
 8001968:	461a      	mov	r2, r3
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <RxCpltCallback+0x60>)
 800196c:	7819      	ldrb	r1, [r3, #0]
 800196e:	4b07      	ldr	r3, [pc, #28]	@ (800198c <RxCpltCallback+0x64>)
 8001970:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT((hw_uart_id_t)CFG_DEBUG_TRACE_UART, aRxBuffer, 1U, RxCpltCallback);
 8001972:	4b08      	ldr	r3, [pc, #32]	@ (8001994 <RxCpltCallback+0x6c>)
 8001974:	2201      	movs	r2, #1
 8001976:	4904      	ldr	r1, [pc, #16]	@ (8001988 <RxCpltCallback+0x60>)
 8001978:	2000      	movs	r0, #0
 800197a:	f000 ff7f 	bl	800287c <HW_UART_Receive_IT>
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	200008f0 	.word	0x200008f0
 8001988:	200007e8 	.word	0x200007e8
 800198c:	200007f0 	.word	0x200007f0
 8001990:	0801f1fc 	.word	0x0801f1fc
 8001994:	08001929 	.word	0x08001929

08001998 <UartCmdExecute>:

static void UartCmdExecute(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* Parse received CommandString */
  if(strcmp((char const*)CommandString, "SW1") == 0)
 800199c:	4913      	ldr	r1, [pc, #76]	@ (80019ec <UartCmdExecute+0x54>)
 800199e:	4814      	ldr	r0, [pc, #80]	@ (80019f0 <UartCmdExecute+0x58>)
 80019a0:	f7fe fbee 	bl	8000180 <strcmp>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d109      	bne.n	80019be <UartCmdExecute+0x26>
  {
    APP_DBG_MSG("SW1 OK\n");
 80019aa:	4812      	ldr	r0, [pc, #72]	@ (80019f4 <UartCmdExecute+0x5c>)
 80019ac:	f01b f926 	bl	801cbfc <puts>
    exti_handle.Line = BUTTON_USER1_EXTI_LINE;
 80019b0:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <UartCmdExecute+0x60>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <UartCmdExecute+0x64>)
 80019b4:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 80019b6:	4810      	ldr	r0, [pc, #64]	@ (80019f8 <UartCmdExecute+0x60>)
 80019b8:	f00f f9e6 	bl	8010d88 <HAL_EXTI_GenerateSWI>
  }
  else
  {
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
  }
}
 80019bc:	e014      	b.n	80019e8 <UartCmdExecute+0x50>
  else if (strcmp((char const*)CommandString, "SW2") == 0)
 80019be:	4910      	ldr	r1, [pc, #64]	@ (8001a00 <UartCmdExecute+0x68>)
 80019c0:	480b      	ldr	r0, [pc, #44]	@ (80019f0 <UartCmdExecute+0x58>)
 80019c2:	f7fe fbdd 	bl	8000180 <strcmp>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d109      	bne.n	80019e0 <UartCmdExecute+0x48>
    APP_DBG_MSG("SW2 OK\n");
 80019cc:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <UartCmdExecute+0x6c>)
 80019ce:	f01b f915 	bl	801cbfc <puts>
    exti_handle.Line = BUTTON_USER2_EXTI_LINE;
 80019d2:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <UartCmdExecute+0x60>)
 80019d4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a08 <UartCmdExecute+0x70>)
 80019d6:	601a      	str	r2, [r3, #0]
    HAL_EXTI_GenerateSWI(&exti_handle);
 80019d8:	4807      	ldr	r0, [pc, #28]	@ (80019f8 <UartCmdExecute+0x60>)
 80019da:	f00f f9d5 	bl	8010d88 <HAL_EXTI_GenerateSWI>
}
 80019de:	e003      	b.n	80019e8 <UartCmdExecute+0x50>
    APP_DBG_MSG("NOT RECOGNIZED COMMAND : %s\n", CommandString);
 80019e0:	4903      	ldr	r1, [pc, #12]	@ (80019f0 <UartCmdExecute+0x58>)
 80019e2:	480a      	ldr	r0, [pc, #40]	@ (8001a0c <UartCmdExecute+0x74>)
 80019e4:	f01b f8a2 	bl	801cb2c <iprintf>
}
 80019e8:	bf00      	nop
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	0801f20c 	.word	0x0801f20c
 80019f0:	200007f0 	.word	0x200007f0
 80019f4:	0801f210 	.word	0x0801f210
 80019f8:	200007e0 	.word	0x200007e0
 80019fc:	1600000c 	.word	0x1600000c
 8001a00:	0801f218 	.word	0x0801f218
 8001a04:	0801f21c 	.word	0x0801f21c
 8001a08:	1600000d 	.word	0x1600000d
 8001a0c:	0801f224 	.word	0x0801f224

08001a10 <VL53L0X_PROXIMITY_Init>:

/**
  * @brief  VL53L0X proximity sensor Initialization.
  */
void VL53L0X_PROXIMITY_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b09a      	sub	sp, #104	@ 0x68
 8001a14:	af00      	add	r7, sp, #0
  uint16_t vl53l0x_id = 0; 
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  
  /* Initialize IO interface */
  STM32WB5MM_DK_I2C_Init();
 8001a1c:	f00c fe9e 	bl	800e75c <BSP_I2C3_Init>
  
  memset(&VL53L0X_DeviceInfo, 0, sizeof(VL53L0X_DeviceInfo_t));
 8001a20:	463b      	mov	r3, r7
 8001a22:	2263      	movs	r2, #99	@ 0x63
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f01b f9ea 	bl	801ce00 <memset>
  
  if (VL53L0X_ERROR_NONE == VL53L0X_GetDeviceInfo(&UserDev, &VL53L0X_DeviceInfo))
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	4619      	mov	r1, r3
 8001a30:	481a      	ldr	r0, [pc, #104]	@ (8001a9c <VL53L0X_PROXIMITY_Init+0x8c>)
 8001a32:	f001 fdb3 	bl	800359c <VL53L0X_GetDeviceInfo>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d11f      	bne.n	8001a7c <VL53L0X_PROXIMITY_Init+0x6c>
  {  
    if (VL53L0X_ERROR_NONE == VL53L0X_RdWord(&UserDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, (uint16_t *) &vl53l0x_id))
 8001a3c:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 8001a40:	461a      	mov	r2, r3
 8001a42:	21c0      	movs	r1, #192	@ 0xc0
 8001a44:	4815      	ldr	r0, [pc, #84]	@ (8001a9c <VL53L0X_PROXIMITY_Init+0x8c>)
 8001a46:	f006 fcc1 	bl	80083cc <VL53L0X_RdWord>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d114      	bne.n	8001a7a <VL53L0X_PROXIMITY_Init+0x6a>
    {
      if (vl53l0x_id == VL53L0X_ID)
 8001a50:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8001a54:	f64e 62aa 	movw	r2, #61098	@ 0xeeaa
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d110      	bne.n	8001a7e <VL53L0X_PROXIMITY_Init+0x6e>
      {
        if (VL53L0X_ERROR_NONE == VL53L0X_DataInit(&UserDev))
 8001a5c:	480f      	ldr	r0, [pc, #60]	@ (8001a9c <VL53L0X_PROXIMITY_Init+0x8c>)
 8001a5e:	f001 fdc3 	bl	80035e8 <VL53L0X_DataInit>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d107      	bne.n	8001a78 <VL53L0X_PROXIMITY_Init+0x68>
        {
          UserDev.Present = 1;
 8001a68:	4b0c      	ldr	r3, [pc, #48]	@ (8001a9c <VL53L0X_PROXIMITY_Init+0x8c>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
          SetupSingleShot(&UserDev);
 8001a70:	480a      	ldr	r0, [pc, #40]	@ (8001a9c <VL53L0X_PROXIMITY_Init+0x8c>)
 8001a72:	f006 fdaf 	bl	80085d4 <SetupSingleShot>
 8001a76:	e002      	b.n	8001a7e <VL53L0X_PROXIMITY_Init+0x6e>
        }
        else
        { 
          while(1){}  // VL53L0X Time of Flight Failed to send its ID!
 8001a78:	e7fe      	b.n	8001a78 <VL53L0X_PROXIMITY_Init+0x68>
        }
      }
    }
    else
    {
      while(1){} // VL53L0X Time of Flight Failed to Initialize!
 8001a7a:	e7fe      	b.n	8001a7a <VL53L0X_PROXIMITY_Init+0x6a>
    }
  }
  else
  {
    while(1){} // VL53L0X Time of Flight Failed to get infos!
 8001a7c:	e7fe      	b.n	8001a7c <VL53L0X_PROXIMITY_Init+0x6c>
  } 
  UTIL_SEQ_RegTask( 1<<CFG_TASK_GET_MEASURE_TOF_ID, UTIL_SEQ_RFU, VL53L0X_PROXIMITY_PrintValue);
 8001a7e:	4a08      	ldr	r2, [pc, #32]	@ (8001aa0 <VL53L0X_PROXIMITY_Init+0x90>)
 8001a80:	2100      	movs	r1, #0
 8001a82:	2040      	movs	r0, #64	@ 0x40
 8001a84:	f01a f9f0 	bl	801be68 <UTIL_SEQ_RegTask>
  /* Create timer to get the measure of TOF */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <VL53L0X_PROXIMITY_Init+0x94>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	4906      	ldr	r1, [pc, #24]	@ (8001aa8 <VL53L0X_PROXIMITY_Init+0x98>)
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f000 fd62 	bl	8002558 <HW_TS_Create>
        &VL53L0X_PROXIMITY_Update_Timer_Id,
        hw_ts_Repeated,
        VL53L0X_PROXIMITY_Update_Timer_Callback);
}
 8001a94:	bf00      	nop
 8001a96:	3768      	adds	r7, #104	@ 0x68
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000008 	.word	0x20000008
 8001aa0:	08001b11 	.word	0x08001b11
 8001aa4:	08001ae1 	.word	0x08001ae1
 8001aa8:	200008f2 	.word	0x200008f2

08001aac <VL53L0X_Start_Measure>:

               
void VL53L0X_Start_Measure(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Start the timer used to update the proximity value */
  HW_TS_Start(VL53L0X_PROXIMITY_Update_Timer_Id, PROXIMITY_UPDATE_PERIOD);
 8001ab0:	4b04      	ldr	r3, [pc, #16]	@ (8001ac4 <VL53L0X_Start_Measure+0x18>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f000 fe4b 	bl	8002754 <HW_TS_Start>
}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200008f2 	.word	0x200008f2

08001ac8 <VL53L0X_Stop_Measure>:
  
void VL53L0X_Stop_Measure(void)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	af00      	add	r7, sp, #0
  /* Stop the timer used to update the proximity value */
  HW_TS_Stop(VL53L0X_PROXIMITY_Update_Timer_Id);
 8001acc:	4b03      	ldr	r3, [pc, #12]	@ (8001adc <VL53L0X_Stop_Measure+0x14>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 fdbb 	bl	800264c <HW_TS_Stop>
}  
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	200008f2 	.word	0x200008f2

08001ae0 <VL53L0X_PROXIMITY_Update_Timer_Callback>:
 *         to update the proximity value
 * @param  None
 * @retval None
 */
static void VL53L0X_PROXIMITY_Update_Timer_Callback(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask(1<<CFG_TASK_GET_MEASURE_TOF_ID, CFG_SCH_PRIO_0);
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2040      	movs	r0, #64	@ 0x40
 8001ae8:	f01a f9e0 	bl	801beac <UTIL_SEQ_SetTask>
}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}

08001af0 <VL53L0X_PROXIMITY_GetDistance>:
  * @brief  Get distance from VL53L0X proximity sensor.
  * @param  None
  * @retval Distance in mm
  */
uint16_t VL53L0X_PROXIMITY_GetDistance(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af00      	add	r7, sp, #0
  VL53L0X_RangingMeasurementData_t RangingMeasurementData;
  
  VL53L0X_PerformSingleRangingMeasurement(&UserDev, &RangingMeasurementData);
 8001af6:	1d3b      	adds	r3, r7, #4
 8001af8:	4619      	mov	r1, r3
 8001afa:	4804      	ldr	r0, [pc, #16]	@ (8001b0c <VL53L0X_PROXIMITY_GetDistance+0x1c>)
 8001afc:	f002 ffb2 	bl	8004a64 <VL53L0X_PerformSingleRangingMeasurement>
  
  return RangingMeasurementData.RangeMilliMeter;  
 8001b00:	89bb      	ldrh	r3, [r7, #12]
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3720      	adds	r7, #32
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000008 	.word	0x20000008

08001b10 <VL53L0X_PROXIMITY_PrintValue>:
/**
  * @brief  Print distance measure from VL53L0X proximity sensor on the OLED screen.
  * @param  None
  * @retval None
  */
void VL53L0X_PROXIMITY_PrintValue(void){
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
      UTIL_LCD_ClearStringLine(2);
 8001b16:	2002      	movs	r0, #2
 8001b18:	f019 fd26 	bl	801b568 <UTIL_LCD_ClearStringLine>
      char distanceText[18];
      uint16_t prox_value = 0;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	82fb      	strh	r3, [r7, #22]
      uint16_t distance = 0;
 8001b20:	2300      	movs	r3, #0
 8001b22:	82bb      	strh	r3, [r7, #20]
      prox_value = VL53L0X_PROXIMITY_GetDistance();
 8001b24:	f7ff ffe4 	bl	8001af0 <VL53L0X_PROXIMITY_GetDistance>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	82fb      	strh	r3, [r7, #22]
      if(prox_value < DISTANCE_MAX_PROXIMITY){
 8001b2c:	8afb      	ldrh	r3, [r7, #22]
 8001b2e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001b32:	d211      	bcs.n	8001b58 <VL53L0X_PROXIMITY_PrintValue+0x48>
        distance = prox_value / 10;
 8001b34:	8afb      	ldrh	r3, [r7, #22]
 8001b36:	4a0e      	ldr	r2, [pc, #56]	@ (8001b70 <VL53L0X_PROXIMITY_PrintValue+0x60>)
 8001b38:	fba2 2303 	umull	r2, r3, r2, r3
 8001b3c:	08db      	lsrs	r3, r3, #3
 8001b3e:	82bb      	strh	r3, [r7, #20]
        sprintf(distanceText,"Distance : %3d cm",distance);
 8001b40:	8aba      	ldrh	r2, [r7, #20]
 8001b42:	463b      	mov	r3, r7
 8001b44:	490b      	ldr	r1, [pc, #44]	@ (8001b74 <VL53L0X_PROXIMITY_PrintValue+0x64>)
 8001b46:	4618      	mov	r0, r3
 8001b48:	f01b f860 	bl	801cc0c <siprintf>
        UTIL_LCD_DisplayStringAtLine(2,(uint8_t*)distanceText);
 8001b4c:	463b      	mov	r3, r7
 8001b4e:	4619      	mov	r1, r3
 8001b50:	2002      	movs	r0, #2
 8001b52:	f019 fe1b 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
 8001b56:	e003      	b.n	8001b60 <VL53L0X_PROXIMITY_PrintValue+0x50>
      }else{
        UTIL_LCD_DisplayStringAtLine(2,(uint8_t*)"Distance > 200 cm");
 8001b58:	4907      	ldr	r1, [pc, #28]	@ (8001b78 <VL53L0X_PROXIMITY_PrintValue+0x68>)
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f019 fe16 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
      }
      BSP_LCD_Refresh(0);
 8001b60:	2000      	movs	r0, #0
 8001b62:	f00d fe13 	bl	800f78c <BSP_LCD_Refresh>
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	cccccccd 	.word	0xcccccccd
 8001b74:	0801f244 	.word	0x0801f244
 8001b78:	0801f258 	.word	0x0801f258

08001b7c <LL_EXTI_EnableIT_0_31>:
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001b84:	4b06      	ldr	r3, [pc, #24]	@ (8001ba0 <LL_EXTI_EnableIT_0_31+0x24>)
 8001b86:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001b8a:	4905      	ldr	r1, [pc, #20]	@ (8001ba0 <LL_EXTI_EnableIT_0_31+0x24>)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	58000800 	.word	0x58000800

08001ba4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	4904      	ldr	r1, [pc, #16]	@ (8001bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]

}
 8001bb8:	bf00      	nop
 8001bba:	370c      	adds	r7, #12
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	58000800 	.word	0x58000800

08001bc8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001bce:	4b0d      	ldr	r3, [pc, #52]	@ (8001c04 <ReadRtcSsrValue+0x3c>)
 8001bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bd2:	b29b      	uxth	r3, r3
 8001bd4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <ReadRtcSsrValue+0x3c>)
 8001bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 8001bde:	e005      	b.n	8001bec <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001be4:	4b07      	ldr	r3, [pc, #28]	@ (8001c04 <ReadRtcSsrValue+0x3c>)
 8001be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	429a      	cmp	r2, r3
 8001bf2:	d1f5      	bne.n	8001be0 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001bf4:	683b      	ldr	r3, [r7, #0]
}
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	40002800 	.word	0x40002800

08001c08 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b085      	sub	sp, #20
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4603      	mov	r3, r0
 8001c10:	460a      	mov	r2, r1
 8001c12:	71fb      	strb	r3, [r7, #7]
 8001c14:	4613      	mov	r3, r2
 8001c16:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001c18:	79ba      	ldrb	r2, [r7, #6]
 8001c1a:	491d      	ldr	r1, [pc, #116]	@ (8001c90 <LinkTimerAfter+0x88>)
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	4413      	add	r3, r2
 8001c22:	00db      	lsls	r3, r3, #3
 8001c24:	440b      	add	r3, r1
 8001c26:	3315      	adds	r3, #21
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	2b06      	cmp	r3, #6
 8001c30:	d009      	beq.n	8001c46 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001c32:	7bfa      	ldrb	r2, [r7, #15]
 8001c34:	4916      	ldr	r1, [pc, #88]	@ (8001c90 <LinkTimerAfter+0x88>)
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	440b      	add	r3, r1
 8001c40:	3314      	adds	r3, #20
 8001c42:	79fa      	ldrb	r2, [r7, #7]
 8001c44:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001c46:	79fa      	ldrb	r2, [r7, #7]
 8001c48:	4911      	ldr	r1, [pc, #68]	@ (8001c90 <LinkTimerAfter+0x88>)
 8001c4a:	4613      	mov	r3, r2
 8001c4c:	005b      	lsls	r3, r3, #1
 8001c4e:	4413      	add	r3, r2
 8001c50:	00db      	lsls	r3, r3, #3
 8001c52:	440b      	add	r3, r1
 8001c54:	3315      	adds	r3, #21
 8001c56:	7bfa      	ldrb	r2, [r7, #15]
 8001c58:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001c5a:	79fa      	ldrb	r2, [r7, #7]
 8001c5c:	490c      	ldr	r1, [pc, #48]	@ (8001c90 <LinkTimerAfter+0x88>)
 8001c5e:	4613      	mov	r3, r2
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	4413      	add	r3, r2
 8001c64:	00db      	lsls	r3, r3, #3
 8001c66:	440b      	add	r3, r1
 8001c68:	3314      	adds	r3, #20
 8001c6a:	79ba      	ldrb	r2, [r7, #6]
 8001c6c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001c6e:	79ba      	ldrb	r2, [r7, #6]
 8001c70:	4907      	ldr	r1, [pc, #28]	@ (8001c90 <LinkTimerAfter+0x88>)
 8001c72:	4613      	mov	r3, r2
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	4413      	add	r3, r2
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	440b      	add	r3, r1
 8001c7c:	3315      	adds	r3, #21
 8001c7e:	79fa      	ldrb	r2, [r7, #7]
 8001c80:	701a      	strb	r2, [r3, #0]

  return;
 8001c82:	bf00      	nop
}
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	200008f4 	.word	0x200008f4

08001c94 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	460a      	mov	r2, r1
 8001c9e:	71fb      	strb	r3, [r7, #7]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001ca4:	4b29      	ldr	r3, [pc, #164]	@ (8001d4c <LinkTimerBefore+0xb8>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	79ba      	ldrb	r2, [r7, #6]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d032      	beq.n	8001d16 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001cb0:	79ba      	ldrb	r2, [r7, #6]
 8001cb2:	4927      	ldr	r1, [pc, #156]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	005b      	lsls	r3, r3, #1
 8001cb8:	4413      	add	r3, r2
 8001cba:	00db      	lsls	r3, r3, #3
 8001cbc:	440b      	add	r3, r1
 8001cbe:	3314      	adds	r3, #20
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001cc4:	7bfa      	ldrb	r2, [r7, #15]
 8001cc6:	4922      	ldr	r1, [pc, #136]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001cc8:	4613      	mov	r3, r2
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	4413      	add	r3, r2
 8001cce:	00db      	lsls	r3, r3, #3
 8001cd0:	440b      	add	r3, r1
 8001cd2:	3315      	adds	r3, #21
 8001cd4:	79fa      	ldrb	r2, [r7, #7]
 8001cd6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001cd8:	79fa      	ldrb	r2, [r7, #7]
 8001cda:	491d      	ldr	r1, [pc, #116]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001cdc:	4613      	mov	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	4413      	add	r3, r2
 8001ce2:	00db      	lsls	r3, r3, #3
 8001ce4:	440b      	add	r3, r1
 8001ce6:	3315      	adds	r3, #21
 8001ce8:	79ba      	ldrb	r2, [r7, #6]
 8001cea:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001cec:	79fa      	ldrb	r2, [r7, #7]
 8001cee:	4918      	ldr	r1, [pc, #96]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	4413      	add	r3, r2
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	440b      	add	r3, r1
 8001cfa:	3314      	adds	r3, #20
 8001cfc:	7bfa      	ldrb	r2, [r7, #15]
 8001cfe:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001d00:	79ba      	ldrb	r2, [r7, #6]
 8001d02:	4913      	ldr	r1, [pc, #76]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001d04:	4613      	mov	r3, r2
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	4413      	add	r3, r2
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	440b      	add	r3, r1
 8001d0e:	3314      	adds	r3, #20
 8001d10:	79fa      	ldrb	r2, [r7, #7]
 8001d12:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001d14:	e014      	b.n	8001d40 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001d16:	79fa      	ldrb	r2, [r7, #7]
 8001d18:	490d      	ldr	r1, [pc, #52]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4413      	add	r3, r2
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	440b      	add	r3, r1
 8001d24:	3315      	adds	r3, #21
 8001d26:	79ba      	ldrb	r2, [r7, #6]
 8001d28:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001d2a:	79ba      	ldrb	r2, [r7, #6]
 8001d2c:	4908      	ldr	r1, [pc, #32]	@ (8001d50 <LinkTimerBefore+0xbc>)
 8001d2e:	4613      	mov	r3, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	4413      	add	r3, r2
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	440b      	add	r3, r1
 8001d38:	3314      	adds	r3, #20
 8001d3a:	79fa      	ldrb	r2, [r7, #7]
 8001d3c:	701a      	strb	r2, [r3, #0]
  return;
 8001d3e:	bf00      	nop
}
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20000984 	.word	0x20000984
 8001d50:	200008f4 	.word	0x200008f4

08001d54 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b084      	sub	sp, #16
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d5e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e98 <linkTimer+0x144>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b06      	cmp	r3, #6
 8001d66:	d118      	bne.n	8001d9a <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001d68:	4b4b      	ldr	r3, [pc, #300]	@ (8001e98 <linkTimer+0x144>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8001e9c <linkTimer+0x148>)
 8001d70:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001d72:	4a49      	ldr	r2, [pc, #292]	@ (8001e98 <linkTimer+0x144>)
 8001d74:	79fb      	ldrb	r3, [r7, #7]
 8001d76:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001d78:	79fa      	ldrb	r2, [r7, #7]
 8001d7a:	4949      	ldr	r1, [pc, #292]	@ (8001ea0 <linkTimer+0x14c>)
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	440b      	add	r3, r1
 8001d86:	3315      	adds	r3, #21
 8001d88:	2206      	movs	r2, #6
 8001d8a:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d8c:	4b45      	ldr	r3, [pc, #276]	@ (8001ea4 <linkTimer+0x150>)
 8001d8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d92:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001d94:	2300      	movs	r3, #0
 8001d96:	81fb      	strh	r3, [r7, #14]
 8001d98:	e078      	b.n	8001e8c <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001d9a:	f000 f909 	bl	8001fb0 <ReturnTimeElapsed>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001da2:	79fa      	ldrb	r2, [r7, #7]
 8001da4:	493e      	ldr	r1, [pc, #248]	@ (8001ea0 <linkTimer+0x14c>)
 8001da6:	4613      	mov	r3, r2
 8001da8:	005b      	lsls	r3, r3, #1
 8001daa:	4413      	add	r3, r2
 8001dac:	00db      	lsls	r3, r3, #3
 8001dae:	440b      	add	r3, r1
 8001db0:	3308      	adds	r3, #8
 8001db2:	6819      	ldr	r1, [r3, #0]
 8001db4:	89fb      	ldrh	r3, [r7, #14]
 8001db6:	79fa      	ldrb	r2, [r7, #7]
 8001db8:	4419      	add	r1, r3
 8001dba:	4839      	ldr	r0, [pc, #228]	@ (8001ea0 <linkTimer+0x14c>)
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	005b      	lsls	r3, r3, #1
 8001dc0:	4413      	add	r3, r2
 8001dc2:	00db      	lsls	r3, r3, #3
 8001dc4:	4403      	add	r3, r0
 8001dc6:	3308      	adds	r3, #8
 8001dc8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001dca:	79fa      	ldrb	r2, [r7, #7]
 8001dcc:	4934      	ldr	r1, [pc, #208]	@ (8001ea0 <linkTimer+0x14c>)
 8001dce:	4613      	mov	r3, r2
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	4413      	add	r3, r2
 8001dd4:	00db      	lsls	r3, r3, #3
 8001dd6:	440b      	add	r3, r1
 8001dd8:	3308      	adds	r3, #8
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001dde:	4b2e      	ldr	r3, [pc, #184]	@ (8001e98 <linkTimer+0x144>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	4619      	mov	r1, r3
 8001de6:	4a2e      	ldr	r2, [pc, #184]	@ (8001ea0 <linkTimer+0x14c>)
 8001de8:	460b      	mov	r3, r1
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	440b      	add	r3, r1
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	4413      	add	r3, r2
 8001df2:	3308      	adds	r3, #8
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d337      	bcc.n	8001e6c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001dfc:	4b26      	ldr	r3, [pc, #152]	@ (8001e98 <linkTimer+0x144>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001e02:	7b7a      	ldrb	r2, [r7, #13]
 8001e04:	4926      	ldr	r1, [pc, #152]	@ (8001ea0 <linkTimer+0x14c>)
 8001e06:	4613      	mov	r3, r2
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	4413      	add	r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	440b      	add	r3, r1
 8001e10:	3315      	adds	r3, #21
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001e16:	e013      	b.n	8001e40 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001e18:	7b7a      	ldrb	r2, [r7, #13]
 8001e1a:	4921      	ldr	r1, [pc, #132]	@ (8001ea0 <linkTimer+0x14c>)
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	4413      	add	r3, r2
 8001e22:	00db      	lsls	r3, r3, #3
 8001e24:	440b      	add	r3, r1
 8001e26:	3315      	adds	r3, #21
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001e2c:	7b7a      	ldrb	r2, [r7, #13]
 8001e2e:	491c      	ldr	r1, [pc, #112]	@ (8001ea0 <linkTimer+0x14c>)
 8001e30:	4613      	mov	r3, r2
 8001e32:	005b      	lsls	r3, r3, #1
 8001e34:	4413      	add	r3, r2
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	440b      	add	r3, r1
 8001e3a:	3315      	adds	r3, #21
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001e40:	7b3b      	ldrb	r3, [r7, #12]
 8001e42:	2b06      	cmp	r3, #6
 8001e44:	d00b      	beq.n	8001e5e <linkTimer+0x10a>
 8001e46:	7b3a      	ldrb	r2, [r7, #12]
 8001e48:	4915      	ldr	r1, [pc, #84]	@ (8001ea0 <linkTimer+0x14c>)
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	00db      	lsls	r3, r3, #3
 8001e52:	440b      	add	r3, r1
 8001e54:	3308      	adds	r3, #8
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68ba      	ldr	r2, [r7, #8]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d2dc      	bcs.n	8001e18 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001e5e:	7b7a      	ldrb	r2, [r7, #13]
 8001e60:	79fb      	ldrb	r3, [r7, #7]
 8001e62:	4611      	mov	r1, r2
 8001e64:	4618      	mov	r0, r3
 8001e66:	f7ff fecf 	bl	8001c08 <LinkTimerAfter>
 8001e6a:	e00f      	b.n	8001e8c <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e98 <linkTimer+0x144>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	4611      	mov	r1, r2
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7ff ff0c 	bl	8001c94 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001e7c:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <linkTimer+0x144>)
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b06      	ldr	r3, [pc, #24]	@ (8001e9c <linkTimer+0x148>)
 8001e84:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001e86:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <linkTimer+0x144>)
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001e8c:	89fb      	ldrh	r3, [r7, #14]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000984 	.word	0x20000984
 8001e9c:	20000985 	.word	0x20000985
 8001ea0:	200008f4 	.word	0x200008f4
 8001ea4:	20000988 	.word	0x20000988

08001ea8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	4603      	mov	r3, r0
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	71fb      	strb	r3, [r7, #7]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001eb8:	4b39      	ldr	r3, [pc, #228]	@ (8001fa0 <UnlinkTimer+0xf8>)
 8001eba:	781b      	ldrb	r3, [r3, #0]
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	79fa      	ldrb	r2, [r7, #7]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d111      	bne.n	8001ee8 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001ec4:	4b36      	ldr	r3, [pc, #216]	@ (8001fa0 <UnlinkTimer+0xf8>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	b2da      	uxtb	r2, r3
 8001eca:	4b36      	ldr	r3, [pc, #216]	@ (8001fa4 <UnlinkTimer+0xfc>)
 8001ecc:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001ece:	79fa      	ldrb	r2, [r7, #7]
 8001ed0:	4935      	ldr	r1, [pc, #212]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	440b      	add	r3, r1
 8001edc:	3315      	adds	r3, #21
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	b2da      	uxtb	r2, r3
 8001ee2:	4b2f      	ldr	r3, [pc, #188]	@ (8001fa0 <UnlinkTimer+0xf8>)
 8001ee4:	701a      	strb	r2, [r3, #0]
 8001ee6:	e03e      	b.n	8001f66 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001ee8:	79fa      	ldrb	r2, [r7, #7]
 8001eea:	492f      	ldr	r1, [pc, #188]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001eec:	4613      	mov	r3, r2
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4413      	add	r3, r2
 8001ef2:	00db      	lsls	r3, r3, #3
 8001ef4:	440b      	add	r3, r1
 8001ef6:	3314      	adds	r3, #20
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001efc:	79fa      	ldrb	r2, [r7, #7]
 8001efe:	492a      	ldr	r1, [pc, #168]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	440b      	add	r3, r1
 8001f0a:	3315      	adds	r3, #21
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001f10:	79f9      	ldrb	r1, [r7, #7]
 8001f12:	7bfa      	ldrb	r2, [r7, #15]
 8001f14:	4824      	ldr	r0, [pc, #144]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f16:	460b      	mov	r3, r1
 8001f18:	005b      	lsls	r3, r3, #1
 8001f1a:	440b      	add	r3, r1
 8001f1c:	00db      	lsls	r3, r3, #3
 8001f1e:	4403      	add	r3, r0
 8001f20:	3315      	adds	r3, #21
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	b2d8      	uxtb	r0, r3
 8001f26:	4920      	ldr	r1, [pc, #128]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f28:	4613      	mov	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	4413      	add	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	440b      	add	r3, r1
 8001f32:	3315      	adds	r3, #21
 8001f34:	4602      	mov	r2, r0
 8001f36:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f38:	7bbb      	ldrb	r3, [r7, #14]
 8001f3a:	2b06      	cmp	r3, #6
 8001f3c:	d013      	beq.n	8001f66 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001f3e:	79f9      	ldrb	r1, [r7, #7]
 8001f40:	7bba      	ldrb	r2, [r7, #14]
 8001f42:	4819      	ldr	r0, [pc, #100]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f44:	460b      	mov	r3, r1
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	440b      	add	r3, r1
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	4403      	add	r3, r0
 8001f4e:	3314      	adds	r3, #20
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b2d8      	uxtb	r0, r3
 8001f54:	4914      	ldr	r1, [pc, #80]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f56:	4613      	mov	r3, r2
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	4413      	add	r3, r2
 8001f5c:	00db      	lsls	r3, r3, #3
 8001f5e:	440b      	add	r3, r1
 8001f60:	3314      	adds	r3, #20
 8001f62:	4602      	mov	r2, r0
 8001f64:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001f66:	79fa      	ldrb	r2, [r7, #7]
 8001f68:	490f      	ldr	r1, [pc, #60]	@ (8001fa8 <UnlinkTimer+0x100>)
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	005b      	lsls	r3, r3, #1
 8001f6e:	4413      	add	r3, r2
 8001f70:	00db      	lsls	r3, r3, #3
 8001f72:	440b      	add	r3, r1
 8001f74:	330c      	adds	r3, #12
 8001f76:	2201      	movs	r2, #1
 8001f78:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001f7a:	4b09      	ldr	r3, [pc, #36]	@ (8001fa0 <UnlinkTimer+0xf8>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b06      	cmp	r3, #6
 8001f82:	d107      	bne.n	8001f94 <UnlinkTimer+0xec>
 8001f84:	79bb      	ldrb	r3, [r7, #6]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d104      	bne.n	8001f94 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <UnlinkTimer+0x104>)
 8001f8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f90:	601a      	str	r2, [r3, #0]
  }

  return;
 8001f92:	bf00      	nop
 8001f94:	bf00      	nop
}
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	20000984 	.word	0x20000984
 8001fa4:	20000985 	.word	0x20000985
 8001fa8:	200008f4 	.word	0x200008f4
 8001fac:	20000988 	.word	0x20000988

08001fb0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001fb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002020 <ReturnTimeElapsed+0x70>)
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fbe:	d026      	beq.n	800200e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001fc0:	f7ff fe02 	bl	8001bc8 <ReadRtcSsrValue>
 8001fc4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001fc6:	4b16      	ldr	r3, [pc, #88]	@ (8002020 <ReturnTimeElapsed+0x70>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	687a      	ldr	r2, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d805      	bhi.n	8001fdc <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001fd0:	4b13      	ldr	r3, [pc, #76]	@ (8002020 <ReturnTimeElapsed+0x70>)
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	607b      	str	r3, [r7, #4]
 8001fda:	e00a      	b.n	8001ff2 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <ReturnTimeElapsed+0x74>)
 8001fde:	881b      	ldrh	r3, [r3, #0]
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001fe8:	4b0d      	ldr	r3, [pc, #52]	@ (8002020 <ReturnTimeElapsed+0x70>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	4413      	add	r3, r2
 8001ff0:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <ReturnTimeElapsed+0x78>)
 8001ff4:	781b      	ldrb	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	fb02 f303 	mul.w	r3, r2, r3
 8001ffe:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8002000:	4b0a      	ldr	r3, [pc, #40]	@ (800202c <ReturnTimeElapsed+0x7c>)
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	461a      	mov	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	40d3      	lsrs	r3, r2
 800200a:	607b      	str	r3, [r7, #4]
 800200c:	e001      	b.n	8002012 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	b29b      	uxth	r3, r3
}
 8002016:	4618      	mov	r0, r3
 8002018:	3708      	adds	r7, #8
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	20000988 	.word	0x20000988
 8002024:	20000990 	.word	0x20000990
 8002028:	2000098e 	.word	0x2000098e
 800202c:	2000098d 	.word	0x2000098d

08002030 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 800203a:	88fb      	ldrh	r3, [r7, #6]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d108      	bne.n	8002052 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8002040:	f7ff fdc2 	bl	8001bc8 <ReadRtcSsrValue>
 8002044:	4603      	mov	r3, r0
 8002046:	4a21      	ldr	r2, [pc, #132]	@ (80020cc <RestartWakeupCounter+0x9c>)
 8002048:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 800204a:	2003      	movs	r0, #3
 800204c:	f00e fb1f 	bl	801068e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8002050:	e039      	b.n	80020c6 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8002052:	88fb      	ldrh	r3, [r7, #6]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d803      	bhi.n	8002060 <RestartWakeupCounter+0x30>
 8002058:	4b1d      	ldr	r3, [pc, #116]	@ (80020d0 <RestartWakeupCounter+0xa0>)
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d002      	beq.n	8002066 <RestartWakeupCounter+0x36>
      Value -= 1;
 8002060:	88fb      	ldrh	r3, [r7, #6]
 8002062:	3b01      	subs	r3, #1
 8002064:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002066:	bf00      	nop
 8002068:	4b1a      	ldr	r3, [pc, #104]	@ (80020d4 <RestartWakeupCounter+0xa4>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	2b00      	cmp	r3, #0
 8002074:	d0f8      	beq.n	8002068 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002076:	4b17      	ldr	r3, [pc, #92]	@ (80020d4 <RestartWakeupCounter+0xa4>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	b2da      	uxtb	r2, r3
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <RestartWakeupCounter+0xa4>)
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002086:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002088:	4b13      	ldr	r3, [pc, #76]	@ (80020d8 <RestartWakeupCounter+0xa8>)
 800208a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800208e:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002090:	2003      	movs	r0, #3
 8002092:	f00e fb0a 	bl	80106aa <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8002096:	4b11      	ldr	r3, [pc, #68]	@ (80020dc <RestartWakeupCounter+0xac>)
 8002098:	695b      	ldr	r3, [r3, #20]
 800209a:	0c1b      	lsrs	r3, r3, #16
 800209c:	041b      	lsls	r3, r3, #16
 800209e:	88fa      	ldrh	r2, [r7, #6]
 80020a0:	490e      	ldr	r1, [pc, #56]	@ (80020dc <RestartWakeupCounter+0xac>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 80020a6:	f7ff fd8f 	bl	8001bc8 <ReadRtcSsrValue>
 80020aa:	4603      	mov	r3, r0
 80020ac:	4a07      	ldr	r2, [pc, #28]	@ (80020cc <RestartWakeupCounter+0x9c>)
 80020ae:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 80020b0:	4b08      	ldr	r3, [pc, #32]	@ (80020d4 <RestartWakeupCounter+0xa4>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	689a      	ldr	r2, [r3, #8]
 80020b6:	4b07      	ldr	r3, [pc, #28]	@ (80020d4 <RestartWakeupCounter+0xa4>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80020be:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 80020c0:	f3af 8000 	nop.w
  return ;
 80020c4:	bf00      	nop
}
 80020c6:	3708      	adds	r7, #8
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}
 80020cc:	20000988 	.word	0x20000988
 80020d0:	2000098d 	.word	0x2000098d
 80020d4:	200009d8 	.word	0x200009d8
 80020d8:	58000800 	.word	0x58000800
 80020dc:	40002800 	.word	0x40002800

080020e0 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80020e6:	4b45      	ldr	r3, [pc, #276]	@ (80021fc <RescheduleTimerList+0x11c>)
 80020e8:	689b      	ldr	r3, [r3, #8]
 80020ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f2:	d107      	bne.n	8002104 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80020f4:	bf00      	nop
 80020f6:	4b42      	ldr	r3, [pc, #264]	@ (8002200 <RescheduleTimerList+0x120>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f8      	bne.n	80020f6 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002104:	4b3e      	ldr	r3, [pc, #248]	@ (8002200 <RescheduleTimerList+0x120>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	689a      	ldr	r2, [r3, #8]
 800210a:	4b3d      	ldr	r3, [pc, #244]	@ (8002200 <RescheduleTimerList+0x120>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002112:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8002114:	4b3b      	ldr	r3, [pc, #236]	@ (8002204 <RescheduleTimerList+0x124>)
 8002116:	781b      	ldrb	r3, [r3, #0]
 8002118:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	493a      	ldr	r1, [pc, #232]	@ (8002208 <RescheduleTimerList+0x128>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	00db      	lsls	r3, r3, #3
 8002126:	440b      	add	r3, r1
 8002128:	3308      	adds	r3, #8
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 800212e:	f7ff ff3f 	bl	8001fb0 <ReturnTimeElapsed>
 8002132:	4603      	mov	r3, r0
 8002134:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8002136:	88fb      	ldrh	r3, [r7, #6]
 8002138:	68ba      	ldr	r2, [r7, #8]
 800213a:	429a      	cmp	r2, r3
 800213c:	d205      	bcs.n	800214a <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 800213e:	2300      	movs	r3, #0
 8002140:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002142:	4b32      	ldr	r3, [pc, #200]	@ (800220c <RescheduleTimerList+0x12c>)
 8002144:	2201      	movs	r2, #1
 8002146:	701a      	strb	r2, [r3, #0]
 8002148:	e04d      	b.n	80021e6 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 800214a:	88fb      	ldrh	r3, [r7, #6]
 800214c:	4a30      	ldr	r2, [pc, #192]	@ (8002210 <RescheduleTimerList+0x130>)
 800214e:	8812      	ldrh	r2, [r2, #0]
 8002150:	b292      	uxth	r2, r2
 8002152:	4413      	add	r3, r2
 8002154:	461a      	mov	r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	4293      	cmp	r3, r2
 800215a:	d906      	bls.n	800216a <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 800215c:	4b2c      	ldr	r3, [pc, #176]	@ (8002210 <RescheduleTimerList+0x130>)
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8002162:	4b2a      	ldr	r3, [pc, #168]	@ (800220c <RescheduleTimerList+0x12c>)
 8002164:	2200      	movs	r2, #0
 8002166:	701a      	strb	r2, [r3, #0]
 8002168:	e03d      	b.n	80021e6 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	b29a      	uxth	r2, r3
 800216e:	88fb      	ldrh	r3, [r7, #6]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002174:	4b25      	ldr	r3, [pc, #148]	@ (800220c <RescheduleTimerList+0x12c>)
 8002176:	2201      	movs	r2, #1
 8002178:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800217a:	e034      	b.n	80021e6 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 800217c:	7bfa      	ldrb	r2, [r7, #15]
 800217e:	4922      	ldr	r1, [pc, #136]	@ (8002208 <RescheduleTimerList+0x128>)
 8002180:	4613      	mov	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	4413      	add	r3, r2
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	440b      	add	r3, r1
 800218a:	3308      	adds	r3, #8
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	88fb      	ldrh	r3, [r7, #6]
 8002190:	429a      	cmp	r2, r3
 8002192:	d20a      	bcs.n	80021aa <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8002194:	7bfa      	ldrb	r2, [r7, #15]
 8002196:	491c      	ldr	r1, [pc, #112]	@ (8002208 <RescheduleTimerList+0x128>)
 8002198:	4613      	mov	r3, r2
 800219a:	005b      	lsls	r3, r3, #1
 800219c:	4413      	add	r3, r2
 800219e:	00db      	lsls	r3, r3, #3
 80021a0:	440b      	add	r3, r1
 80021a2:	3308      	adds	r3, #8
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	e013      	b.n	80021d2 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 80021aa:	7bfa      	ldrb	r2, [r7, #15]
 80021ac:	4916      	ldr	r1, [pc, #88]	@ (8002208 <RescheduleTimerList+0x128>)
 80021ae:	4613      	mov	r3, r2
 80021b0:	005b      	lsls	r3, r3, #1
 80021b2:	4413      	add	r3, r2
 80021b4:	00db      	lsls	r3, r3, #3
 80021b6:	440b      	add	r3, r1
 80021b8:	3308      	adds	r3, #8
 80021ba:	6819      	ldr	r1, [r3, #0]
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	7bfa      	ldrb	r2, [r7, #15]
 80021c0:	1ac9      	subs	r1, r1, r3
 80021c2:	4811      	ldr	r0, [pc, #68]	@ (8002208 <RescheduleTimerList+0x128>)
 80021c4:	4613      	mov	r3, r2
 80021c6:	005b      	lsls	r3, r3, #1
 80021c8:	4413      	add	r3, r2
 80021ca:	00db      	lsls	r3, r3, #3
 80021cc:	4403      	add	r3, r0
 80021ce:	3308      	adds	r3, #8
 80021d0:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80021d2:	7bfa      	ldrb	r2, [r7, #15]
 80021d4:	490c      	ldr	r1, [pc, #48]	@ (8002208 <RescheduleTimerList+0x128>)
 80021d6:	4613      	mov	r3, r2
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	4413      	add	r3, r2
 80021dc:	00db      	lsls	r3, r3, #3
 80021de:	440b      	add	r3, r1
 80021e0:	3315      	adds	r3, #21
 80021e2:	781b      	ldrb	r3, [r3, #0]
 80021e4:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80021e6:	7bfb      	ldrb	r3, [r7, #15]
 80021e8:	2b06      	cmp	r3, #6
 80021ea:	d1c7      	bne.n	800217c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80021ec:	89bb      	ldrh	r3, [r7, #12]
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7ff ff1e 	bl	8002030 <RestartWakeupCounter>

  return ;
 80021f4:	bf00      	nop
}
 80021f6:	3710      	adds	r7, #16
 80021f8:	46bd      	mov	sp, r7
 80021fa:	bd80      	pop	{r7, pc}
 80021fc:	40002800 	.word	0x40002800
 8002200:	200009d8 	.word	0x200009d8
 8002204:	20000984 	.word	0x20000984
 8002208:	200008f4 	.word	0x200008f4
 800220c:	2000098c 	.word	0x2000098c
 8002210:	20000992 	.word	0x20000992

08002214 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b08a      	sub	sp, #40	@ 0x28
 8002218:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800221a:	f3ef 8310 	mrs	r3, PRIMASK
 800221e:	617b      	str	r3, [r7, #20]
  return(result);
 8002220:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002222:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8002224:	b672      	cpsid	i
}
 8002226:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002228:	4b59      	ldr	r3, [pc, #356]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	22ca      	movs	r2, #202	@ 0xca
 800222e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002230:	4b57      	ldr	r3, [pc, #348]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2253      	movs	r2, #83	@ 0x53
 8002236:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002238:	4b55      	ldr	r3, [pc, #340]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	689a      	ldr	r2, [r3, #8]
 800223e:	4b54      	ldr	r3, [pc, #336]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002246:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002248:	4b52      	ldr	r3, [pc, #328]	@ (8002394 <HW_TS_RTC_Wakeup_Handler+0x180>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002250:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002254:	4950      	ldr	r1, [pc, #320]	@ (8002398 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002256:	4613      	mov	r3, r2
 8002258:	005b      	lsls	r3, r3, #1
 800225a:	4413      	add	r3, r2
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	440b      	add	r3, r1
 8002260:	330c      	adds	r3, #12
 8002262:	781b      	ldrb	r3, [r3, #0]
 8002264:	b2db      	uxtb	r3, r3
 8002266:	2b02      	cmp	r3, #2
 8002268:	d16e      	bne.n	8002348 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800226a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800226e:	494a      	ldr	r1, [pc, #296]	@ (8002398 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002270:	4613      	mov	r3, r2
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	4413      	add	r3, r2
 8002276:	00db      	lsls	r3, r3, #3
 8002278:	440b      	add	r3, r1
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800227e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002282:	4945      	ldr	r1, [pc, #276]	@ (8002398 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002284:	4613      	mov	r3, r2
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	4413      	add	r3, r2
 800228a:	00db      	lsls	r3, r3, #3
 800228c:	440b      	add	r3, r1
 800228e:	3310      	adds	r3, #16
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002294:	4b41      	ldr	r3, [pc, #260]	@ (800239c <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d04c      	beq.n	8002338 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800229e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80022a2:	493d      	ldr	r1, [pc, #244]	@ (8002398 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80022a4:	4613      	mov	r3, r2
 80022a6:	005b      	lsls	r3, r3, #1
 80022a8:	4413      	add	r3, r2
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	440b      	add	r3, r1
 80022ae:	330d      	adds	r3, #13
 80022b0:	781b      	ldrb	r3, [r3, #0]
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d124      	bne.n	8002302 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80022b8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80022bc:	2101      	movs	r1, #1
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff fdf2 	bl	8001ea8 <UnlinkTimer>
 80022c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022c6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c8:	693b      	ldr	r3, [r7, #16]
 80022ca:	f383 8810 	msr	PRIMASK, r3
}
 80022ce:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80022d0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80022d4:	4930      	ldr	r1, [pc, #192]	@ (8002398 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80022d6:	4613      	mov	r3, r2
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	4413      	add	r3, r2
 80022dc:	00db      	lsls	r3, r3, #3
 80022de:	440b      	add	r3, r1
 80022e0:	3304      	adds	r3, #4
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f000 fa32 	bl	8002754 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80022f0:	4b27      	ldr	r3, [pc, #156]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	22ca      	movs	r2, #202	@ 0xca
 80022f6:	625a      	str	r2, [r3, #36]	@ 0x24
 80022f8:	4b25      	ldr	r3, [pc, #148]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2253      	movs	r2, #83	@ 0x53
 80022fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8002300:	e012      	b.n	8002328 <HW_TS_RTC_Wakeup_Handler+0x114>
 8002302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002304:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f383 8810 	msr	PRIMASK, r3
}
 800230c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 800230e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f99a 	bl	800264c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002318:	4b1d      	ldr	r3, [pc, #116]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	22ca      	movs	r2, #202	@ 0xca
 800231e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002320:	4b1b      	ldr	r3, [pc, #108]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	2253      	movs	r2, #83	@ 0x53
 8002326:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002328:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800232c:	69fa      	ldr	r2, [r7, #28]
 800232e:	4619      	mov	r1, r3
 8002330:	69b8      	ldr	r0, [r7, #24]
 8002332:	f000 fa95 	bl	8002860 <HW_TS_RTC_Int_AppNot>
 8002336:	e022      	b.n	800237e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002338:	f7ff fed2 	bl	80020e0 <RescheduleTimerList>
 800233c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800233e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	f383 8810 	msr	PRIMASK, r3
}
 8002346:	e01a      	b.n	800237e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002348:	bf00      	nop
 800234a:	4b11      	ldr	r3, [pc, #68]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0f8      	beq.n	800234a <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002358:	4b0d      	ldr	r3, [pc, #52]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	b2da      	uxtb	r2, r3
 8002360:	4b0b      	ldr	r3, [pc, #44]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002368:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 800236a:	4b0d      	ldr	r3, [pc, #52]	@ (80023a0 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800236c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002370:	60da      	str	r2, [r3, #12]
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f383 8810 	msr	PRIMASK, r3
}
 800237c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800237e:	4b04      	ldr	r3, [pc, #16]	@ (8002390 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	22ff      	movs	r2, #255	@ 0xff
 8002384:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002386:	bf00      	nop
}
 8002388:	3728      	adds	r7, #40	@ 0x28
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	200009d8 	.word	0x200009d8
 8002394:	20000984 	.word	0x20000984
 8002398:	200008f4 	.word	0x200008f4
 800239c:	2000098c 	.word	0x2000098c
 80023a0:	58000800 	.word	0x58000800

080023a4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b088      	sub	sp, #32
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	6039      	str	r1, [r7, #0]
 80023ae:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80023b0:	4b5e      	ldr	r3, [pc, #376]	@ (800252c <HW_TS_Init+0x188>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	22ca      	movs	r2, #202	@ 0xca
 80023b6:	625a      	str	r2, [r3, #36]	@ 0x24
 80023b8:	4b5c      	ldr	r3, [pc, #368]	@ (800252c <HW_TS_Init+0x188>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2253      	movs	r2, #83	@ 0x53
 80023be:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80023c0:	4b5b      	ldr	r3, [pc, #364]	@ (8002530 <HW_TS_Init+0x18c>)
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	4a5a      	ldr	r2, [pc, #360]	@ (8002530 <HW_TS_Init+0x18c>)
 80023c6:	f043 0320 	orr.w	r3, r3, #32
 80023ca:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80023cc:	4b58      	ldr	r3, [pc, #352]	@ (8002530 <HW_TS_Init+0x18c>)
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f003 0307 	and.w	r3, r3, #7
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	f1c3 0304 	rsb	r3, r3, #4
 80023dc:	b2da      	uxtb	r2, r3
 80023de:	4b55      	ldr	r3, [pc, #340]	@ (8002534 <HW_TS_Init+0x190>)
 80023e0:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80023e2:	4b53      	ldr	r3, [pc, #332]	@ (8002530 <HW_TS_Init+0x18c>)
 80023e4:	691b      	ldr	r3, [r3, #16]
 80023e6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80023ea:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80023ee:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	fa92 f2a2 	rbit	r2, r2
 80023f6:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80023f8:	68fa      	ldr	r2, [r7, #12]
 80023fa:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80023fc:	697a      	ldr	r2, [r7, #20]
 80023fe:	2a00      	cmp	r2, #0
 8002400:	d101      	bne.n	8002406 <HW_TS_Init+0x62>
  {
    return 32U;
 8002402:	2220      	movs	r2, #32
 8002404:	e003      	b.n	800240e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	fab2 f282 	clz	r2, r2
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	40d3      	lsrs	r3, r2
 8002410:	b2db      	uxtb	r3, r3
 8002412:	3301      	adds	r3, #1
 8002414:	b2da      	uxtb	r2, r3
 8002416:	4b48      	ldr	r3, [pc, #288]	@ (8002538 <HW_TS_Init+0x194>)
 8002418:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 800241a:	4b45      	ldr	r3, [pc, #276]	@ (8002530 <HW_TS_Init+0x18c>)
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	b29b      	uxth	r3, r3
 8002420:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002424:	b29b      	uxth	r3, r3
 8002426:	3301      	adds	r3, #1
 8002428:	b29a      	uxth	r2, r3
 800242a:	4b44      	ldr	r3, [pc, #272]	@ (800253c <HW_TS_Init+0x198>)
 800242c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 800242e:	4b43      	ldr	r3, [pc, #268]	@ (800253c <HW_TS_Init+0x198>)
 8002430:	881b      	ldrh	r3, [r3, #0]
 8002432:	3b01      	subs	r3, #1
 8002434:	4a40      	ldr	r2, [pc, #256]	@ (8002538 <HW_TS_Init+0x194>)
 8002436:	7812      	ldrb	r2, [r2, #0]
 8002438:	fb02 f303 	mul.w	r3, r2, r3
 800243c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002440:	4a3c      	ldr	r2, [pc, #240]	@ (8002534 <HW_TS_Init+0x190>)
 8002442:	7812      	ldrb	r2, [r2, #0]
 8002444:	40d3      	lsrs	r3, r2
 8002446:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800244e:	4293      	cmp	r3, r2
 8002450:	d904      	bls.n	800245c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8002452:	4b3b      	ldr	r3, [pc, #236]	@ (8002540 <HW_TS_Init+0x19c>)
 8002454:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002458:	801a      	strh	r2, [r3, #0]
 800245a:	e003      	b.n	8002464 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	b29a      	uxth	r2, r3
 8002460:	4b37      	ldr	r3, [pc, #220]	@ (8002540 <HW_TS_Init+0x19c>)
 8002462:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002464:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002468:	f7ff fb9c 	bl	8001ba4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800246c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002470:	f7ff fb84 	bl	8001b7c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d13d      	bne.n	80024f6 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800247a:	4b32      	ldr	r3, [pc, #200]	@ (8002544 <HW_TS_Init+0x1a0>)
 800247c:	2201      	movs	r2, #1
 800247e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002480:	4b31      	ldr	r3, [pc, #196]	@ (8002548 <HW_TS_Init+0x1a4>)
 8002482:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002486:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002488:	2300      	movs	r3, #0
 800248a:	77fb      	strb	r3, [r7, #31]
 800248c:	e00c      	b.n	80024a8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800248e:	7ffa      	ldrb	r2, [r7, #31]
 8002490:	492e      	ldr	r1, [pc, #184]	@ (800254c <HW_TS_Init+0x1a8>)
 8002492:	4613      	mov	r3, r2
 8002494:	005b      	lsls	r3, r3, #1
 8002496:	4413      	add	r3, r2
 8002498:	00db      	lsls	r3, r3, #3
 800249a:	440b      	add	r3, r1
 800249c:	330c      	adds	r3, #12
 800249e:	2200      	movs	r2, #0
 80024a0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 80024a2:	7ffb      	ldrb	r3, [r7, #31]
 80024a4:	3301      	adds	r3, #1
 80024a6:	77fb      	strb	r3, [r7, #31]
 80024a8:	7ffb      	ldrb	r3, [r7, #31]
 80024aa:	2b05      	cmp	r3, #5
 80024ac:	d9ef      	bls.n	800248e <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 80024ae:	4b28      	ldr	r3, [pc, #160]	@ (8002550 <HW_TS_Init+0x1ac>)
 80024b0:	2206      	movs	r2, #6
 80024b2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 80024b4:	4b1d      	ldr	r3, [pc, #116]	@ (800252c <HW_TS_Init+0x188>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	689a      	ldr	r2, [r3, #8]
 80024ba:	4b1c      	ldr	r3, [pc, #112]	@ (800252c <HW_TS_Init+0x188>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024c2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80024c4:	4b19      	ldr	r3, [pc, #100]	@ (800252c <HW_TS_Init+0x188>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68db      	ldr	r3, [r3, #12]
 80024ca:	b2da      	uxtb	r2, r3
 80024cc:	4b17      	ldr	r3, [pc, #92]	@ (800252c <HW_TS_Init+0x188>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024d4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80024d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002554 <HW_TS_Init+0x1b0>)
 80024d8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024dc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80024de:	2003      	movs	r0, #3
 80024e0:	f00e f8e3 	bl	80106aa <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80024e4:	4b11      	ldr	r3, [pc, #68]	@ (800252c <HW_TS_Init+0x188>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	689a      	ldr	r2, [r3, #8]
 80024ea:	4b10      	ldr	r3, [pc, #64]	@ (800252c <HW_TS_Init+0x188>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80024f2:	609a      	str	r2, [r3, #8]
 80024f4:	e009      	b.n	800250a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80024f6:	4b0d      	ldr	r3, [pc, #52]	@ (800252c <HW_TS_Init+0x188>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002500:	2b00      	cmp	r3, #0
 8002502:	d002      	beq.n	800250a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8002504:	2003      	movs	r0, #3
 8002506:	f00e f8c2 	bl	801068e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <HW_TS_Init+0x188>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	22ff      	movs	r2, #255	@ 0xff
 8002510:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8002512:	2200      	movs	r2, #0
 8002514:	2103      	movs	r1, #3
 8002516:	2003      	movs	r0, #3
 8002518:	f00e f877 	bl	801060a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800251c:	2003      	movs	r0, #3
 800251e:	f00e f88e 	bl	801063e <HAL_NVIC_EnableIRQ>

  return;
 8002522:	bf00      	nop
}
 8002524:	3720      	adds	r7, #32
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	200009d8 	.word	0x200009d8
 8002530:	40002800 	.word	0x40002800
 8002534:	2000098d 	.word	0x2000098d
 8002538:	2000098e 	.word	0x2000098e
 800253c:	20000990 	.word	0x20000990
 8002540:	20000992 	.word	0x20000992
 8002544:	2000098c 	.word	0x2000098c
 8002548:	20000988 	.word	0x20000988
 800254c:	200008f4 	.word	0x200008f4
 8002550:	20000984 	.word	0x20000984
 8002554:	58000800 	.word	0x58000800

08002558 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002558:	b480      	push	{r7}
 800255a:	b08b      	sub	sp, #44	@ 0x2c
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	603b      	str	r3, [r7, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002568:	2300      	movs	r3, #0
 800256a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800256e:	f3ef 8310 	mrs	r3, PRIMASK
 8002572:	61fb      	str	r3, [r7, #28]
  return(result);
 8002574:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002576:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002578:	b672      	cpsid	i
}
 800257a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 800257c:	e004      	b.n	8002588 <HW_TS_Create+0x30>
  {
    loop++;
 800257e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002582:	3301      	adds	r3, #1
 8002584:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002588:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800258c:	2b05      	cmp	r3, #5
 800258e:	d80c      	bhi.n	80025aa <HW_TS_Create+0x52>
 8002590:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002594:	492c      	ldr	r1, [pc, #176]	@ (8002648 <HW_TS_Create+0xf0>)
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	440b      	add	r3, r1
 80025a0:	330c      	adds	r3, #12
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1e9      	bne.n	800257e <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80025aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80025ae:	2b06      	cmp	r3, #6
 80025b0:	d038      	beq.n	8002624 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 80025b2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025b6:	4924      	ldr	r1, [pc, #144]	@ (8002648 <HW_TS_Create+0xf0>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	440b      	add	r3, r1
 80025c2:	330c      	adds	r3, #12
 80025c4:	2201      	movs	r2, #1
 80025c6:	701a      	strb	r2, [r3, #0]
 80025c8:	6a3b      	ldr	r3, [r7, #32]
 80025ca:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	f383 8810 	msr	PRIMASK, r3
}
 80025d2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80025d4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025d8:	491b      	ldr	r1, [pc, #108]	@ (8002648 <HW_TS_Create+0xf0>)
 80025da:	4613      	mov	r3, r2
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	4413      	add	r3, r2
 80025e0:	00db      	lsls	r3, r3, #3
 80025e2:	440b      	add	r3, r1
 80025e4:	3310      	adds	r3, #16
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80025ea:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80025ee:	4916      	ldr	r1, [pc, #88]	@ (8002648 <HW_TS_Create+0xf0>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	440b      	add	r3, r1
 80025fa:	330d      	adds	r3, #13
 80025fc:	79fa      	ldrb	r2, [r7, #7]
 80025fe:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002600:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002604:	4910      	ldr	r1, [pc, #64]	@ (8002648 <HW_TS_Create+0xf0>)
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	440b      	add	r3, r1
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800261a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002622:	e008      	b.n	8002636 <HW_TS_Create+0xde>
 8002624:	6a3b      	ldr	r3, [r7, #32]
 8002626:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	f383 8810 	msr	PRIMASK, r3
}
 800262e:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002630:	2301      	movs	r3, #1
 8002632:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002636:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800263a:	4618      	mov	r0, r3
 800263c:	372c      	adds	r7, #44	@ 0x2c
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	200008f4 	.word	0x200008f4

0800264c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	4603      	mov	r3, r0
 8002654:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002656:	f3ef 8310 	mrs	r3, PRIMASK
 800265a:	60fb      	str	r3, [r7, #12]
  return(result);
 800265c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800265e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002660:	b672      	cpsid	i
}
 8002662:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002664:	2003      	movs	r0, #3
 8002666:	f00d fff8 	bl	801065a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800266a:	4b34      	ldr	r3, [pc, #208]	@ (800273c <HW_TS_Stop+0xf0>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	22ca      	movs	r2, #202	@ 0xca
 8002670:	625a      	str	r2, [r3, #36]	@ 0x24
 8002672:	4b32      	ldr	r3, [pc, #200]	@ (800273c <HW_TS_Stop+0xf0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	2253      	movs	r2, #83	@ 0x53
 8002678:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800267a:	79fa      	ldrb	r2, [r7, #7]
 800267c:	4930      	ldr	r1, [pc, #192]	@ (8002740 <HW_TS_Stop+0xf4>)
 800267e:	4613      	mov	r3, r2
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	4413      	add	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	440b      	add	r3, r1
 8002688:	330c      	adds	r3, #12
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	b2db      	uxtb	r3, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d142      	bne.n	8002718 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2100      	movs	r1, #0
 8002696:	4618      	mov	r0, r3
 8002698:	f7ff fc06 	bl	8001ea8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 800269c:	4b29      	ldr	r3, [pc, #164]	@ (8002744 <HW_TS_Stop+0xf8>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80026a2:	7cfb      	ldrb	r3, [r7, #19]
 80026a4:	2b06      	cmp	r3, #6
 80026a6:	d12f      	bne.n	8002708 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80026a8:	4b27      	ldr	r3, [pc, #156]	@ (8002748 <HW_TS_Stop+0xfc>)
 80026aa:	689b      	ldr	r3, [r3, #8]
 80026ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026b4:	d107      	bne.n	80026c6 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80026b6:	bf00      	nop
 80026b8:	4b20      	ldr	r3, [pc, #128]	@ (800273c <HW_TS_Stop+0xf0>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f8      	bne.n	80026b8 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80026c6:	4b1d      	ldr	r3, [pc, #116]	@ (800273c <HW_TS_Stop+0xf0>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	689a      	ldr	r2, [r3, #8]
 80026cc:	4b1b      	ldr	r3, [pc, #108]	@ (800273c <HW_TS_Stop+0xf0>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026d4:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80026d6:	bf00      	nop
 80026d8:	4b18      	ldr	r3, [pc, #96]	@ (800273c <HW_TS_Stop+0xf0>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	f003 0304 	and.w	r3, r3, #4
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d0f8      	beq.n	80026d8 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80026e6:	4b15      	ldr	r3, [pc, #84]	@ (800273c <HW_TS_Stop+0xf0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4b13      	ldr	r3, [pc, #76]	@ (800273c <HW_TS_Stop+0xf0>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80026f6:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80026f8:	4b14      	ldr	r3, [pc, #80]	@ (800274c <HW_TS_Stop+0x100>)
 80026fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80026fe:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002700:	2003      	movs	r0, #3
 8002702:	f00d ffd2 	bl	80106aa <HAL_NVIC_ClearPendingIRQ>
 8002706:	e007      	b.n	8002718 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002708:	4b11      	ldr	r3, [pc, #68]	@ (8002750 <HW_TS_Stop+0x104>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	7cfa      	ldrb	r2, [r7, #19]
 8002710:	429a      	cmp	r2, r3
 8002712:	d001      	beq.n	8002718 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002714:	f7ff fce4 	bl	80020e0 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002718:	4b08      	ldr	r3, [pc, #32]	@ (800273c <HW_TS_Stop+0xf0>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	22ff      	movs	r2, #255	@ 0xff
 800271e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002720:	2003      	movs	r0, #3
 8002722:	f00d ff8c 	bl	801063e <HAL_NVIC_EnableIRQ>
 8002726:	697b      	ldr	r3, [r7, #20]
 8002728:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	f383 8810 	msr	PRIMASK, r3
}
 8002730:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002732:	bf00      	nop
}
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	200009d8 	.word	0x200009d8
 8002740:	200008f4 	.word	0x200008f4
 8002744:	20000984 	.word	0x20000984
 8002748:	40002800 	.word	0x40002800
 800274c:	58000800 	.word	0x58000800
 8002750:	20000985 	.word	0x20000985

08002754 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	6039      	str	r1, [r7, #0]
 800275e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002760:	79fa      	ldrb	r2, [r7, #7]
 8002762:	493b      	ldr	r1, [pc, #236]	@ (8002850 <HW_TS_Start+0xfc>)
 8002764:	4613      	mov	r3, r2
 8002766:	005b      	lsls	r3, r3, #1
 8002768:	4413      	add	r3, r2
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	440b      	add	r3, r1
 800276e:	330c      	adds	r3, #12
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	b2db      	uxtb	r3, r3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d103      	bne.n	8002780 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002778:	79fb      	ldrb	r3, [r7, #7]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff ff66 	bl	800264c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002780:	f3ef 8310 	mrs	r3, PRIMASK
 8002784:	60fb      	str	r3, [r7, #12]
  return(result);
 8002786:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002788:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800278a:	b672      	cpsid	i
}
 800278c:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800278e:	2003      	movs	r0, #3
 8002790:	f00d ff63 	bl	801065a <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002794:	4b2f      	ldr	r3, [pc, #188]	@ (8002854 <HW_TS_Start+0x100>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	22ca      	movs	r2, #202	@ 0xca
 800279a:	625a      	str	r2, [r3, #36]	@ 0x24
 800279c:	4b2d      	ldr	r3, [pc, #180]	@ (8002854 <HW_TS_Start+0x100>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2253      	movs	r2, #83	@ 0x53
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80027a4:	79fa      	ldrb	r2, [r7, #7]
 80027a6:	492a      	ldr	r1, [pc, #168]	@ (8002850 <HW_TS_Start+0xfc>)
 80027a8:	4613      	mov	r3, r2
 80027aa:	005b      	lsls	r3, r3, #1
 80027ac:	4413      	add	r3, r2
 80027ae:	00db      	lsls	r3, r3, #3
 80027b0:	440b      	add	r3, r1
 80027b2:	330c      	adds	r3, #12
 80027b4:	2202      	movs	r2, #2
 80027b6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80027b8:	79fa      	ldrb	r2, [r7, #7]
 80027ba:	4925      	ldr	r1, [pc, #148]	@ (8002850 <HW_TS_Start+0xfc>)
 80027bc:	4613      	mov	r3, r2
 80027be:	005b      	lsls	r3, r3, #1
 80027c0:	4413      	add	r3, r2
 80027c2:	00db      	lsls	r3, r3, #3
 80027c4:	440b      	add	r3, r1
 80027c6:	3308      	adds	r3, #8
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80027cc:	79fa      	ldrb	r2, [r7, #7]
 80027ce:	4920      	ldr	r1, [pc, #128]	@ (8002850 <HW_TS_Start+0xfc>)
 80027d0:	4613      	mov	r3, r2
 80027d2:	005b      	lsls	r3, r3, #1
 80027d4:	4413      	add	r3, r2
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	440b      	add	r3, r1
 80027da:	3304      	adds	r3, #4
 80027dc:	683a      	ldr	r2, [r7, #0]
 80027de:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	4618      	mov	r0, r3
 80027e4:	f7ff fab6 	bl	8001d54 <linkTimer>
 80027e8:	4603      	mov	r3, r0
 80027ea:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80027ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002858 <HW_TS_Start+0x104>)
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80027f2:	4b1a      	ldr	r3, [pc, #104]	@ (800285c <HW_TS_Start+0x108>)
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	7c7a      	ldrb	r2, [r7, #17]
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d002      	beq.n	8002804 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80027fe:	f7ff fc6f 	bl	80020e0 <RescheduleTimerList>
 8002802:	e013      	b.n	800282c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002804:	79fa      	ldrb	r2, [r7, #7]
 8002806:	4912      	ldr	r1, [pc, #72]	@ (8002850 <HW_TS_Start+0xfc>)
 8002808:	4613      	mov	r3, r2
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	4413      	add	r3, r2
 800280e:	00db      	lsls	r3, r3, #3
 8002810:	440b      	add	r3, r1
 8002812:	3308      	adds	r3, #8
 8002814:	6819      	ldr	r1, [r3, #0]
 8002816:	8a7b      	ldrh	r3, [r7, #18]
 8002818:	79fa      	ldrb	r2, [r7, #7]
 800281a:	1ac9      	subs	r1, r1, r3
 800281c:	480c      	ldr	r0, [pc, #48]	@ (8002850 <HW_TS_Start+0xfc>)
 800281e:	4613      	mov	r3, r2
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	4413      	add	r3, r2
 8002824:	00db      	lsls	r3, r3, #3
 8002826:	4403      	add	r3, r0
 8002828:	3308      	adds	r3, #8
 800282a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800282c:	4b09      	ldr	r3, [pc, #36]	@ (8002854 <HW_TS_Start+0x100>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	22ff      	movs	r2, #255	@ 0xff
 8002832:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002834:	2003      	movs	r0, #3
 8002836:	f00d ff02 	bl	801063e <HAL_NVIC_EnableIRQ>
 800283a:	697b      	ldr	r3, [r7, #20]
 800283c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	f383 8810 	msr	PRIMASK, r3
}
 8002844:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002846:	bf00      	nop
}
 8002848:	3718      	adds	r7, #24
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200008f4 	.word	0x200008f4
 8002854:	200009d8 	.word	0x200009d8
 8002858:	20000984 	.word	0x20000984
 800285c:	20000985 	.word	0x20000985

08002860 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	460b      	mov	r3, r1
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4798      	blx	r3

  return;
 8002872:	bf00      	nop
}
 8002874:	3710      	adds	r7, #16
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
	...

0800287c <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	60b9      	str	r1, [r7, #8]
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	4603      	mov	r3, r0
 8002888:	73fb      	strb	r3, [r7, #15]
 800288a:	4613      	mov	r3, r2
 800288c:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 800288e:	7bfb      	ldrb	r3, [r7, #15]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d10c      	bne.n	80028ae <HW_UART_Receive_IT+0x32>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_UART_RX_IT(huart1, USART1);
 8002894:	4a08      	ldr	r2, [pc, #32]	@ (80028b8 <HW_UART_Receive_IT+0x3c>)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	4b08      	ldr	r3, [pc, #32]	@ (80028bc <HW_UART_Receive_IT+0x40>)
 800289c:	4a08      	ldr	r2, [pc, #32]	@ (80028c0 <HW_UART_Receive_IT+0x44>)
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	89bb      	ldrh	r3, [r7, #12]
 80028a2:	461a      	mov	r2, r3
 80028a4:	68b9      	ldr	r1, [r7, #8]
 80028a6:	4805      	ldr	r0, [pc, #20]	@ (80028bc <HW_UART_Receive_IT+0x40>)
 80028a8:	f013 fd22 	bl	80162f0 <HAL_UART_Receive_IT>
            break;
 80028ac:	e000      	b.n	80028b0 <HW_UART_Receive_IT+0x34>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 80028ae:	bf00      	nop
    }

    return;
 80028b0:	bf00      	nop
}
 80028b2:	3710      	adds	r7, #16
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}
 80028b8:	20000994 	.word	0x20000994
 80028bc:	200009fc 	.word	0x200009fc
 80028c0:	40013800 	.word	0x40013800

080028c4 <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b086      	sub	sp, #24
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	60b9      	str	r1, [r7, #8]
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	4603      	mov	r3, r0
 80028d0:	73fb      	strb	r3, [r7, #15]
 80028d2:	4613      	mov	r3, r2
 80028d4:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80028d6:	2300      	movs	r3, #0
 80028d8:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80028da:	2300      	movs	r3, #0
 80028dc:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80028de:	7bfb      	ldrb	r3, [r7, #15]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d10e      	bne.n	8002902 <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 80028e4:	4a17      	ldr	r2, [pc, #92]	@ (8002944 <HW_UART_Transmit_DMA+0x80>)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80028ea:	4b17      	ldr	r3, [pc, #92]	@ (8002948 <HW_UART_Transmit_DMA+0x84>)
 80028ec:	4a17      	ldr	r2, [pc, #92]	@ (800294c <HW_UART_Transmit_DMA+0x88>)
 80028ee:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80028f0:	89bb      	ldrh	r3, [r7, #12]
 80028f2:	461a      	mov	r2, r3
 80028f4:	68b9      	ldr	r1, [r7, #8]
 80028f6:	4814      	ldr	r0, [pc, #80]	@ (8002948 <HW_UART_Transmit_DMA+0x84>)
 80028f8:	f013 fd46 	bl	8016388 <HAL_UART_Transmit_DMA>
 80028fc:	4603      	mov	r3, r0
 80028fe:	75fb      	strb	r3, [r7, #23]
            break;
 8002900:	e000      	b.n	8002904 <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002902:	bf00      	nop
    }

    switch (hal_status)
 8002904:	7dfb      	ldrb	r3, [r7, #23]
 8002906:	2b03      	cmp	r3, #3
 8002908:	d816      	bhi.n	8002938 <HW_UART_Transmit_DMA+0x74>
 800290a:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <HW_UART_Transmit_DMA+0x4c>)
 800290c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002910:	08002921 	.word	0x08002921
 8002914:	08002927 	.word	0x08002927
 8002918:	0800292d 	.word	0x0800292d
 800291c:	08002933 	.word	0x08002933
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 8002920:	2300      	movs	r3, #0
 8002922:	75bb      	strb	r3, [r7, #22]
            break;
 8002924:	e009      	b.n	800293a <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 8002926:	2301      	movs	r3, #1
 8002928:	75bb      	strb	r3, [r7, #22]
            break;
 800292a:	e006      	b.n	800293a <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 800292c:	2302      	movs	r3, #2
 800292e:	75bb      	strb	r3, [r7, #22]
            break;
 8002930:	e003      	b.n	800293a <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 8002932:	2303      	movs	r3, #3
 8002934:	75bb      	strb	r3, [r7, #22]
            break;
 8002936:	e000      	b.n	800293a <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002938:	bf00      	nop
    }

    return hw_status;
 800293a:	7dbb      	ldrb	r3, [r7, #22]
}
 800293c:	4618      	mov	r0, r3
 800293e:	3718      	adds	r7, #24
 8002940:	46bd      	mov	sp, r7
 8002942:	bd80      	pop	{r7, pc}
 8002944:	20000998 	.word	0x20000998
 8002948:	200009fc 	.word	0x200009fc
 800294c:	40013800 	.word	0x40013800

08002950 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	461a      	mov	r2, r3
 800295e:	4b09      	ldr	r3, [pc, #36]	@ (8002984 <HAL_UART_RxCpltCallback+0x34>)
 8002960:	429a      	cmp	r2, r3
 8002962:	d107      	bne.n	8002974 <HAL_UART_RxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1RxCb)
 8002964:	4b08      	ldr	r3, [pc, #32]	@ (8002988 <HAL_UART_RxCpltCallback+0x38>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d005      	beq.n	8002978 <HAL_UART_RxCpltCallback+0x28>
            {
                HW_huart1RxCb();
 800296c:	4b06      	ldr	r3, [pc, #24]	@ (8002988 <HAL_UART_RxCpltCallback+0x38>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4798      	blx	r3
            }
            break;
 8002972:	e001      	b.n	8002978 <HAL_UART_RxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 8002974:	bf00      	nop
 8002976:	e000      	b.n	800297a <HAL_UART_RxCpltCallback+0x2a>
            break;
 8002978:	bf00      	nop
    }

    return;
 800297a:	bf00      	nop
}
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	40013800 	.word	0x40013800
 8002988:	20000994 	.word	0x20000994

0800298c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b082      	sub	sp, #8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	461a      	mov	r2, r3
 800299a:	4b09      	ldr	r3, [pc, #36]	@ (80029c0 <HAL_UART_TxCpltCallback+0x34>)
 800299c:	429a      	cmp	r2, r3
 800299e:	d107      	bne.n	80029b0 <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 80029a0:	4b08      	ldr	r3, [pc, #32]	@ (80029c4 <HAL_UART_TxCpltCallback+0x38>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d005      	beq.n	80029b4 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 80029a8:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_UART_TxCpltCallback+0x38>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4798      	blx	r3
            }
            break;
 80029ae:	e001      	b.n	80029b4 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 80029b0:	bf00      	nop
 80029b2:	e000      	b.n	80029b6 <HAL_UART_TxCpltCallback+0x2a>
            break;
 80029b4:	bf00      	nop
    }

    return;
 80029b6:	bf00      	nop
}
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40013800 	.word	0x40013800
 80029c4:	20000998 	.word	0x20000998

080029c8 <LL_RCC_LSE_SetDriveCapability>:
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80029d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d8:	f023 0218 	bic.w	r2, r3, #24
 80029dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80029e8:	bf00      	nop
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <LL_AHB1_GRP1_EnableClock>:
{
 80029f4:	b480      	push	{r7}
 80029f6:	b085      	sub	sp, #20
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80029fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002a02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8002a0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4013      	ands	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a18:	68fb      	ldr	r3, [r7, #12]
}
 8002a1a:	bf00      	nop
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <LL_AHB2_GRP1_EnableClock>:
{
 8002a26:	b480      	push	{r7}
 8002a28:	b085      	sub	sp, #20
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a34:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a3e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a42:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	4013      	ands	r3, r2
 8002a48:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
}
 8002a4c:	bf00      	nop
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr

08002a58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a5c:	f00d fbfc 	bl	8010258 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002a60:	f7fe fc9e 	bl	80013a0 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a64:	f000 f812 	bl	8002a8c <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002a68:	f000 f87c 	bl	8002b64 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8002a6c:	f000 f89a 	bl	8002ba4 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a70:	f000 f93e 	bl	8002cf0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a74:	f000 f92a 	bl	8002ccc <MX_DMA_Init>
  MX_RTC_Init();
 8002a78:	f000 f8b0 	bl	8002bdc <MX_RTC_Init>
  MX_RF_Init();
 8002a7c:	f000 f8a6 	bl	8002bcc <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  
  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002a80:	f7fe fc9c 	bl	80013bc <MX_APPE_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002a84:	f7fe fefb 	bl	800187e <MX_APPE_Process>
 8002a88:	e7fc      	b.n	8002a84 <main+0x2c>
	...

08002a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b09a      	sub	sp, #104	@ 0x68
 8002a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a92:	f107 0320 	add.w	r3, r7, #32
 8002a96:	2248      	movs	r2, #72	@ 0x48
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f01a f9b0 	bl	801ce00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa0:	1d3b      	adds	r3, r7, #4
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	609a      	str	r2, [r3, #8]
 8002aaa:	60da      	str	r2, [r3, #12]
 8002aac:	611a      	str	r2, [r3, #16]
 8002aae:	615a      	str	r2, [r3, #20]
 8002ab0:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002ab2:	f00f fdcd 	bl	8012650 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002ab6:	2010      	movs	r0, #16
 8002ab8:	f7ff ff86 	bl	80029c8 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002abc:	4b28      	ldr	r3, [pc, #160]	@ (8002b60 <SystemClock_Config+0xd4>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ac4:	4a26      	ldr	r2, [pc, #152]	@ (8002b60 <SystemClock_Config+0xd4>)
 8002ac6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	4b24      	ldr	r3, [pc, #144]	@ (8002b60 <SystemClock_Config+0xd4>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ad4:	603b      	str	r3, [r7, #0]
 8002ad6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002ad8:	2307      	movs	r3, #7
 8002ada:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002adc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002ae6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002aec:	2340      	movs	r3, #64	@ 0x40
 8002aee:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af0:	2302      	movs	r3, #2
 8002af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002af4:	2303      	movs	r3, #3
 8002af6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV8;
 8002af8:	2370      	movs	r3, #112	@ 0x70
 8002afa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002afc:	2320      	movs	r3, #32
 8002afe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b06:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002b0a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b10:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b12:	f107 0320 	add.w	r3, r7, #32
 8002b16:	4618      	mov	r0, r3
 8002b18:	f010 f92e 	bl	8012d78 <HAL_RCC_OscConfig>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d001      	beq.n	8002b26 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002b22:	f000 fadd 	bl	80030e0 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002b26:	236f      	movs	r3, #111	@ 0x6f
 8002b28:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b32:	2300      	movs	r3, #0
 8002b34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 8002b3a:	2380      	movs	r3, #128	@ 0x80
 8002b3c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b42:	1d3b      	adds	r3, r7, #4
 8002b44:	2103      	movs	r1, #3
 8002b46:	4618      	mov	r0, r3
 8002b48:	f010 fc8a 	bl	8013460 <HAL_RCC_ClockConfig>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8002b52:	f000 fac5 	bl	80030e0 <Error_Handler>
  }
}
 8002b56:	bf00      	nop
 8002b58:	3768      	adds	r7, #104	@ 0x68
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	58000400 	.word	0x58000400

08002b64 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b094      	sub	sp, #80	@ 0x50
 8002b68:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b6a:	463b      	mov	r3, r7
 8002b6c:	2250      	movs	r2, #80	@ 0x50
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4618      	mov	r0, r3
 8002b72:	f01a f945 	bl	801ce00 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002b76:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002b7a:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002b7c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002b80:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002b82:	2300      	movs	r3, #0
 8002b84:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002b86:	2310      	movs	r3, #16
 8002b88:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b8a:	463b      	mov	r3, r7
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f011 fa92 	bl	80140b6 <HAL_RCCEx_PeriphCLKConfig>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002b98:	f000 faa2 	bl	80030e0 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002b9c:	bf00      	nop
 8002b9e:	3750      	adds	r7, #80	@ 0x50
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bd80      	pop	{r7, pc}

08002ba4 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002ba8:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <MX_IPCC_Init+0x20>)
 8002baa:	4a07      	ldr	r2, [pc, #28]	@ (8002bc8 <MX_IPCC_Init+0x24>)
 8002bac:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002bae:	4805      	ldr	r0, [pc, #20]	@ (8002bc4 <MX_IPCC_Init+0x20>)
 8002bb0:	f00f fcc8 	bl	8012544 <HAL_IPCC_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002bba:	f000 fa91 	bl	80030e0 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002bbe:	bf00      	nop
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	2000099c 	.word	0x2000099c
 8002bc8:	58000c00 	.word	0x58000c00

08002bcc <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr
	...

08002bdc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002be0:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002be2:	4a12      	ldr	r2, [pc, #72]	@ (8002c2c <MX_RTC_Init+0x50>)
 8002be4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002be6:	4b10      	ldr	r3, [pc, #64]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002be8:	2200      	movs	r2, #0
 8002bea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002bec:	4b0e      	ldr	r3, [pc, #56]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002bee:	220f      	movs	r2, #15
 8002bf0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002bf4:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002bf8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002bfa:	4b0b      	ldr	r3, [pc, #44]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002c00:	4b09      	ldr	r3, [pc, #36]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002c06:	4b08      	ldr	r3, [pc, #32]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002c0c:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002c0e:	2200      	movs	r2, #0
 8002c10:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002c12:	4805      	ldr	r0, [pc, #20]	@ (8002c28 <MX_RTC_Init+0x4c>)
 8002c14:	f012 fa9a 	bl	801514c <HAL_RTC_Init>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d001      	beq.n	8002c22 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002c1e:	f000 fa5f 	bl	80030e0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	200009d8 	.word	0x200009d8
 8002c2c:	40002800 	.word	0x40002800

08002c30 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c34:	4b23      	ldr	r3, [pc, #140]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c36:	4a24      	ldr	r2, [pc, #144]	@ (8002cc8 <MX_USART1_UART_Init+0x98>)
 8002c38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002c3a:	4b22      	ldr	r3, [pc, #136]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c3c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c42:	4b20      	ldr	r3, [pc, #128]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c44:	2200      	movs	r2, #0
 8002c46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c48:	4b1e      	ldr	r3, [pc, #120]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c4e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c56:	220c      	movs	r2, #12
 8002c58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002c60:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c62:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c66:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c68:	4b16      	ldr	r3, [pc, #88]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c6e:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c74:	4b13      	ldr	r3, [pc, #76]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c7a:	4812      	ldr	r0, [pc, #72]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c7c:	f013 fae8 	bl	8016250 <HAL_UART_Init>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d001      	beq.n	8002c8a <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002c86:	f000 fa2b 	bl	80030e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	480d      	ldr	r0, [pc, #52]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002c8e:	f015 fb48 	bl	8018322 <HAL_UARTEx_SetTxFifoThreshold>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002c98:	f000 fa22 	bl	80030e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c9c:	2100      	movs	r1, #0
 8002c9e:	4809      	ldr	r0, [pc, #36]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002ca0:	f015 fb7d 	bl	801839e <HAL_UARTEx_SetRxFifoThreshold>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002caa:	f000 fa19 	bl	80030e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002cae:	4805      	ldr	r0, [pc, #20]	@ (8002cc4 <MX_USART1_UART_Init+0x94>)
 8002cb0:	f015 fafe 	bl	80182b0 <HAL_UARTEx_DisableFifoMode>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002cba:	f000 fa11 	bl	80030e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200009fc 	.word	0x200009fc
 8002cc8:	40013800 	.word	0x40013800

08002ccc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002cd0:	2004      	movs	r0, #4
 8002cd2:	f7ff fe8f 	bl	80029f4 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002cd6:	2002      	movs	r0, #2
 8002cd8:	f7ff fe8c 	bl	80029f4 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	210f      	movs	r1, #15
 8002ce0:	203a      	movs	r0, #58	@ 0x3a
 8002ce2:	f00d fc92 	bl	801060a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002ce6:	203a      	movs	r0, #58	@ 0x3a
 8002ce8:	f00d fca9 	bl	801063e <HAL_NVIC_EnableIRQ>

}
 8002cec:	bf00      	nop
 8002cee:	bd80      	pop	{r7, pc}

08002cf0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf6:	1d3b      	adds	r3, r7, #4
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d04:	2001      	movs	r0, #1
 8002d06:	f7ff fe8e 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d0a:	2004      	movs	r0, #4
 8002d0c:	f7ff fe8b 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d10:	2002      	movs	r0, #2
 8002d12:	f7ff fe88 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d16:	2008      	movs	r0, #8
 8002d18:	f7ff fe85 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d1c:	2010      	movs	r0, #16
 8002d1e:	f7ff fe82 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d22:	2080      	movs	r0, #128	@ 0x80
 8002d24:	f7ff fe7f 	bl	8002a26 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	2103      	movs	r1, #3
 8002d2c:	48bd      	ldr	r0, [pc, #756]	@ (8003024 <MX_GPIO_Init+0x334>)
 8002d2e:	f00e fa9b 	bl	8011268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002d32:	2200      	movs	r2, #0
 8002d34:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002d38:	48bb      	ldr	r0, [pc, #748]	@ (8003028 <MX_GPIO_Init+0x338>)
 8002d3a:	f00e fa95 	bl	8011268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d44:	48b9      	ldr	r0, [pc, #740]	@ (800302c <MX_GPIO_Init+0x33c>)
 8002d46:	f00e fa8f 	bl	8011268 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	2104      	movs	r1, #4
 8002d4e:	48b8      	ldr	r0, [pc, #736]	@ (8003030 <MX_GPIO_Init+0x340>)
 8002d50:	f00e fa8a 	bl	8011268 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA0 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_0|GPIO_PIN_5;
 8002d54:	2325      	movs	r3, #37	@ 0x25
 8002d56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d60:	1d3b      	adds	r3, r7, #4
 8002d62:	4619      	mov	r1, r3
 8002d64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d68:	f00e f830 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002d6c:	233a      	movs	r3, #58	@ 0x3a
 8002d6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d70:	2303      	movs	r3, #3
 8002d72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d74:	2300      	movs	r3, #0
 8002d76:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d78:	1d3b      	adds	r3, r7, #4
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	48aa      	ldr	r0, [pc, #680]	@ (8003028 <MX_GPIO_Init+0x338>)
 8002d7e:	f00e f825 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002d82:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002d86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d90:	1d3b      	adds	r3, r7, #4
 8002d92:	4619      	mov	r1, r3
 8002d94:	48a4      	ldr	r0, [pc, #656]	@ (8003028 <MX_GPIO_Init+0x338>)
 8002d96:	f00e f819 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002d9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da0:	2302      	movs	r3, #2
 8002da2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da4:	2300      	movs	r3, #0
 8002da6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da8:	2300      	movs	r3, #0
 8002daa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002dac:	230a      	movs	r3, #10
 8002dae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002db0:	1d3b      	adds	r3, r7, #4
 8002db2:	4619      	mov	r1, r3
 8002db4:	489f      	ldr	r0, [pc, #636]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002db6:	f00e f809 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002dca:	2308      	movs	r3, #8
 8002dcc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002dce:	1d3b      	adds	r3, r7, #4
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	4895      	ldr	r0, [pc, #596]	@ (8003028 <MX_GPIO_Init+0x338>)
 8002dd4:	f00d fffa 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002dd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ddc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dde:	2312      	movs	r3, #18
 8002de0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002de6:	2300      	movs	r3, #0
 8002de8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dea:	2304      	movs	r3, #4
 8002dec:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	4619      	mov	r1, r3
 8002df2:	4890      	ldr	r0, [pc, #576]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002df4:	f00d ffea 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002df8:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002dfc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002e0a:	2308      	movs	r3, #8
 8002e0c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e0e:	1d3b      	adds	r3, r7, #4
 8002e10:	4619      	mov	r1, r3
 8002e12:	4888      	ldr	r0, [pc, #544]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002e14:	f00d ffda 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002e18:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e1c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e1e:	2302      	movs	r3, #2
 8002e20:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e22:	2300      	movs	r3, #0
 8002e24:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e26:	2300      	movs	r3, #0
 8002e28:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2e:	1d3b      	adds	r3, r7, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e36:	f00d ffc9 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e3e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e40:	2312      	movs	r3, #18
 8002e42:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002e4c:	2304      	movs	r3, #4
 8002e4e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e50:	1d3b      	adds	r3, r7, #4
 8002e52:	4619      	mov	r1, r3
 8002e54:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e58:	f00d ffb8 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002e5c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002e60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002e6e:	230a      	movs	r3, #10
 8002e70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e72:	1d3b      	adds	r3, r7, #4
 8002e74:	4619      	mov	r1, r3
 8002e76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e7a:	f00d ffa7 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e82:	2302      	movs	r3, #2
 8002e84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e8e:	2305      	movs	r3, #5
 8002e90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e92:	1d3b      	adds	r3, r7, #4
 8002e94:	4619      	mov	r1, r3
 8002e96:	4865      	ldr	r0, [pc, #404]	@ (800302c <MX_GPIO_Init+0x33c>)
 8002e98:	f00d ff98 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G4_IO1_Pin TSC_G4_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G4_IO1_Pin|TSC_G4_IO2_Pin;
 8002e9c:	23c0      	movs	r3, #192	@ 0xc0
 8002e9e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002eac:	2309      	movs	r3, #9
 8002eae:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002eb0:	1d3b      	adds	r3, r7, #4
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	485c      	ldr	r0, [pc, #368]	@ (8003028 <MX_GPIO_Init+0x338>)
 8002eb6:	f00d ff89 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002eba:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec0:	2302      	movs	r3, #2
 8002ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ecc:	2305      	movs	r3, #5
 8002ece:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed0:	1d3b      	adds	r3, r7, #4
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	4857      	ldr	r0, [pc, #348]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002ed6:	f00d ff79 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002eda:	2312      	movs	r3, #18
 8002edc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ee6:	1d3b      	adds	r3, r7, #4
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4851      	ldr	r0, [pc, #324]	@ (8003030 <MX_GPIO_Init+0x340>)
 8002eec:	f00d ff6e 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ef0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ef4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	2300      	movs	r3, #0
 8002f00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002f02:	2301      	movs	r3, #1
 8002f04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f06:	1d3b      	adds	r3, r7, #4
 8002f08:	4619      	mov	r1, r3
 8002f0a:	484a      	ldr	r0, [pc, #296]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002f0c:	f00d ff5e 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f10:	2304      	movs	r3, #4
 8002f12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f14:	2300      	movs	r3, #0
 8002f16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f1c:	1d3b      	adds	r3, r7, #4
 8002f1e:	4619      	mov	r1, r3
 8002f20:	4844      	ldr	r0, [pc, #272]	@ (8003034 <MX_GPIO_Init+0x344>)
 8002f22:	f00d ff53 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002f26:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002f2a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f30:	2300      	movs	r3, #0
 8002f32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f34:	2300      	movs	r3, #0
 8002f36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3c:	1d3b      	adds	r3, r7, #4
 8002f3e:	4619      	mov	r1, r3
 8002f40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f44:	f00d ff42 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002f48:	2340      	movs	r3, #64	@ 0x40
 8002f4a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4c:	2302      	movs	r3, #2
 8002f4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f50:	2300      	movs	r3, #0
 8002f52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f54:	2300      	movs	r3, #0
 8002f56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002f58:	2308      	movs	r3, #8
 8002f5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5c:	1d3b      	adds	r3, r7, #4
 8002f5e:	4619      	mov	r1, r3
 8002f60:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f64:	f00d ff32 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002f68:	2308      	movs	r3, #8
 8002f6a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f74:	2300      	movs	r3, #0
 8002f76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002f78:	230a      	movs	r3, #10
 8002f7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002f7c:	1d3b      	adds	r3, r7, #4
 8002f7e:	4619      	mov	r1, r3
 8002f80:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f84:	f00d ff22 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f90:	2300      	movs	r3, #0
 8002f92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f94:	2300      	movs	r3, #0
 8002f96:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002f98:	1d3b      	adds	r3, r7, #4
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	4821      	ldr	r0, [pc, #132]	@ (8003024 <MX_GPIO_Init+0x334>)
 8002f9e:	f00d ff15 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002fa2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002fa6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fac:	2300      	movs	r3, #0
 8002fae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fb8:	1d3b      	adds	r3, r7, #4
 8002fba:	4619      	mov	r1, r3
 8002fbc:	481b      	ldr	r0, [pc, #108]	@ (800302c <MX_GPIO_Init+0x33c>)
 8002fbe:	f00d ff05 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002fc2:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002fc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fd0:	1d3b      	adds	r3, r7, #4
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4815      	ldr	r0, [pc, #84]	@ (800302c <MX_GPIO_Init+0x33c>)
 8002fd6:	f00d fef9 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002fda:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002fde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002fe0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002fe4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	4619      	mov	r1, r3
 8002fee:	480f      	ldr	r0, [pc, #60]	@ (800302c <MX_GPIO_Init+0x33c>)
 8002ff0:	f00d feec 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002ff4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002ff8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003002:	2300      	movs	r3, #0
 8003004:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003006:	1d3b      	adds	r3, r7, #4
 8003008:	4619      	mov	r1, r3
 800300a:	4807      	ldr	r0, [pc, #28]	@ (8003028 <MX_GPIO_Init+0x338>)
 800300c:	f00d fede 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8003010:	2368      	movs	r3, #104	@ 0x68
 8003012:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003014:	2302      	movs	r3, #2
 8003016:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800301c:	2300      	movs	r3, #0
 800301e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003020:	230a      	movs	r3, #10
 8003022:	e009      	b.n	8003038 <MX_GPIO_Init+0x348>
 8003024:	48001c00 	.word	0x48001c00
 8003028:	48000800 	.word	0x48000800
 800302c:	48000c00 	.word	0x48000c00
 8003030:	48001000 	.word	0x48001000
 8003034:	48000400 	.word	0x48000400
 8003038:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800303a:	1d3b      	adds	r3, r7, #4
 800303c:	4619      	mov	r1, r3
 800303e:	4826      	ldr	r0, [pc, #152]	@ (80030d8 <MX_GPIO_Init+0x3e8>)
 8003040:	f00d fec4 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003044:	2308      	movs	r3, #8
 8003046:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003048:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800304c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003052:	1d3b      	adds	r3, r7, #4
 8003054:	4619      	mov	r1, r3
 8003056:	4821      	ldr	r0, [pc, #132]	@ (80030dc <MX_GPIO_Init+0x3ec>)
 8003058:	f00d feb8 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800305c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003060:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003062:	2301      	movs	r3, #1
 8003064:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003066:	2300      	movs	r3, #0
 8003068:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800306e:	1d3b      	adds	r3, r7, #4
 8003070:	4619      	mov	r1, r3
 8003072:	4819      	ldr	r0, [pc, #100]	@ (80030d8 <MX_GPIO_Init+0x3e8>)
 8003074:	f00d feaa 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8003078:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800307c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800307e:	2302      	movs	r3, #2
 8003080:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 800308a:	2309      	movs	r3, #9
 800308c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800308e:	1d3b      	adds	r3, r7, #4
 8003090:	4619      	mov	r1, r3
 8003092:	4811      	ldr	r0, [pc, #68]	@ (80030d8 <MX_GPIO_Init+0x3e8>)
 8003094:	f00d fe9a 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8003098:	2304      	movs	r3, #4
 800309a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800309c:	2301      	movs	r3, #1
 800309e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a0:	2300      	movs	r3, #0
 80030a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a4:	2300      	movs	r3, #0
 80030a6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 80030a8:	1d3b      	adds	r3, r7, #4
 80030aa:	4619      	mov	r1, r3
 80030ac:	480b      	ldr	r0, [pc, #44]	@ (80030dc <MX_GPIO_Init+0x3ec>)
 80030ae:	f00d fe8d 	bl	8010dcc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030b2:	2301      	movs	r3, #1
 80030b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030b6:	2302      	movs	r3, #2
 80030b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030be:	2300      	movs	r3, #0
 80030c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 80030c2:	230e      	movs	r3, #14
 80030c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80030c6:	1d3b      	adds	r3, r7, #4
 80030c8:	4619      	mov	r1, r3
 80030ca:	4804      	ldr	r0, [pc, #16]	@ (80030dc <MX_GPIO_Init+0x3ec>)
 80030cc:	f00d fe7e 	bl	8010dcc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80030d0:	bf00      	nop
 80030d2:	3718      	adds	r7, #24
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	48000c00 	.word	0x48000c00
 80030dc:	48001000 	.word	0x48001000

080030e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80030e4:	b672      	cpsid	i
}
 80030e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030e8:	bf00      	nop
 80030ea:	e7fd      	b.n	80030e8 <Error_Handler+0x8>

080030ec <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80030ec:	b480      	push	{r7}
 80030ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80030f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003100:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr

0800310e <LL_AHB2_GRP1_EnableClock>:
{
 800310e:	b480      	push	{r7}
 8003110:	b085      	sub	sp, #20
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003116:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800311a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800311c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4313      	orrs	r3, r2
 8003124:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003126:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800312a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4013      	ands	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003132:	68fb      	ldr	r3, [r7, #12]
}
 8003134:	bf00      	nop
 8003136:	3714      	adds	r7, #20
 8003138:	46bd      	mov	sp, r7
 800313a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313e:	4770      	bx	lr

08003140 <LL_AHB3_GRP1_EnableClock>:
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003148:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800314c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800314e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4313      	orrs	r3, r2
 8003156:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003158:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800315c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4013      	ands	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003164:	68fb      	ldr	r3, [r7, #12]
}
 8003166:	bf00      	nop
 8003168:	3714      	adds	r7, #20
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr

08003172 <LL_APB1_GRP1_EnableClock>:
{
 8003172:	b480      	push	{r7}
 8003174:	b085      	sub	sp, #20
 8003176:	af00      	add	r7, sp, #0
 8003178:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800317a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800317e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003180:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4313      	orrs	r3, r2
 8003188:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800318a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800318e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4013      	ands	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003196:	68fb      	ldr	r3, [r7, #12]
}
 8003198:	bf00      	nop
 800319a:	3714      	adds	r7, #20
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <LL_APB2_GRP1_EnableClock>:
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80031ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031b0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4313      	orrs	r3, r2
 80031ba:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80031bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4013      	ands	r3, r2
 80031c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80031c8:	68fb      	ldr	r3, [r7, #12]
}
 80031ca:	bf00      	nop
 80031cc:	3714      	adds	r7, #20
 80031ce:	46bd      	mov	sp, r7
 80031d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d4:	4770      	bx	lr

080031d6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80031da:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80031de:	f7ff ffaf 	bl	8003140 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	202e      	movs	r0, #46	@ 0x2e
 80031e8:	f00d fa0f 	bl	801060a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 80031ec:	202e      	movs	r0, #46	@ 0x2e
 80031ee:	f00d fa26 	bl	801063e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
	...

080031f8 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a05      	ldr	r2, [pc, #20]	@ (800321c <HAL_IPCC_MspInit+0x24>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d103      	bne.n	8003212 <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800320a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800320e:	f7ff ff97 	bl	8003140 <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003212:	bf00      	nop
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	58000c00 	.word	0x58000c00

08003220 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	b096      	sub	sp, #88	@ 0x58
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003228:	f107 0308 	add.w	r3, r7, #8
 800322c:	2250      	movs	r2, #80	@ 0x50
 800322e:	2100      	movs	r1, #0
 8003230:	4618      	mov	r0, r3
 8003232:	f019 fde5 	bl	801ce00 <memset>
  if(hrtc->Instance==RTC)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a0e      	ldr	r2, [pc, #56]	@ (8003274 <HAL_RTC_MspInit+0x54>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d115      	bne.n	800326c <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003240:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003244:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003246:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800324a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800324c:	f107 0308 	add.w	r3, r7, #8
 8003250:	4618      	mov	r0, r3
 8003252:	f010 ff30 	bl	80140b6 <HAL_RCCEx_PeriphCLKConfig>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800325c:	f7ff ff40 	bl	80030e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003260:	f7ff ff44 	bl	80030ec <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003264:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003268:	f7ff ff83 	bl	8003172 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800326c:	bf00      	nop
 800326e:	3758      	adds	r7, #88	@ 0x58
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	40002800 	.word	0x40002800

08003278 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b09c      	sub	sp, #112	@ 0x70
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003280:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003284:	2200      	movs	r2, #0
 8003286:	601a      	str	r2, [r3, #0]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	609a      	str	r2, [r3, #8]
 800328c:	60da      	str	r2, [r3, #12]
 800328e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003290:	f107 030c 	add.w	r3, r7, #12
 8003294:	2250      	movs	r2, #80	@ 0x50
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f019 fdb1 	bl	801ce00 <memset>
  if(huart->Instance==USART1)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a2e      	ldr	r2, [pc, #184]	@ (800335c <HAL_UART_MspInit+0xe4>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d155      	bne.n	8003354 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80032a8:	2301      	movs	r3, #1
 80032aa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80032ac:	2300      	movs	r3, #0
 80032ae:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032b0:	f107 030c 	add.w	r3, r7, #12
 80032b4:	4618      	mov	r0, r3
 80032b6:	f010 fefe 	bl	80140b6 <HAL_RCCEx_PeriphCLKConfig>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80032c0:	f7ff ff0e 	bl	80030e0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80032c4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80032c8:	f7ff ff6c 	bl	80031a4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032cc:	2002      	movs	r0, #2
 80032ce:	f7ff ff1e 	bl	800310e <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 80032d2:	23c0      	movs	r3, #192	@ 0xc0
 80032d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032d6:	2302      	movs	r3, #2
 80032d8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032da:	2301      	movs	r3, #1
 80032dc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032de:	2303      	movs	r3, #3
 80032e0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032e2:	2307      	movs	r3, #7
 80032e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032e6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80032ea:	4619      	mov	r1, r3
 80032ec:	481c      	ldr	r0, [pc, #112]	@ (8003360 <HAL_UART_MspInit+0xe8>)
 80032ee:	f00d fd6d 	bl	8010dcc <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 80032f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003364 <HAL_UART_MspInit+0xec>)
 80032f4:	4a1c      	ldr	r2, [pc, #112]	@ (8003368 <HAL_UART_MspInit+0xf0>)
 80032f6:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80032f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003364 <HAL_UART_MspInit+0xec>)
 80032fa:	220f      	movs	r2, #15
 80032fc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80032fe:	4b19      	ldr	r3, [pc, #100]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003300:	2210      	movs	r2, #16
 8003302:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003304:	4b17      	ldr	r3, [pc, #92]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003306:	2200      	movs	r2, #0
 8003308:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800330a:	4b16      	ldr	r3, [pc, #88]	@ (8003364 <HAL_UART_MspInit+0xec>)
 800330c:	2280      	movs	r2, #128	@ 0x80
 800330e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003310:	4b14      	ldr	r3, [pc, #80]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003312:	2200      	movs	r2, #0
 8003314:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003316:	4b13      	ldr	r3, [pc, #76]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003318:	2200      	movs	r2, #0
 800331a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800331c:	4b11      	ldr	r3, [pc, #68]	@ (8003364 <HAL_UART_MspInit+0xec>)
 800331e:	2200      	movs	r2, #0
 8003320:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003322:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003324:	2200      	movs	r2, #0
 8003326:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003328:	480e      	ldr	r0, [pc, #56]	@ (8003364 <HAL_UART_MspInit+0xec>)
 800332a:	f00d f9cd 	bl	80106c8 <HAL_DMA_Init>
 800332e:	4603      	mov	r3, r0
 8003330:	2b00      	cmp	r3, #0
 8003332:	d001      	beq.n	8003338 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003334:	f7ff fed4 	bl	80030e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a0a      	ldr	r2, [pc, #40]	@ (8003364 <HAL_UART_MspInit+0xec>)
 800333c:	67da      	str	r2, [r3, #124]	@ 0x7c
 800333e:	4a09      	ldr	r2, [pc, #36]	@ (8003364 <HAL_UART_MspInit+0xec>)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003344:	2200      	movs	r2, #0
 8003346:	2100      	movs	r1, #0
 8003348:	2024      	movs	r0, #36	@ 0x24
 800334a:	f00d f95e 	bl	801060a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800334e:	2024      	movs	r0, #36	@ 0x24
 8003350:	f00d f975 	bl	801063e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003354:	bf00      	nop
 8003356:	3770      	adds	r7, #112	@ 0x70
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	40013800 	.word	0x40013800
 8003360:	48000400 	.word	0x48000400
 8003364:	20000a90 	.word	0x20000a90
 8003368:	40020444 	.word	0x40020444

0800336c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800336c:	b480      	push	{r7}
 800336e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003370:	bf00      	nop
 8003372:	e7fd      	b.n	8003370 <NMI_Handler+0x4>

08003374 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003378:	bf00      	nop
 800337a:	e7fd      	b.n	8003378 <HardFault_Handler+0x4>

0800337c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003380:	bf00      	nop
 8003382:	e7fd      	b.n	8003380 <MemManage_Handler+0x4>

08003384 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003384:	b480      	push	{r7}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003388:	bf00      	nop
 800338a:	e7fd      	b.n	8003388 <BusFault_Handler+0x4>

0800338c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800338c:	b480      	push	{r7}
 800338e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003390:	bf00      	nop
 8003392:	e7fd      	b.n	8003390 <UsageFault_Handler+0x4>

08003394 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003394:	b480      	push	{r7}
 8003396:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	46bd      	mov	sp, r7
 800339c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a0:	4770      	bx	lr

080033a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033a2:	b480      	push	{r7}
 80033a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033b4:	bf00      	nop
 80033b6:	46bd      	mov	sp, r7
 80033b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033bc:	4770      	bx	lr

080033be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033be:	b580      	push	{r7, lr}
 80033c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c2:	f00c ffa3 	bl	801030c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c6:	bf00      	nop
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033d0:	4802      	ldr	r0, [pc, #8]	@ (80033dc <USART1_IRQHandler+0x10>)
 80033d2:	f013 f859 	bl	8016488 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033d6:	bf00      	nop
 80033d8:	bd80      	pop	{r7, pc}
 80033da:	bf00      	nop
 80033dc:	200009fc 	.word	0x200009fc

080033e0 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 80033e4:	f00d ff70 	bl	80112c8 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 80033e8:	bf00      	nop
 80033ea:	bd80      	pop	{r7, pc}

080033ec <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80033f0:	4802      	ldr	r0, [pc, #8]	@ (80033fc <DMA2_Channel4_IRQHandler+0x10>)
 80033f2:	f00d fb4a 	bl	8010a8a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000a90 	.word	0x20000a90

08003400 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003404:	f007 f806 	bl	800a414 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003408:	bf00      	nop
 800340a:	bd80      	pop	{r7, pc}

0800340c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003410:	f007 f836 	bl	800a480 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003414:	bf00      	nop
 8003416:	bd80      	pop	{r7, pc}

08003418 <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800341c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003420:	f00d ff3a 	bl	8011298 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003424:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003428:	f00d ff36 	bl	8011298 <HAL_GPIO_EXTI_IRQHandler>
}
 800342c:	bf00      	nop
 800342e:	bd80      	pop	{r7, pc}

08003430 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 8003434:	f00a ff20 	bl	800e278 <BSP_PWM_LED_IRQHandler>
}
 8003438:	bf00      	nop
 800343a:	bd80      	pop	{r7, pc}

0800343c <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 8003440:	f7fe fee8 	bl	8002214 <HW_TS_RTC_Wakeup_Handler>
}
 8003444:	bf00      	nop
 8003446:	bd80      	pop	{r7, pc}

08003448 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  return 1;
 800344c:	2301      	movs	r3, #1
}
 800344e:	4618      	mov	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <_kill>:

int _kill(int pid, int sig)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003462:	f019 fd1f 	bl	801cea4 <__errno>
 8003466:	4603      	mov	r3, r0
 8003468:	2216      	movs	r2, #22
 800346a:	601a      	str	r2, [r3, #0]
  return -1;
 800346c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8003470:	4618      	mov	r0, r3
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}

08003478 <_exit>:

void _exit (int status)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003480:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7ff ffe7 	bl	8003458 <_kill>
  while (1) {}    /* Make sure we hang here */
 800348a:	bf00      	nop
 800348c:	e7fd      	b.n	800348a <_exit+0x12>

0800348e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800349a:	2300      	movs	r3, #0
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	e00a      	b.n	80034b6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80034a0:	f3af 8000 	nop.w
 80034a4:	4601      	mov	r1, r0
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	60ba      	str	r2, [r7, #8]
 80034ac:	b2ca      	uxtb	r2, r1
 80034ae:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034b0:	697b      	ldr	r3, [r7, #20]
 80034b2:	3301      	adds	r3, #1
 80034b4:	617b      	str	r3, [r7, #20]
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	dbf0      	blt.n	80034a0 <_read+0x12>
  }

  return len;
 80034be:	687b      	ldr	r3, [r7, #4]
}
 80034c0:	4618      	mov	r0, r3
 80034c2:	3718      	adds	r7, #24
 80034c4:	46bd      	mov	sp, r7
 80034c6:	bd80      	pop	{r7, pc}

080034c8 <_close>:
  }
  return len;
}

int _close(int file)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034f0:	605a      	str	r2, [r3, #4]
  return 0;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	370c      	adds	r7, #12
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <_isatty>:

int _isatty(int file)
{
 8003500:	b480      	push	{r7}
 8003502:	b083      	sub	sp, #12
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003508:	2301      	movs	r3, #1
}
 800350a:	4618      	mov	r0, r3
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003514:	4770      	bx	lr

08003516 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003516:	b480      	push	{r7}
 8003518:	b085      	sub	sp, #20
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003522:	2300      	movs	r3, #0
}
 8003524:	4618      	mov	r0, r3
 8003526:	3714      	adds	r7, #20
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr

08003530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003538:	4a14      	ldr	r2, [pc, #80]	@ (800358c <_sbrk+0x5c>)
 800353a:	4b15      	ldr	r3, [pc, #84]	@ (8003590 <_sbrk+0x60>)
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003544:	4b13      	ldr	r3, [pc, #76]	@ (8003594 <_sbrk+0x64>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d102      	bne.n	8003552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800354c:	4b11      	ldr	r3, [pc, #68]	@ (8003594 <_sbrk+0x64>)
 800354e:	4a12      	ldr	r2, [pc, #72]	@ (8003598 <_sbrk+0x68>)
 8003550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003552:	4b10      	ldr	r3, [pc, #64]	@ (8003594 <_sbrk+0x64>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4413      	add	r3, r2
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	429a      	cmp	r2, r3
 800355e:	d207      	bcs.n	8003570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003560:	f019 fca0 	bl	801cea4 <__errno>
 8003564:	4603      	mov	r3, r0
 8003566:	220c      	movs	r2, #12
 8003568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800356a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800356e:	e009      	b.n	8003584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003570:	4b08      	ldr	r3, [pc, #32]	@ (8003594 <_sbrk+0x64>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003576:	4b07      	ldr	r3, [pc, #28]	@ (8003594 <_sbrk+0x64>)
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4413      	add	r3, r2
 800357e:	4a05      	ldr	r2, [pc, #20]	@ (8003594 <_sbrk+0x64>)
 8003580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003582:	68fb      	ldr	r3, [r7, #12]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20030000 	.word	0x20030000
 8003590:	00001000 	.word	0x00001000
 8003594:	20000af0 	.word	0x20000af0
 8003598:	20002f10 	.word	0x20002f10

0800359c <VL53L0X_GetDeviceInfo>:

}

VL53L0X_Error VL53L0X_GetDeviceInfo(VL53L0X_DEV Dev,
	VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 80035aa:	6839      	ldr	r1, [r7, #0]
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f004 fdc1 	bl	8008134 <VL53L0X_get_device_info>
 80035b2:	4603      	mov	r3, r0
 80035b4:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 80035b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3710      	adds	r7, #16
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b084      	sub	sp, #16
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
 80035ca:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80035cc:	2300      	movs	r3, #0
 80035ce:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 80035d0:	6839      	ldr	r1, [r7, #0]
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f001 fc43 	bl	8004e5e <VL53L0X_get_offset_calibration_data_micro_meter>
 80035d8:	4603      	mov	r3, r0
 80035da:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 80035dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3710      	adds	r7, #16
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 80035e8:	b5b0      	push	{r4, r5, r7, lr}
 80035ea:	b094      	sub	sp, #80	@ 0x50
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80035f0:	2300      	movs	r3, #0
 80035f2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 80035f6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d107      	bne.n	800360e <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 80035fe:	2200      	movs	r2, #0
 8003600:	2188      	movs	r1, #136	@ 0x88
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f004 ff54 	bl	80084b0 <VL53L0X_WrByte>
 8003608:	4603      	mov	r3, r0
 800360a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800361c:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8003626:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a71      	ldr	r2, [pc, #452]	@ (80037f4 <VL53L0X_DataInit+0x20c>)
 800362e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a70      	ldr	r2, [pc, #448]	@ (80037f8 <VL53L0X_DataInit+0x210>)
 8003636:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2200      	movs	r2, #0
 800363e:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 8003640:	f107 0308 	add.w	r3, r7, #8
 8003644:	4619      	mov	r1, r3
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 fa58 	bl	8003afc <VL53L0X_GetDeviceParameters>
 800364c:	4603      	mov	r3, r0
 800364e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (Status == VL53L0X_ERROR_NONE) {
 8003652:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003656:	2b00      	cmp	r3, #0
 8003658:	d112      	bne.n	8003680 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800365a:	2300      	movs	r3, #0
 800365c:	723b      	strb	r3, [r7, #8]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800365e:	2300      	movs	r3, #0
 8003660:	727b      	strb	r3, [r7, #9]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	f103 0410 	add.w	r4, r3, #16
 8003668:	f107 0508 	add.w	r5, r7, #8
 800366c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800366e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003678:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800367c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2264      	movs	r2, #100	@ 0x64
 8003684:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800368e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003698:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 80036a2:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80036ae:	2300      	movs	r3, #0
 80036b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036b2:	e014      	b.n	80036de <VL53L0X_DataInit+0xf6>
		if (Status == VL53L0X_ERROR_NONE)
 80036b4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d114      	bne.n	80036e6 <VL53L0X_DataInit+0xfe>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 80036bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036be:	b29b      	uxth	r3, r3
 80036c0:	2201      	movs	r2, #1
 80036c2:	4619      	mov	r1, r3
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f000 fd63 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 80036ca:	4603      	mov	r3, r0
 80036cc:	461a      	mov	r2, r3
 80036ce:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 80036d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036da:	3301      	adds	r3, #1
 80036dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80036de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80036e0:	2b05      	cmp	r3, #5
 80036e2:	dde7      	ble.n	80036b4 <VL53L0X_DataInit+0xcc>
 80036e4:	e000      	b.n	80036e8 <VL53L0X_DataInit+0x100>
		else
			break;
 80036e6:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 80036e8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d107      	bne.n	8003700 <VL53L0X_DataInit+0x118>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 80036f0:	2200      	movs	r2, #0
 80036f2:	2102      	movs	r1, #2
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f000 fd4b 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 80036fa:	4603      	mov	r3, r0
 80036fc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003700:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003704:	2b00      	cmp	r3, #0
 8003706:	d107      	bne.n	8003718 <VL53L0X_DataInit+0x130>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003708:	2200      	movs	r2, #0
 800370a:	2103      	movs	r1, #3
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 fd3f 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 8003712:	4603      	mov	r3, r0
 8003714:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003718:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800371c:	2b00      	cmp	r3, #0
 800371e:	d107      	bne.n	8003730 <VL53L0X_DataInit+0x148>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003720:	2200      	movs	r2, #0
 8003722:	2104      	movs	r1, #4
 8003724:	6878      	ldr	r0, [r7, #4]
 8003726:	f000 fd33 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 800372a:	4603      	mov	r3, r0
 800372c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 8003730:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003734:	2b00      	cmp	r3, #0
 8003736:	d107      	bne.n	8003748 <VL53L0X_DataInit+0x160>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 8003738:	2200      	movs	r2, #0
 800373a:	2105      	movs	r1, #5
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f000 fd27 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 8003742:	4603      	mov	r3, r0
 8003744:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 8003748:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800374c:	2b00      	cmp	r3, #0
 800374e:	d108      	bne.n	8003762 <VL53L0X_DataInit+0x17a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003750:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8003754:	2100      	movs	r1, #0
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f000 fdca 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 800375c:	4603      	mov	r3, r0
 800375e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003762:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003766:	2b00      	cmp	r3, #0
 8003768:	d108      	bne.n	800377c <VL53L0X_DataInit+0x194>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800376a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800376e:	2101      	movs	r1, #1
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fdbd 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 8003776:	4603      	mov	r3, r0
 8003778:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800377c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8003780:	2b00      	cmp	r3, #0
 8003782:	d108      	bne.n	8003796 <VL53L0X_DataInit+0x1ae>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 8003784:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 8003788:	2102      	movs	r1, #2
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fdb0 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 8003790:	4603      	mov	r3, r0
 8003792:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003796:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800379a:	2b00      	cmp	r3, #0
 800379c:	d107      	bne.n	80037ae <VL53L0X_DataInit+0x1c6>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800379e:	2200      	movs	r2, #0
 80037a0:	2103      	movs	r1, #3
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 fda4 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 80037a8:	4603      	mov	r3, r0
 80037aa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80037ae:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10f      	bne.n	80037d6 <VL53L0X_DataInit+0x1ee>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	22ff      	movs	r2, #255	@ 0xff
 80037ba:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 80037be:	22ff      	movs	r2, #255	@ 0xff
 80037c0:	2101      	movs	r1, #1
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f004 fe74 	bl	80084b0 <VL53L0X_WrByte>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2201      	movs	r2, #1
 80037d2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 80037d6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d103      	bne.n	80037e6 <VL53L0X_DataInit+0x1fe>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 80037e6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3750      	adds	r7, #80	@ 0x50
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bdb0      	pop	{r4, r5, r7, pc}
 80037f2:	bf00      	nop
 80037f4:	00016b85 	.word	0x00016b85
 80037f8:	000970a4 	.word	0x000970a4

080037fc <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 80037fc:	b5b0      	push	{r4, r5, r7, lr}
 80037fe:	b09e      	sub	sp, #120	@ 0x78
 8003800:	af02      	add	r7, sp, #8
 8003802:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003804:	2300      	movs	r3, #0
 8003806:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800380a:	f107 031c 	add.w	r3, r7, #28
 800380e:	2240      	movs	r2, #64	@ 0x40
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f019 faf4 	bl	801ce00 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 8003818:	2300      	movs	r3, #0
 800381a:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800381c:	2300      	movs	r3, #0
 800381e:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 8003820:	2300      	movs	r3, #0
 8003822:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	uint32_t count = 0;
 8003826:	2300      	movs	r3, #0
 8003828:	663b      	str	r3, [r7, #96]	@ 0x60
	uint8_t isApertureSpads = 0;
 800382a:	2300      	movs	r3, #0
 800382c:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800382e:	2300      	movs	r3, #0
 8003830:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t vcselPulsePeriodPCLK;
	FixPoint1616_t seqTimeoutMilliSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 8003838:	2101      	movs	r1, #1
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f002 fa62 	bl	8005d04 <VL53L0X_get_info_from_device>
 8003840:	4603      	mov	r3, r0
 8003842:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800384c:	663b      	str	r3, [r7, #96]	@ 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8003854:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 8003858:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800385c:	2b01      	cmp	r3, #1
 800385e:	d80d      	bhi.n	800387c <VL53L0X_StaticInit+0x80>
 8003860:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003864:	2b01      	cmp	r3, #1
 8003866:	d102      	bne.n	800386e <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 8003868:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800386a:	2b20      	cmp	r3, #32
 800386c:	d806      	bhi.n	800387c <VL53L0X_StaticInit+0x80>
 800386e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003872:	2b00      	cmp	r3, #0
 8003874:	d10e      	bne.n	8003894 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 8003876:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003878:	2b0c      	cmp	r3, #12
 800387a:	d90b      	bls.n	8003894 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800387c:	f107 0218 	add.w	r2, r7, #24
 8003880:	f107 0314 	add.w	r3, r7, #20
 8003884:	4619      	mov	r1, r3
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f001 fce4 	bl	8005254 <VL53L0X_perform_ref_spad_management>
 800388c:	4603      	mov	r3, r0
 800388e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 8003892:	e009      	b.n	80038a8 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 8003894:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8003898:	461a      	mov	r2, r3
 800389a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f001 fee5 	bl	800566c <VL53L0X_set_reference_spads>
 80038a2:	4603      	mov	r3, r0
 80038a4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 80038a8:	4b93      	ldr	r3, [pc, #588]	@ (8003af8 <VL53L0X_StaticInit+0x2fc>)
 80038aa:	66bb      	str	r3, [r7, #104]	@ 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 80038ac:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d10f      	bne.n	80038d4 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 80038ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 80038be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d104      	bne.n	80038d0 <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80038cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80038ce:	e001      	b.n	80038d4 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 80038d0:	4b89      	ldr	r3, [pc, #548]	@ (8003af8 <VL53L0X_StaticInit+0x2fc>)
 80038d2:	66bb      	str	r3, [r7, #104]	@ 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 80038d4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d106      	bne.n	80038ea <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 80038dc:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f003 fdb6 	bl	8007450 <VL53L0X_load_tuning_settings>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 80038ea:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 80038f2:	2300      	movs	r3, #0
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	2304      	movs	r3, #4
 80038f8:	2200      	movs	r2, #0
 80038fa:	2100      	movs	r1, #0
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f001 f8e1 	bl	8004ac4 <VL53L0X_SetGpioConfig>
 8003902:	4603      	mov	r3, r0
 8003904:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003908:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800390c:	2b00      	cmp	r3, #0
 800390e:	d121      	bne.n	8003954 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8003910:	2201      	movs	r2, #1
 8003912:	21ff      	movs	r1, #255	@ 0xff
 8003914:	6878      	ldr	r0, [r7, #4]
 8003916:	f004 fdcb 	bl	80084b0 <VL53L0X_WrByte>
 800391a:	4603      	mov	r3, r0
 800391c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 8003920:	f107 031a 	add.w	r3, r7, #26
 8003924:	461a      	mov	r2, r3
 8003926:	2184      	movs	r1, #132	@ 0x84
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f004 fd4f 	bl	80083cc <VL53L0X_RdWord>
 800392e:	4603      	mov	r3, r0
 8003930:	461a      	mov	r2, r3
 8003932:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 8003936:	4313      	orrs	r3, r2
 8003938:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800393c:	2200      	movs	r2, #0
 800393e:	21ff      	movs	r1, #255	@ 0xff
 8003940:	6878      	ldr	r0, [r7, #4]
 8003942:	f004 fdb5 	bl	80084b0 <VL53L0X_WrByte>
 8003946:	4603      	mov	r3, r0
 8003948:	461a      	mov	r2, r3
 800394a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800394e:	4313      	orrs	r3, r2
 8003950:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003954:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003958:	2b00      	cmp	r3, #0
 800395a:	d104      	bne.n	8003966 <VL53L0X_StaticInit+0x16a>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800395c:	8b7b      	ldrh	r3, [r7, #26]
 800395e:	011a      	lsls	r2, r3, #4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 8003966:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800396a:	2b00      	cmp	r3, #0
 800396c:	d108      	bne.n	8003980 <VL53L0X_StaticInit+0x184>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800396e:	f107 031c 	add.w	r3, r7, #28
 8003972:	4619      	mov	r1, r3
 8003974:	6878      	ldr	r0, [r7, #4]
 8003976:	f000 f8c1 	bl	8003afc <VL53L0X_GetDeviceParameters>
 800397a:	4603      	mov	r3, r0
 800397c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 8003980:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003984:	2b00      	cmp	r3, #0
 8003986:	d110      	bne.n	80039aa <VL53L0X_StaticInit+0x1ae>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 8003988:	f107 0319 	add.w	r3, r7, #25
 800398c:	4619      	mov	r1, r3
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f000 f983 	bl	8003c9a <VL53L0X_GetFractionEnable>
 8003994:	4603      	mov	r3, r0
 8003996:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800399a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d103      	bne.n	80039aa <VL53L0X_StaticInit+0x1ae>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 80039a2:	7e7a      	ldrb	r2, [r7, #25]
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 80039aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d10e      	bne.n	80039d0 <VL53L0X_StaticInit+0x1d4>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f103 0410 	add.w	r4, r3, #16
 80039b8:	f107 051c 	add.w	r5, r7, #28
 80039bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80039c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80039c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80039cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 80039d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d111      	bne.n	80039fc <VL53L0X_StaticInit+0x200>
		Status = VL53L0X_RdByte(Dev,
 80039d8:	f107 0319 	add.w	r3, r7, #25
 80039dc:	461a      	mov	r2, r3
 80039de:	2101      	movs	r1, #1
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	f004 fc6c 	bl	80082be <VL53L0X_RdByte>
 80039e6:	4603      	mov	r3, r0
 80039e8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 80039ec:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d103      	bne.n	80039fc <VL53L0X_StaticInit+0x200>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 80039f4:	7e7a      	ldrb	r2, [r7, #25]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 80039fc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d107      	bne.n	8003a14 <VL53L0X_StaticInit+0x218>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003a04:	2200      	movs	r2, #0
 8003a06:	2100      	movs	r1, #0
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	f000 f9bb 	bl	8003d84 <VL53L0X_SetSequenceStepEnable>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8003a14:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d107      	bne.n	8003a2c <VL53L0X_StaticInit+0x230>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	2102      	movs	r1, #2
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f000 f9af 	bl	8003d84 <VL53L0X_SetSequenceStepEnable>
 8003a26:	4603      	mov	r3, r0
 8003a28:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 8003a2c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d103      	bne.n	8003a3c <VL53L0X_StaticInit+0x240>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2203      	movs	r2, #3
 8003a38:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003a3c:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d109      	bne.n	8003a58 <VL53L0X_StaticInit+0x25c>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003a44:	f107 0313 	add.w	r3, r7, #19
 8003a48:	461a      	mov	r2, r3
 8003a4a:	2100      	movs	r1, #0
 8003a4c:	6878      	ldr	r0, [r7, #4]
 8003a4e:	f000 f981 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003a58:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d103      	bne.n	8003a68 <VL53L0X_StaticInit+0x26c>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003a60:	7cfa      	ldrb	r2, [r7, #19]
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 8003a68:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d109      	bne.n	8003a84 <VL53L0X_StaticInit+0x288>
		Status = VL53L0X_GetVcselPulsePeriod(
 8003a70:	f107 0313 	add.w	r3, r7, #19
 8003a74:	461a      	mov	r2, r3
 8003a76:	2101      	movs	r1, #1
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 f96b 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003a84:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d103      	bne.n	8003a94 <VL53L0X_StaticInit+0x298>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003a8c:	7cfa      	ldrb	r2, [r7, #19]
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003a94:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d109      	bne.n	8003ab0 <VL53L0X_StaticInit+0x2b4>
		Status = VL53L0X_GetSequenceStepTimeout(
 8003a9c:	f107 030c 	add.w	r3, r7, #12
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	2103      	movs	r1, #3
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	f000 fab7 	bl	8004018 <VL53L0X_GetSequenceStepTimeout>
 8003aaa:	4603      	mov	r3, r0
 8003aac:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003ab0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d103      	bne.n	8003ac0 <VL53L0X_StaticInit+0x2c4>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003ab8:	68fa      	ldr	r2, [r7, #12]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 8003ac0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d109      	bne.n	8003adc <VL53L0X_StaticInit+0x2e0>
		Status = VL53L0X_GetSequenceStepTimeout(
 8003ac8:	f107 030c 	add.w	r3, r7, #12
 8003acc:	461a      	mov	r2, r3
 8003ace:	2104      	movs	r1, #4
 8003ad0:	6878      	ldr	r0, [r7, #4]
 8003ad2:	f000 faa1 	bl	8004018 <VL53L0X_GetSequenceStepTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMilliSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003adc:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d103      	bne.n	8003aec <VL53L0X_StaticInit+0x2f0>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMilliSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003aec:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3770      	adds	r7, #112	@ 0x70
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bdb0      	pop	{r4, r5, r7, pc}
 8003af8:	20000190 	.word	0x20000190

08003afc <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003b06:	2300      	movs	r3, #0
 8003b08:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 8003b0a:	683b      	ldr	r3, [r7, #0]
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f000 f8b0 	bl	8003c74 <VL53L0X_GetDeviceMode>
 8003b14:	4603      	mov	r3, r0
 8003b16:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003b18:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d107      	bne.n	8003b30 <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	3308      	adds	r3, #8
 8003b24:	4619      	mov	r1, r3
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 fab6 	bl	8004098 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 8003b30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d102      	bne.n	8003b3e <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 8003b3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d107      	bne.n	8003b56 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	3310      	adds	r3, #16
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	6878      	ldr	r0, [r7, #4]
 8003b4e:	f000 faec 	bl	800412a <VL53L0X_GetXTalkCompensationRateMegaCps>
 8003b52:	4603      	mov	r3, r0
 8003b54:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 8003b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d107      	bne.n	8003b6e <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	3314      	adds	r3, #20
 8003b62:	4619      	mov	r1, r3
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f7ff fd2c 	bl	80035c2 <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 8003b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d134      	bne.n	8003be0 <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003b76:	2300      	movs	r3, #0
 8003b78:	60bb      	str	r3, [r7, #8]
 8003b7a:	e02a      	b.n	8003bd2 <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8003b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d12a      	bne.n	8003bda <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	b299      	uxth	r1, r3
 8003b88:	68bb      	ldr	r3, [r7, #8]
 8003b8a:	3308      	adds	r3, #8
 8003b8c:	009b      	lsls	r3, r3, #2
 8003b8e:	683a      	ldr	r2, [r7, #0]
 8003b90:	4413      	add	r3, r2
 8003b92:	3304      	adds	r3, #4
 8003b94:	461a      	mov	r2, r3
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f000 fc0c 	bl	80043b4 <VL53L0X_GetLimitCheckValue>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	7bfb      	ldrb	r3, [r7, #15]
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8003ba6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d117      	bne.n	8003bde <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	b299      	uxth	r1, r3
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	3318      	adds	r3, #24
 8003bb6:	683a      	ldr	r2, [r7, #0]
 8003bb8:	4413      	add	r3, r2
 8003bba:	461a      	mov	r2, r3
 8003bbc:	6878      	ldr	r0, [r7, #4]
 8003bbe:	f000 fb73 	bl	80042a8 <VL53L0X_GetLimitCheckEnable>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	7bfb      	ldrb	r3, [r7, #15]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b05      	cmp	r3, #5
 8003bd6:	ddd1      	ble.n	8003b7c <VL53L0X_GetDeviceParameters+0x80>
 8003bd8:	e002      	b.n	8003be0 <VL53L0X_GetDeviceParameters+0xe4>
				break;
 8003bda:	bf00      	nop
 8003bdc:	e000      	b.n	8003be0 <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 8003bde:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8003be0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d107      	bne.n	8003bf8 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	333c      	adds	r3, #60	@ 0x3c
 8003bec:	4619      	mov	r1, r3
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 fc6e 	bl	80044d0 <VL53L0X_GetWrapAroundCheckEnable>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 8003bf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d107      	bne.n	8003c10 <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	3304      	adds	r3, #4
 8003c04:	4619      	mov	r1, r3
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 f879 	bl	8003cfe <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003c10:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3710      	adds	r7, #16
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
 8003c24:	460b      	mov	r3, r1
 8003c26:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 8003c2c:	78fb      	ldrb	r3, [r7, #3]
 8003c2e:	2b15      	cmp	r3, #21
 8003c30:	bf8c      	ite	hi
 8003c32:	2201      	movhi	r2, #1
 8003c34:	2200      	movls	r2, #0
 8003c36:	b2d2      	uxtb	r2, r2
 8003c38:	2a00      	cmp	r2, #0
 8003c3a:	d10f      	bne.n	8003c5c <VL53L0X_SetDeviceMode+0x40>
 8003c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003c70 <VL53L0X_SetDeviceMode+0x54>)
 8003c3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003c42:	f003 0301 	and.w	r3, r3, #1
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	bf14      	ite	ne
 8003c4a:	2301      	movne	r3, #1
 8003c4c:	2300      	moveq	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d003      	beq.n	8003c5c <VL53L0X_SetDeviceMode+0x40>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	78fa      	ldrb	r2, [r7, #3]
 8003c58:	741a      	strb	r2, [r3, #16]
		break;
 8003c5a:	e001      	b.n	8003c60 <VL53L0X_SetDeviceMode+0x44>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8003c5c:	23f8      	movs	r3, #248	@ 0xf8
 8003c5e:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003c60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3714      	adds	r7, #20
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	0030000b 	.word	0x0030000b

08003c74 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 8003c74:	b480      	push	{r7}
 8003c76:	b085      	sub	sp, #20
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	7c1a      	ldrb	r2, [r3, #16]
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3714      	adds	r7, #20
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 8003c9a:	b580      	push	{r7, lr}
 8003c9c:	b084      	sub	sp, #16
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	6078      	str	r0, [r7, #4]
 8003ca2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8003ca8:	683a      	ldr	r2, [r7, #0]
 8003caa:	2109      	movs	r1, #9
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f004 fb06 	bl	80082be <VL53L0X_RdByte>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8003cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	f003 0301 	and.w	r3, r3, #1
 8003cc6:	b2da      	uxtb	r2, r3
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 8003ccc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 8003ce6:	6839      	ldr	r1, [r7, #0]
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f003 fa1f 	bl	800712c <VL53L0X_set_measurement_timing_budget_micro_seconds>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 8003cf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3710      	adds	r7, #16
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 8003cfe:	b580      	push	{r7, lr}
 8003d00:	b084      	sub	sp, #16
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
 8003d06:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 8003d0c:	6839      	ldr	r1, [r7, #0]
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f003 faec 	bl	80072ec <VL53L0X_get_measurement_timing_budget_micro_seconds>
 8003d14:	4603      	mov	r3, r0
 8003d16:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 8003d18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3710      	adds	r7, #16
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bd80      	pop	{r7, pc}

08003d24 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	70fb      	strb	r3, [r7, #3]
 8003d30:	4613      	mov	r3, r2
 8003d32:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d34:	2300      	movs	r3, #0
 8003d36:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 8003d38:	78ba      	ldrb	r2, [r7, #2]
 8003d3a:	78fb      	ldrb	r3, [r7, #3]
 8003d3c:	4619      	mov	r1, r3
 8003d3e:	6878      	ldr	r0, [r7, #4]
 8003d40:	f002 ff36 	bl	8006bb0 <VL53L0X_set_vcsel_pulse_period>
 8003d44:	4603      	mov	r3, r0
 8003d46:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}

08003d54 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	460b      	mov	r3, r1
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 8003d66:	7afb      	ldrb	r3, [r7, #11]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f003 f9a6 	bl	80070be <VL53L0X_get_vcsel_pulse_period>
 8003d72:	4603      	mov	r3, r0
 8003d74:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 8003d76:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	460b      	mov	r3, r1
 8003d8e:	70fb      	strb	r3, [r7, #3]
 8003d90:	4613      	mov	r3, r2
 8003d92:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003d94:	2300      	movs	r3, #0
 8003d96:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003da0:	f107 030f 	add.w	r3, r7, #15
 8003da4:	461a      	mov	r2, r3
 8003da6:	2101      	movs	r1, #1
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f004 fa88 	bl	80082be <VL53L0X_RdByte>
 8003dae:	4603      	mov	r3, r0
 8003db0:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 8003db2:	7bfb      	ldrb	r3, [r7, #15]
 8003db4:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 8003db6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d159      	bne.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
		if (SequenceStepEnabled == 1) {
 8003dbe:	78bb      	ldrb	r3, [r7, #2]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d12b      	bne.n	8003e1c <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 8003dc4:	78fb      	ldrb	r3, [r7, #3]
 8003dc6:	2b04      	cmp	r3, #4
 8003dc8:	d825      	bhi.n	8003e16 <VL53L0X_SetSequenceStepEnable+0x92>
 8003dca:	a201      	add	r2, pc, #4	@ (adr r2, 8003dd0 <VL53L0X_SetSequenceStepEnable+0x4c>)
 8003dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd0:	08003de5 	.word	0x08003de5
 8003dd4:	08003def 	.word	0x08003def
 8003dd8:	08003df9 	.word	0x08003df9
 8003ddc:	08003e03 	.word	0x08003e03
 8003de0:	08003e0d 	.word	0x08003e0d
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 8003de4:	7dbb      	ldrb	r3, [r7, #22]
 8003de6:	f043 0310 	orr.w	r3, r3, #16
 8003dea:	75bb      	strb	r3, [r7, #22]
				break;
 8003dec:	e041      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 8003dee:	7dbb      	ldrb	r3, [r7, #22]
 8003df0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8003df4:	75bb      	strb	r3, [r7, #22]
				break;
 8003df6:	e03c      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 8003df8:	7dbb      	ldrb	r3, [r7, #22]
 8003dfa:	f043 0304 	orr.w	r3, r3, #4
 8003dfe:	75bb      	strb	r3, [r7, #22]
				break;
 8003e00:	e037      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 8003e02:	7dbb      	ldrb	r3, [r7, #22]
 8003e04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e08:	75bb      	strb	r3, [r7, #22]
				break;
 8003e0a:	e032      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 8003e0c:	7dbb      	ldrb	r3, [r7, #22]
 8003e0e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e12:	75bb      	strb	r3, [r7, #22]
				break;
 8003e14:	e02d      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003e16:	23fc      	movs	r3, #252	@ 0xfc
 8003e18:	75fb      	strb	r3, [r7, #23]
 8003e1a:	e02a      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 8003e1c:	78fb      	ldrb	r3, [r7, #3]
 8003e1e:	2b04      	cmp	r3, #4
 8003e20:	d825      	bhi.n	8003e6e <VL53L0X_SetSequenceStepEnable+0xea>
 8003e22:	a201      	add	r2, pc, #4	@ (adr r2, 8003e28 <VL53L0X_SetSequenceStepEnable+0xa4>)
 8003e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e28:	08003e3d 	.word	0x08003e3d
 8003e2c:	08003e47 	.word	0x08003e47
 8003e30:	08003e51 	.word	0x08003e51
 8003e34:	08003e5b 	.word	0x08003e5b
 8003e38:	08003e65 	.word	0x08003e65
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 8003e3c:	7dbb      	ldrb	r3, [r7, #22]
 8003e3e:	f023 0310 	bic.w	r3, r3, #16
 8003e42:	75bb      	strb	r3, [r7, #22]
				break;
 8003e44:	e015      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 8003e46:	7dbb      	ldrb	r3, [r7, #22]
 8003e48:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 8003e4c:	75bb      	strb	r3, [r7, #22]
				break;
 8003e4e:	e010      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 8003e50:	7dbb      	ldrb	r3, [r7, #22]
 8003e52:	f023 0304 	bic.w	r3, r3, #4
 8003e56:	75bb      	strb	r3, [r7, #22]
				break;
 8003e58:	e00b      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 8003e5a:	7dbb      	ldrb	r3, [r7, #22]
 8003e5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e60:	75bb      	strb	r3, [r7, #22]
				break;
 8003e62:	e006      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 8003e64:	7dbb      	ldrb	r3, [r7, #22]
 8003e66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e6a:	75bb      	strb	r3, [r7, #22]
				break;
 8003e6c:	e001      	b.n	8003e72 <VL53L0X_SetSequenceStepEnable+0xee>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003e6e:	23fc      	movs	r3, #252	@ 0xfc
 8003e70:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	if (SequenceConfigNew != SequenceConfig) {
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
 8003e74:	7dba      	ldrb	r2, [r7, #22]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d01e      	beq.n	8003eb8 <VL53L0X_SetSequenceStepEnable+0x134>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 8003e7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d107      	bne.n	8003e92 <VL53L0X_SetSequenceStepEnable+0x10e>
			Status = VL53L0X_WrByte(Dev,
 8003e82:	7dbb      	ldrb	r3, [r7, #22]
 8003e84:	461a      	mov	r2, r3
 8003e86:	2101      	movs	r1, #1
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f004 fb11 	bl	80084b0 <VL53L0X_WrByte>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 8003e92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d103      	bne.n	8003ea2 <VL53L0X_SetSequenceStepEnable+0x11e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	7dba      	ldrb	r2, [r7, #22]
 8003e9e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 8003ea2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d106      	bne.n	8003eb8 <VL53L0X_SetSequenceStepEnable+0x134>
			VL53L0X_GETPARAMETERFIELD(Dev,
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8003eb0:	6939      	ldr	r1, [r7, #16]
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f7ff ff10 	bl	8003cd8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 8003eb8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b087      	sub	sp, #28
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	607b      	str	r3, [r7, #4]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	72fb      	strb	r3, [r7, #11]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2200      	movs	r2, #0
 8003ede:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 8003ee0:	7afb      	ldrb	r3, [r7, #11]
 8003ee2:	2b04      	cmp	r3, #4
 8003ee4:	d836      	bhi.n	8003f54 <sequence_step_enabled+0x90>
 8003ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8003eec <sequence_step_enabled+0x28>)
 8003ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eec:	08003f01 	.word	0x08003f01
 8003ef0:	08003f13 	.word	0x08003f13
 8003ef4:	08003f25 	.word	0x08003f25
 8003ef8:	08003f37 	.word	0x08003f37
 8003efc:	08003f49 	.word	0x08003f49
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 8003f00:	7abb      	ldrb	r3, [r7, #10]
 8003f02:	111b      	asrs	r3, r3, #4
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	b2da      	uxtb	r2, r3
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	701a      	strb	r2, [r3, #0]
		break;
 8003f10:	e022      	b.n	8003f58 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 8003f12:	7abb      	ldrb	r3, [r7, #10]
 8003f14:	10db      	asrs	r3, r3, #3
 8003f16:	b2db      	uxtb	r3, r3
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	b2da      	uxtb	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	701a      	strb	r2, [r3, #0]
		break;
 8003f22:	e019      	b.n	8003f58 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 8003f24:	7abb      	ldrb	r3, [r7, #10]
 8003f26:	109b      	asrs	r3, r3, #2
 8003f28:	b2db      	uxtb	r3, r3
 8003f2a:	f003 0301 	and.w	r3, r3, #1
 8003f2e:	b2da      	uxtb	r2, r3
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	701a      	strb	r2, [r3, #0]
		break;
 8003f34:	e010      	b.n	8003f58 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 8003f36:	7abb      	ldrb	r3, [r7, #10]
 8003f38:	119b      	asrs	r3, r3, #6
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	f003 0301 	and.w	r3, r3, #1
 8003f40:	b2da      	uxtb	r2, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	701a      	strb	r2, [r3, #0]
		break;
 8003f46:	e007      	b.n	8003f58 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 8003f48:	7abb      	ldrb	r3, [r7, #10]
 8003f4a:	09db      	lsrs	r3, r3, #7
 8003f4c:	b2da      	uxtb	r2, r3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	701a      	strb	r2, [r3, #0]
		break;
 8003f52:	e001      	b.n	8003f58 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8003f54:	23fc      	movs	r3, #252	@ 0xfc
 8003f56:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8003f58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	371c      	adds	r7, #28
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b084      	sub	sp, #16
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8003f72:	2300      	movs	r3, #0
 8003f74:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 8003f76:	2300      	movs	r3, #0
 8003f78:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8003f7a:	f107 030e 	add.w	r3, r7, #14
 8003f7e:	461a      	mov	r2, r3
 8003f80:	2101      	movs	r1, #1
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f004 f99b 	bl	80082be <VL53L0X_RdByte>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 8003f8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d107      	bne.n	8003fa4 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 8003f94:	7bba      	ldrb	r2, [r7, #14]
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	2100      	movs	r1, #0
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7ff ff92 	bl	8003ec4 <sequence_step_enabled>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003fa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d108      	bne.n	8003fbe <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 8003fac:	7bba      	ldrb	r2, [r7, #14]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	3302      	adds	r3, #2
 8003fb2:	2101      	movs	r1, #1
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f7ff ff85 	bl	8003ec4 <sequence_step_enabled>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003fbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d108      	bne.n	8003fd8 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 8003fc6:	7bba      	ldrb	r2, [r7, #14]
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	3301      	adds	r3, #1
 8003fcc:	2102      	movs	r1, #2
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff ff78 	bl	8003ec4 <sequence_step_enabled>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003fd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d108      	bne.n	8003ff2 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 8003fe0:	7bba      	ldrb	r2, [r7, #14]
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	3303      	adds	r3, #3
 8003fe6:	2103      	movs	r1, #3
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7ff ff6b 	bl	8003ec4 <sequence_step_enabled>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8003ff2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d108      	bne.n	800400c <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 8003ffa:	7bba      	ldrb	r2, [r7, #14]
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	3304      	adds	r3, #4
 8004000:	2104      	movs	r1, #4
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7ff ff5e 	bl	8003ec4 <sequence_step_enabled>
 8004008:	4603      	mov	r3, r0
 800400a:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800400c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <VL53L0X_GetSequenceStepTimeout>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, FixPoint1616_t *pTimeOutMilliSecs)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b088      	sub	sp, #32
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	460b      	mov	r3, r1
 8004022:	607a      	str	r2, [r7, #4]
 8004024:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004026:	2300      	movs	r3, #0
 8004028:	77fb      	strb	r3, [r7, #31]
	uint32_t TimeoutMicroSeconds;
	uint32_t WholeNumber_ms = 0;
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
	uint32_t Fraction_ms = 0;
 800402e:	2300      	movs	r3, #0
 8004030:	617b      	str	r3, [r7, #20]
	LOG_FUNCTION_START("");

	Status = get_sequence_step_timeout(Dev, SequenceStepId,
 8004032:	f107 0210 	add.w	r2, r7, #16
 8004036:	7afb      	ldrb	r3, [r7, #11]
 8004038:	4619      	mov	r1, r3
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f002 fbe4 	bl	8006808 <get_sequence_step_timeout>
 8004040:	4603      	mov	r3, r0
 8004042:	77fb      	strb	r3, [r7, #31]
		&TimeoutMicroSeconds);
	if (Status == VL53L0X_ERROR_NONE) {
 8004044:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d11c      	bne.n	8004086 <VL53L0X_GetSequenceStepTimeout+0x6e>
		WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4a11      	ldr	r2, [pc, #68]	@ (8004094 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8004050:	fba2 2303 	umull	r2, r3, r2, r3
 8004054:	099b      	lsrs	r3, r3, #6
 8004056:	61bb      	str	r3, [r7, #24]
		Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004060:	fb01 f303 	mul.w	r3, r1, r3
 8004064:	1ad3      	subs	r3, r2, r3
 8004066:	617b      	str	r3, [r7, #20]
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	0419      	lsls	r1, r3, #16
			+ (((Fraction_ms * 0xffff) + 500) / 1000);
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	4613      	mov	r3, r2
 8004070:	041b      	lsls	r3, r3, #16
 8004072:	1a9b      	subs	r3, r3, r2
 8004074:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8004078:	4a06      	ldr	r2, [pc, #24]	@ (8004094 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	099b      	lsrs	r3, r3, #6
 8004080:	18ca      	adds	r2, r1, r3
		*pTimeOutMilliSecs = (WholeNumber_ms << 16)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	601a      	str	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004086:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800408a:	4618      	mov	r0, r3
 800408c:	3720      	adds	r7, #32
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	10624dd3 	.word	0x10624dd3

08004098 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b084      	sub	sp, #16
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80040a2:	2300      	movs	r3, #0
 80040a4:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 80040a6:	f107 030c 	add.w	r3, r7, #12
 80040aa:	461a      	mov	r2, r3
 80040ac:	21f8      	movs	r1, #248	@ 0xf8
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f004 f98c 	bl	80083cc <VL53L0X_RdWord>
 80040b4:	4603      	mov	r3, r0
 80040b6:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 80040b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d108      	bne.n	80040d2 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 80040c0:	f107 0308 	add.w	r3, r7, #8
 80040c4:	461a      	mov	r2, r3
 80040c6:	2104      	movs	r1, #4
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f004 f9b5 	bl	8008438 <VL53L0X_RdDWord>
 80040ce:	4603      	mov	r3, r0
 80040d0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80040d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d10c      	bne.n	80040f4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 80040da:	89bb      	ldrh	r3, [r7, #12]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 80040e0:	68bb      	ldr	r3, [r7, #8]
 80040e2:	89ba      	ldrh	r2, [r7, #12]
 80040e4:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80040f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	3710      	adds	r7, #16
 80040fc:	46bd      	mov	sp, r7
 80040fe:	bd80      	pop	{r7, pc}

08004100 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 8004100:	b480      	push	{r7}
 8004102:	b085      	sub	sp, #20
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800410a:	2300      	movs	r3, #0
 800410c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	7f1b      	ldrb	r3, [r3, #28]
 8004112:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	7bba      	ldrb	r2, [r7, #14]
 8004118:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800411a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004128:	4770      	bx	lr

0800412a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	6078      	str	r0, [r7, #4]
 8004132:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004134:	2300      	movs	r3, #0
 8004136:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 8004138:	f107 030e 	add.w	r3, r7, #14
 800413c:	461a      	mov	r2, r3
 800413e:	2120      	movs	r1, #32
 8004140:	6878      	ldr	r0, [r7, #4]
 8004142:	f004 f943 	bl	80083cc <VL53L0X_RdWord>
 8004146:	4603      	mov	r3, r0
 8004148:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800414a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d118      	bne.n	8004184 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 8004152:	89fb      	ldrh	r3, [r7, #14]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d109      	bne.n	800416c <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a1b      	ldr	r3, [r3, #32]
 800415c:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	771a      	strb	r2, [r3, #28]
 800416a:	e00b      	b.n	8004184 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800416c:	89fb      	ldrh	r3, [r7, #14]
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	693a      	ldr	r2, [r7, #16]
 8004176:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004184:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}

08004190 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	807b      	strh	r3, [r7, #2]
 800419c:	4613      	mov	r3, r2
 800419e:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80041a0:	2300      	movs	r3, #0
 80041a2:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 80041a4:	2300      	movs	r3, #0
 80041a6:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 80041a8:	2300      	movs	r3, #0
 80041aa:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 80041ac:	2300      	movs	r3, #0
 80041ae:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80041b0:	887b      	ldrh	r3, [r7, #2]
 80041b2:	2b05      	cmp	r3, #5
 80041b4:	d902      	bls.n	80041bc <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80041b6:	23fc      	movs	r3, #252	@ 0xfc
 80041b8:	75fb      	strb	r3, [r7, #23]
 80041ba:	e05b      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 80041bc:	787b      	ldrb	r3, [r7, #1]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d106      	bne.n	80041d0 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 80041c2:	2300      	movs	r3, #0
 80041c4:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 80041c6:	2300      	movs	r3, #0
 80041c8:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73bb      	strb	r3, [r7, #14]
 80041ce:	e00a      	b.n	80041e6 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80041d0:	887b      	ldrh	r3, [r7, #2]
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	330c      	adds	r3, #12
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 80041de:	2300      	movs	r3, #0
 80041e0:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 80041e2:	2301      	movs	r3, #1
 80041e4:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 80041e6:	887b      	ldrh	r3, [r7, #2]
 80041e8:	2b05      	cmp	r3, #5
 80041ea:	d841      	bhi.n	8004270 <VL53L0X_SetLimitCheckEnable+0xe0>
 80041ec:	a201      	add	r2, pc, #4	@ (adr r2, 80041f4 <VL53L0X_SetLimitCheckEnable+0x64>)
 80041ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041f2:	bf00      	nop
 80041f4:	0800420d 	.word	0x0800420d
 80041f8:	08004217 	.word	0x08004217
 80041fc:	0800422d 	.word	0x0800422d
 8004200:	08004237 	.word	0x08004237
 8004204:	08004241 	.word	0x08004241
 8004208:	08004259 	.word	0x08004259

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	7bfa      	ldrb	r2, [r7, #15]
 8004210:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 8004214:	e02e      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800421a:	b29b      	uxth	r3, r3
 800421c:	461a      	mov	r2, r3
 800421e:	2144      	movs	r1, #68	@ 0x44
 8004220:	6878      	ldr	r0, [r7, #4]
 8004222:	f004 f969 	bl	80084f8 <VL53L0X_WrWord>
 8004226:	4603      	mov	r3, r0
 8004228:	75fb      	strb	r3, [r7, #23]

			break;
 800422a:	e023      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	7bfa      	ldrb	r2, [r7, #15]
 8004230:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 8004234:	e01e      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7bfa      	ldrb	r2, [r7, #15]
 800423a:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800423e:	e019      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 8004240:	7bbb      	ldrb	r3, [r7, #14]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 8004246:	7b7b      	ldrb	r3, [r7, #13]
 8004248:	22fe      	movs	r2, #254	@ 0xfe
 800424a:	2160      	movs	r1, #96	@ 0x60
 800424c:	6878      	ldr	r0, [r7, #4]
 800424e:	f004 f97d 	bl	800854c <VL53L0X_UpdateByte>
 8004252:	4603      	mov	r3, r0
 8004254:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 8004256:	e00d      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8004258:	7bbb      	ldrb	r3, [r7, #14]
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800425e:	7b7b      	ldrb	r3, [r7, #13]
 8004260:	22ef      	movs	r2, #239	@ 0xef
 8004262:	2160      	movs	r1, #96	@ 0x60
 8004264:	6878      	ldr	r0, [r7, #4]
 8004266:	f004 f971 	bl	800854c <VL53L0X_UpdateByte>
 800426a:	4603      	mov	r3, r0
 800426c:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800426e:	e001      	b.n	8004274 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004270:	23fc      	movs	r3, #252	@ 0xfc
 8004272:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004274:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d10f      	bne.n	800429c <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800427c:	787b      	ldrb	r3, [r7, #1]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d106      	bne.n	8004290 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004282:	887b      	ldrh	r3, [r7, #2]
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	4413      	add	r3, r2
 8004288:	2200      	movs	r2, #0
 800428a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800428e:	e005      	b.n	800429c <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8004290:	887b      	ldrh	r3, [r7, #2]
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	4413      	add	r3, r2
 8004296:	2201      	movs	r2, #1
 8004298:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800429c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3718      	adds	r7, #24
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b087      	sub	sp, #28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	460b      	mov	r3, r1
 80042b2:	607a      	str	r2, [r7, #4]
 80042b4:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042b6:	2300      	movs	r3, #0
 80042b8:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80042ba:	897b      	ldrh	r3, [r7, #10]
 80042bc:	2b05      	cmp	r3, #5
 80042be:	d905      	bls.n	80042cc <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 80042c0:	23fc      	movs	r3, #252	@ 0xfc
 80042c2:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	701a      	strb	r2, [r3, #0]
 80042ca:	e008      	b.n	80042de <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80042cc:	897b      	ldrh	r3, [r7, #10]
 80042ce:	68fa      	ldr	r2, [r7, #12]
 80042d0:	4413      	add	r3, r2
 80042d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80042d6:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	7dba      	ldrb	r2, [r7, #22]
 80042dc:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80042de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
	...

080042f0 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b086      	sub	sp, #24
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	60f8      	str	r0, [r7, #12]
 80042f8:	460b      	mov	r3, r1
 80042fa:	607a      	str	r2, [r7, #4]
 80042fc:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80042fe:	2300      	movs	r3, #0
 8004300:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 8004302:	897b      	ldrh	r3, [r7, #10]
 8004304:	68fa      	ldr	r2, [r7, #12]
 8004306:	4413      	add	r3, r2
 8004308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800430c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800430e:	7dbb      	ldrb	r3, [r7, #22]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d107      	bne.n	8004324 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004314:	897b      	ldrh	r3, [r7, #10]
 8004316:	68fa      	ldr	r2, [r7, #12]
 8004318:	330c      	adds	r3, #12
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4413      	add	r3, r2
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	605a      	str	r2, [r3, #4]
 8004322:	e040      	b.n	80043a6 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 8004324:	897b      	ldrh	r3, [r7, #10]
 8004326:	2b05      	cmp	r3, #5
 8004328:	d830      	bhi.n	800438c <VL53L0X_SetLimitCheckValue+0x9c>
 800432a:	a201      	add	r2, pc, #4	@ (adr r2, 8004330 <VL53L0X_SetLimitCheckValue+0x40>)
 800432c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004330:	08004349 	.word	0x08004349
 8004334:	08004351 	.word	0x08004351
 8004338:	08004367 	.word	0x08004367
 800433c:	0800436f 	.word	0x0800436f
 8004340:	08004377 	.word	0x08004377
 8004344:	08004377 	.word	0x08004377

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	635a      	str	r2, [r3, #52]	@ 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800434e:	e01f      	b.n	8004390 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 8004354:	b29b      	uxth	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	2144      	movs	r1, #68	@ 0x44
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f004 f8cc 	bl	80084f8 <VL53L0X_WrWord>
 8004360:	4603      	mov	r3, r0
 8004362:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 8004364:	e014      	b.n	8004390 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	687a      	ldr	r2, [r7, #4]
 800436a:	63da      	str	r2, [r3, #60]	@ 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800436c:	e010      	b.n	8004390 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	687a      	ldr	r2, [r7, #4]
 8004372:	641a      	str	r2, [r3, #64]	@ 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 8004374:	e00c      	b.n	8004390 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800437a:	b29b      	uxth	r3, r3
 800437c:	461a      	mov	r2, r3
 800437e:	2164      	movs	r1, #100	@ 0x64
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f004 f8b9 	bl	80084f8 <VL53L0X_WrWord>
 8004386:	4603      	mov	r3, r0
 8004388:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800438a:	e001      	b.n	8004390 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800438c:	23fc      	movs	r3, #252	@ 0xfc
 800438e:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 8004390:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d106      	bne.n	80043a6 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004398:	897b      	ldrh	r3, [r7, #10]
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	330c      	adds	r3, #12
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80043a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop

080043b4 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b088      	sub	sp, #32
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	60f8      	str	r0, [r7, #12]
 80043bc:	460b      	mov	r3, r1
 80043be:	607a      	str	r2, [r7, #4]
 80043c0:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80043c2:	2300      	movs	r3, #0
 80043c4:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 80043c6:	2300      	movs	r3, #0
 80043c8:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 80043ca:	897b      	ldrh	r3, [r7, #10]
 80043cc:	2b05      	cmp	r3, #5
 80043ce:	d847      	bhi.n	8004460 <VL53L0X_GetLimitCheckValue+0xac>
 80043d0:	a201      	add	r2, pc, #4	@ (adr r2, 80043d8 <VL53L0X_GetLimitCheckValue+0x24>)
 80043d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d6:	bf00      	nop
 80043d8:	080043f1 	.word	0x080043f1
 80043dc:	080043fd 	.word	0x080043fd
 80043e0:	08004423 	.word	0x08004423
 80043e4:	0800442f 	.word	0x0800442f
 80043e8:	0800443b 	.word	0x0800443b
 80043ec:	0800443b 	.word	0x0800443b

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043f4:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 80043f6:	2300      	movs	r3, #0
 80043f8:	77bb      	strb	r3, [r7, #30]
		break;
 80043fa:	e033      	b.n	8004464 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 80043fc:	f107 0316 	add.w	r3, r7, #22
 8004400:	461a      	mov	r2, r3
 8004402:	2144      	movs	r1, #68	@ 0x44
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f003 ffe1 	bl	80083cc <VL53L0X_RdWord>
 800440a:	4603      	mov	r3, r0
 800440c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800440e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d102      	bne.n	800441c <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004416:	8afb      	ldrh	r3, [r7, #22]
 8004418:	025b      	lsls	r3, r3, #9
 800441a:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800441c:	2301      	movs	r3, #1
 800441e:	77bb      	strb	r3, [r7, #30]
		break;
 8004420:	e020      	b.n	8004464 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004426:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 8004428:	2300      	movs	r3, #0
 800442a:	77bb      	strb	r3, [r7, #30]
		break;
 800442c:	e01a      	b.n	8004464 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004432:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 8004434:	2300      	movs	r3, #0
 8004436:	77bb      	strb	r3, [r7, #30]
		break;
 8004438:	e014      	b.n	8004464 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800443a:	f107 0316 	add.w	r3, r7, #22
 800443e:	461a      	mov	r2, r3
 8004440:	2164      	movs	r1, #100	@ 0x64
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f003 ffc2 	bl	80083cc <VL53L0X_RdWord>
 8004448:	4603      	mov	r3, r0
 800444a:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800444c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d102      	bne.n	800445a <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8004454:	8afb      	ldrh	r3, [r7, #22]
 8004456:	025b      	lsls	r3, r3, #9
 8004458:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800445a:	2300      	movs	r3, #0
 800445c:	77bb      	strb	r3, [r7, #30]
		break;
 800445e:	e001      	b.n	8004464 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8004460:	23fc      	movs	r3, #252	@ 0xfc
 8004462:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 8004464:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d12a      	bne.n	80044c2 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800446c:	7fbb      	ldrb	r3, [r7, #30]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d124      	bne.n	80044bc <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 8004472:	69bb      	ldr	r3, [r7, #24]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d110      	bne.n	800449a <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 8004478:	897b      	ldrh	r3, [r7, #10]
 800447a:	68fa      	ldr	r2, [r7, #12]
 800447c:	330c      	adds	r3, #12
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	4413      	add	r3, r2
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69ba      	ldr	r2, [r7, #24]
 800448a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800448c:	897b      	ldrh	r3, [r7, #10]
 800448e:	68fa      	ldr	r2, [r7, #12]
 8004490:	4413      	add	r3, r2
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8004498:	e013      	b.n	80044c2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	69ba      	ldr	r2, [r7, #24]
 800449e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80044a0:	897b      	ldrh	r3, [r7, #10]
 80044a2:	68fa      	ldr	r2, [r7, #12]
 80044a4:	330c      	adds	r3, #12
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 80044ae:	897b      	ldrh	r3, [r7, #10]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	4413      	add	r3, r2
 80044b4:	2201      	movs	r2, #1
 80044b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80044ba:	e002      	b.n	80044c2 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	69ba      	ldr	r2, [r7, #24]
 80044c0:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80044c2:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3720      	adds	r7, #32
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop

080044d0 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 80044d0:	b580      	push	{r7, lr}
 80044d2:	b084      	sub	sp, #16
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80044da:	2300      	movs	r3, #0
 80044dc:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 80044de:	f107 030e 	add.w	r3, r7, #14
 80044e2:	461a      	mov	r2, r3
 80044e4:	2101      	movs	r1, #1
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f003 fee9 	bl	80082be <VL53L0X_RdByte>
 80044ec:	4603      	mov	r3, r0
 80044ee:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 80044f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10e      	bne.n	8004516 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 80044f8:	7bba      	ldrb	r2, [r7, #14]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
		if (data & (0x01 << 7))
 8004500:	7bbb      	ldrb	r3, [r7, #14]
 8004502:	b25b      	sxtb	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	da03      	bge.n	8004510 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2201      	movs	r2, #1
 800450c:	701a      	strb	r2, [r3, #0]
 800450e:	e002      	b.n	8004516 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 8004516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d104      	bne.n	8004528 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	781a      	ldrb	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004528:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3710      	adds	r7, #16
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b084      	sub	sp, #16
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800453c:	2300      	movs	r3, #0
 800453e:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8004540:	f107 030e 	add.w	r3, r7, #14
 8004544:	4619      	mov	r1, r3
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f7ff fb94 	bl	8003c74 <VL53L0X_GetDeviceMode>
 800454c:	4603      	mov	r3, r0
 800454e:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 8004550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d107      	bne.n	8004568 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004558:	7bbb      	ldrb	r3, [r7, #14]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d104      	bne.n	8004568 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f898 	bl	8004694 <VL53L0X_StartMeasurement>
 8004564:	4603      	mov	r3, r0
 8004566:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d104      	bne.n	800457a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f001 fafd 	bl	8005b70 <VL53L0X_measurement_poll_for_completion>
 8004576:	4603      	mov	r3, r0
 8004578:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800457a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d106      	bne.n	8004590 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8004582:	7bbb      	ldrb	r3, [r7, #14]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d103      	bne.n	8004590 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2203      	movs	r2, #3
 800458c:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 8004590:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b086      	sub	sp, #24
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045a8:	2300      	movs	r3, #0
 80045aa:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 80045ac:	2301      	movs	r3, #1
 80045ae:	687a      	ldr	r2, [r7, #4]
 80045b0:	68b9      	ldr	r1, [r7, #8]
 80045b2:	68f8      	ldr	r0, [r7, #12]
 80045b4:	f001 fa9f 	bl	8005af6 <VL53L0X_perform_ref_calibration>
 80045b8:	4603      	mov	r3, r0
 80045ba:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 80045bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3718      	adds	r7, #24
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
 80045d0:	460b      	mov	r3, r1
 80045d2:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80045d4:	2300      	movs	r3, #0
 80045d6:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80045de:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 80045e0:	7dbb      	ldrb	r3, [r7, #22]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d005      	beq.n	80045f2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 80045e6:	7dbb      	ldrb	r3, [r7, #22]
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	d002      	beq.n	80045f2 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 80045ec:	7dbb      	ldrb	r3, [r7, #22]
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d147      	bne.n	8004682 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 80045f2:	f107 030c 	add.w	r3, r7, #12
 80045f6:	f107 0210 	add.w	r2, r7, #16
 80045fa:	2101      	movs	r1, #1
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f000 fb83 	bl	8004d08 <VL53L0X_GetInterruptThresholds>
 8004602:	4603      	mov	r3, r0
 8004604:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 800460c:	d803      	bhi.n	8004616 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800460e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 8004610:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8004614:	d935      	bls.n	8004682 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 8004616:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d131      	bne.n	8004682 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800461e:	78fb      	ldrb	r3, [r7, #3]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d006      	beq.n	8004632 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 8004624:	491a      	ldr	r1, [pc, #104]	@ (8004690 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f002 ff12 	bl	8007450 <VL53L0X_load_tuning_settings>
 800462c:	4603      	mov	r3, r0
 800462e:	75fb      	strb	r3, [r7, #23]
 8004630:	e027      	b.n	8004682 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8004632:	2204      	movs	r2, #4
 8004634:	21ff      	movs	r1, #255	@ 0xff
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f003 ff3a 	bl	80084b0 <VL53L0X_WrByte>
 800463c:	4603      	mov	r3, r0
 800463e:	461a      	mov	r2, r3
 8004640:	7dfb      	ldrb	r3, [r7, #23]
 8004642:	4313      	orrs	r3, r2
 8004644:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8004646:	2200      	movs	r2, #0
 8004648:	2170      	movs	r1, #112	@ 0x70
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f003 ff30 	bl	80084b0 <VL53L0X_WrByte>
 8004650:	4603      	mov	r3, r0
 8004652:	461a      	mov	r2, r3
 8004654:	7dfb      	ldrb	r3, [r7, #23]
 8004656:	4313      	orrs	r3, r2
 8004658:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800465a:	2200      	movs	r2, #0
 800465c:	21ff      	movs	r1, #255	@ 0xff
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f003 ff26 	bl	80084b0 <VL53L0X_WrByte>
 8004664:	4603      	mov	r3, r0
 8004666:	461a      	mov	r2, r3
 8004668:	7dfb      	ldrb	r3, [r7, #23]
 800466a:	4313      	orrs	r3, r2
 800466c:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800466e:	2200      	movs	r2, #0
 8004670:	2180      	movs	r1, #128	@ 0x80
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f003 ff1c 	bl	80084b0 <VL53L0X_WrByte>
 8004678:	4603      	mov	r3, r0
 800467a:	461a      	mov	r2, r3
 800467c:	7dfb      	ldrb	r3, [r7, #23]
 800467e:	4313      	orrs	r3, r2
 8004680:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 8004682:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8004686:	4618      	mov	r0, r3
 8004688:	3718      	adds	r7, #24
 800468a:	46bd      	mov	sp, r7
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	20000284 	.word	0x20000284

08004694 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800469c:	2300      	movs	r3, #0
 800469e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80046a0:	2301      	movs	r3, #1
 80046a2:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80046a4:	f107 030e 	add.w	r3, r7, #14
 80046a8:	4619      	mov	r1, r3
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f7ff fae2 	bl	8003c74 <VL53L0X_GetDeviceMode>

	switch (DeviceMode) {
 80046b0:	7bbb      	ldrb	r3, [r7, #14]
 80046b2:	2b03      	cmp	r3, #3
 80046b4:	d052      	beq.n	800475c <VL53L0X_StartMeasurement+0xc8>
 80046b6:	2b03      	cmp	r3, #3
 80046b8:	dc6a      	bgt.n	8004790 <VL53L0X_StartMeasurement+0xfc>
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d002      	beq.n	80046c4 <VL53L0X_StartMeasurement+0x30>
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d032      	beq.n	8004728 <VL53L0X_StartMeasurement+0x94>
 80046c2:	e065      	b.n	8004790 <VL53L0X_StartMeasurement+0xfc>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 80046c4:	2201      	movs	r2, #1
 80046c6:	2100      	movs	r1, #0
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f003 fef1 	bl	80084b0 <VL53L0X_WrByte>
 80046ce:	4603      	mov	r3, r0
 80046d0:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 80046d2:	7bfb      	ldrb	r3, [r7, #15]
 80046d4:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 80046d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d15b      	bne.n	8004796 <VL53L0X_StartMeasurement+0x102>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 80046de:	2300      	movs	r3, #0
 80046e0:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <VL53L0X_StartMeasurement+0x66>
					Status = VL53L0X_RdByte(Dev,
 80046e8:	f107 030d 	add.w	r3, r7, #13
 80046ec:	461a      	mov	r2, r3
 80046ee:	2100      	movs	r1, #0
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f003 fde4 	bl	80082be <VL53L0X_RdByte>
 80046f6:	4603      	mov	r3, r0
 80046f8:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	3301      	adds	r3, #1
 80046fe:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 8004700:	7b7a      	ldrb	r2, [r7, #13]
 8004702:	7bfb      	ldrb	r3, [r7, #15]
 8004704:	4013      	ands	r3, r2
 8004706:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004708:	7bfa      	ldrb	r2, [r7, #15]
 800470a:	429a      	cmp	r2, r3
 800470c:	d106      	bne.n	800471c <VL53L0X_StartMeasurement+0x88>
				&& (Status == VL53L0X_ERROR_NONE)
 800470e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d102      	bne.n	800471c <VL53L0X_StartMeasurement+0x88>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	2bc7      	cmp	r3, #199	@ 0xc7
 800471a:	d9e2      	bls.n	80046e2 <VL53L0X_StartMeasurement+0x4e>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	2bc7      	cmp	r3, #199	@ 0xc7
 8004720:	d939      	bls.n	8004796 <VL53L0X_StartMeasurement+0x102>
				Status = VL53L0X_ERROR_TIME_OUT;
 8004722:	23f9      	movs	r3, #249	@ 0xf9
 8004724:	75fb      	strb	r3, [r7, #23]

		}

		break;
 8004726:	e036      	b.n	8004796 <VL53L0X_StartMeasurement+0x102>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 8004728:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d105      	bne.n	800473c <VL53L0X_StartMeasurement+0xa8>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004730:	2101      	movs	r1, #1
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7ff ff48 	bl	80045c8 <VL53L0X_CheckAndLoadInterruptSettings>
 8004738:	4603      	mov	r3, r0
 800473a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800473c:	2202      	movs	r2, #2
 800473e:	2100      	movs	r1, #0
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	f003 feb5 	bl	80084b0 <VL53L0X_WrByte>
 8004746:	4603      	mov	r3, r0
 8004748:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800474a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d123      	bne.n	800479a <VL53L0X_StartMeasurement+0x106>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2204      	movs	r2, #4
 8004756:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800475a:	e01e      	b.n	800479a <VL53L0X_StartMeasurement+0x106>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800475c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d105      	bne.n	8004770 <VL53L0X_StartMeasurement+0xdc>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8004764:	2101      	movs	r1, #1
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f7ff ff2e 	bl	80045c8 <VL53L0X_CheckAndLoadInterruptSettings>
 800476c:	4603      	mov	r3, r0
 800476e:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 8004770:	2204      	movs	r2, #4
 8004772:	2100      	movs	r1, #0
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f003 fe9b 	bl	80084b0 <VL53L0X_WrByte>
 800477a:	4603      	mov	r3, r0
 800477c:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800477e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d10b      	bne.n	800479e <VL53L0X_StartMeasurement+0x10a>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2204      	movs	r2, #4
 800478a:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
		}
		break;
 800478e:	e006      	b.n	800479e <VL53L0X_StartMeasurement+0x10a>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8004790:	23f8      	movs	r3, #248	@ 0xf8
 8004792:	75fb      	strb	r3, [r7, #23]
 8004794:	e004      	b.n	80047a0 <VL53L0X_StartMeasurement+0x10c>
		break;
 8004796:	bf00      	nop
 8004798:	e002      	b.n	80047a0 <VL53L0X_StartMeasurement+0x10c>
		break;
 800479a:	bf00      	nop
 800479c:	e000      	b.n	80047a0 <VL53L0X_StartMeasurement+0x10c>
		break;
 800479e:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 80047a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	3718      	adds	r7, #24
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80047b6:	2300      	movs	r3, #0
 80047b8:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80047c0:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 80047c2:	7bbb      	ldrb	r3, [r7, #14]
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d112      	bne.n	80047ee <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 80047c8:	f107 0308 	add.w	r3, r7, #8
 80047cc:	4619      	mov	r1, r3
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 fb0e 	bl	8004df0 <VL53L0X_GetInterruptMaskStatus>
 80047d4:	4603      	mov	r3, r0
 80047d6:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	2b04      	cmp	r3, #4
 80047dc:	d103      	bne.n	80047e6 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	2201      	movs	r2, #1
 80047e2:	701a      	strb	r2, [r3, #0]
 80047e4:	e01c      	b.n	8004820 <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2200      	movs	r2, #0
 80047ea:	701a      	strb	r2, [r3, #0]
 80047ec:	e018      	b.n	8004820 <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 80047ee:	f107 030d 	add.w	r3, r7, #13
 80047f2:	461a      	mov	r2, r3
 80047f4:	2114      	movs	r1, #20
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f003 fd61 	bl	80082be <VL53L0X_RdByte>
 80047fc:	4603      	mov	r3, r0
 80047fe:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 8004800:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d10b      	bne.n	8004820 <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 8004808:	7b7b      	ldrb	r3, [r7, #13]
 800480a:	f003 0301 	and.w	r3, r3, #1
 800480e:	2b00      	cmp	r3, #0
 8004810:	d003      	beq.n	800481a <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2201      	movs	r2, #1
 8004816:	701a      	strb	r2, [r3, #0]
 8004818:	e002      	b.n	8004820 <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	2200      	movs	r2, #0
 800481e:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004824:	4618      	mov	r0, r3
 8004826:	3710      	adds	r7, #16
 8004828:	46bd      	mov	sp, r7
 800482a:	bd80      	pop	{r7, pc}

0800482c <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800482c:	b5b0      	push	{r4, r5, r7, lr}
 800482e:	b096      	sub	sp, #88	@ 0x58
 8004830:	af02      	add	r7, sp, #8
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004836:	2300      	movs	r3, #0
 8004838:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800483c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8004840:	230c      	movs	r3, #12
 8004842:	2114      	movs	r1, #20
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f003 fd95 	bl	8008374 <VL53L0X_ReadMulti>
 800484a:	4603      	mov	r3, r0
 800484c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 8004850:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8004854:	2b00      	cmp	r3, #0
 8004856:	f040 80c8 	bne.w	80049ea <VL53L0X_GetRangingMeasurementData+0x1be>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	2200      	movs	r2, #0
 800485e:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2200      	movs	r2, #0
 8004864:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8004866:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800486a:	021b      	lsls	r3, r3, #8
 800486c:	b29b      	uxth	r3, r3
 800486e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8004872:	4413      	add	r3, r2
 8004874:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	2200      	movs	r2, #0
 800487c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800487e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004882:	021b      	lsls	r3, r3, #8
 8004884:	b29b      	uxth	r3, r3
 8004886:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800488a:	4413      	add	r3, r2
 800488c:	b29b      	uxth	r3, r3
 800488e:	025b      	lsls	r3, r3, #9
 8004890:	647b      	str	r3, [r7, #68]	@ 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004896:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8004898:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800489c:	021b      	lsls	r3, r3, #8
 800489e:	b29b      	uxth	r3, r3
 80048a0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80048a4:	4413      	add	r3, r2
 80048a6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80048aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80048ae:	025a      	lsls	r2, r3, #9
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 80048b4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80048b8:	021b      	lsls	r3, r3, #8
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80048c0:	4413      	add	r3, r2
 80048c2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80048cc:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 80048ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80048d2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f8b3 314e 	ldrh.w	r3, [r3, #334]	@ 0x14e
 80048dc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 80048e4:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 80048e8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80048ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048ee:	d046      	beq.n	800497e <VL53L0X_GetRangingMeasurementData+0x152>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 80048f0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80048f2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80048f6:	fb02 f303 	mul.w	r3, r2, r3
 80048fa:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80048fe:	4a58      	ldr	r2, [pc, #352]	@ (8004a60 <VL53L0X_GetRangingMeasurementData+0x234>)
 8004900:	fb82 1203 	smull	r1, r2, r2, r3
 8004904:	1192      	asrs	r2, r2, #6
 8004906:	17db      	asrs	r3, r3, #31
 8004908:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800490a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	6a1b      	ldr	r3, [r3, #32]
 8004912:	873b      	strh	r3, [r7, #56]	@ 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	7f1b      	ldrb	r3, [r3, #28]
 8004918:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800491c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004920:	2b00      	cmp	r3, #0
 8004922:	d02c      	beq.n	800497e <VL53L0X_GetRangingMeasurementData+0x152>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 8004924:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004926:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800492a:	fb02 f303 	mul.w	r3, r2, r3
 800492e:	121a      	asrs	r2, r3, #8
					<= 0) {
 8004930:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
				if ((SignalRate
 8004932:	429a      	cmp	r2, r3
 8004934:	d10d      	bne.n	8004952 <VL53L0X_GetRangingMeasurementData+0x126>
					if (RangeFractionalEnable)
 8004936:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800493a:	2b00      	cmp	r3, #0
 800493c:	d004      	beq.n	8004948 <VL53L0X_GetRangingMeasurementData+0x11c>
						XtalkRangeMilliMeter = 8888;
 800493e:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8004942:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004946:	e016      	b.n	8004976 <VL53L0X_GetRangingMeasurementData+0x14a>
					else
						XtalkRangeMilliMeter = 8888
 8004948:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 800494c:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004950:	e011      	b.n	8004976 <VL53L0X_GetRangingMeasurementData+0x14a>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 8004952:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004956:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004958:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800495c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800495e:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8004962:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 8004966:	121b      	asrs	r3, r3, #8
 8004968:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800496a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800496c:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800496e:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 8004972:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 8004976:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800497a:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800497e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00d      	beq.n	80049a2 <VL53L0X_GetRangingMeasurementData+0x176>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 8004986:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800498a:	089b      	lsrs	r3, r3, #2
 800498c:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 8004992:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004996:	b2db      	uxtb	r3, r3
 8004998:	019b      	lsls	r3, r3, #6
 800499a:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	75da      	strb	r2, [r3, #23]
 80049a0:	e006      	b.n	80049b0 <VL53L0X_GetRangingMeasurementData+0x184>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80049a8:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	2200      	movs	r2, #0
 80049ae:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 80049b0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80049b4:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80049b8:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80049bc:	9301      	str	r3, [sp, #4]
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	9300      	str	r3, [sp, #0]
 80049c2:	4613      	mov	r3, r2
 80049c4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f003 f9a4 	bl	8007d14 <VL53L0X_get_pal_range_status>
 80049cc:	4603      	mov	r3, r0
 80049ce:	461a      	mov	r2, r3
 80049d0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80049d4:	4313      	orrs	r3, r2
 80049d6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 80049da:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d103      	bne.n	80049ea <VL53L0X_GetRangingMeasurementData+0x1be>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 80049e2:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80049ea:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d12f      	bne.n	8004a52 <VL53L0X_GetRangingMeasurementData+0x226>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f107 040c 	add.w	r4, r7, #12
 80049f8:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 80049fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80049fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a00:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a04:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 8004a0c:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 8004a0e:	683b      	ldr	r3, [r7, #0]
 8004a10:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 8004a12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 8004a1a:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 8004a20:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 8004a26:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8004a2c:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 8004a32:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 8004a38:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8004a42:	f107 050c 	add.w	r5, r7, #12
 8004a46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004a48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004a4a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004a4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004a52:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	3750      	adds	r7, #80	@ 0x50
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5e:	bf00      	nop
 8004a60:	10624dd3 	.word	0x10624dd3

08004a64 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8004a72:	2100      	movs	r1, #0
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	f7ff f8d1 	bl	8003c1c <VL53L0X_SetDeviceMode>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 8004a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d104      	bne.n	8004a90 <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 8004a86:	6878      	ldr	r0, [r7, #4]
 8004a88:	f7ff fd54 	bl	8004534 <VL53L0X_PerformSingleMeasurement>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 8004a90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d105      	bne.n	8004aa4 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 8004a98:	6839      	ldr	r1, [r7, #0]
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7ff fec6 	bl	800482c <VL53L0X_GetRangingMeasurementData>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 8004aa4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d105      	bne.n	8004ab8 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004aac:	2100      	movs	r1, #0
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f000 f95e 	bl	8004d70 <VL53L0X_ClearInterruptMask>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 8004ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3710      	adds	r7, #16
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b084      	sub	sp, #16
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	4608      	mov	r0, r1
 8004ace:	4611      	mov	r1, r2
 8004ad0:	461a      	mov	r2, r3
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	70fb      	strb	r3, [r7, #3]
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	70bb      	strb	r3, [r7, #2]
 8004ada:	4613      	mov	r3, r2
 8004adc:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 8004ae2:	78fb      	ldrb	r3, [r7, #3]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d002      	beq.n	8004aee <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8004ae8:	23f6      	movs	r3, #246	@ 0xf6
 8004aea:	73fb      	strb	r3, [r7, #15]
 8004aec:	e105      	b.n	8004cfa <VL53L0X_SetGpioConfig+0x236>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 8004aee:	78bb      	ldrb	r3, [r7, #2]
 8004af0:	2b14      	cmp	r3, #20
 8004af2:	d110      	bne.n	8004b16 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8004af4:	7e3b      	ldrb	r3, [r7, #24]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d102      	bne.n	8004b00 <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 8004afa:	2310      	movs	r3, #16
 8004afc:	73bb      	strb	r3, [r7, #14]
 8004afe:	e001      	b.n	8004b04 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 8004b00:	2301      	movs	r3, #1
 8004b02:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 8004b04:	7bbb      	ldrb	r3, [r7, #14]
 8004b06:	461a      	mov	r2, r3
 8004b08:	2184      	movs	r1, #132	@ 0x84
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f003 fcd0 	bl	80084b0 <VL53L0X_WrByte>
 8004b10:	4603      	mov	r3, r0
 8004b12:	73fb      	strb	r3, [r7, #15]
 8004b14:	e0f1      	b.n	8004cfa <VL53L0X_SetGpioConfig+0x236>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8004b16:	78bb      	ldrb	r3, [r7, #2]
 8004b18:	2b15      	cmp	r3, #21
 8004b1a:	f040 8097 	bne.w	8004c4c <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004b1e:	2201      	movs	r2, #1
 8004b20:	21ff      	movs	r1, #255	@ 0xff
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f003 fcc4 	bl	80084b0 <VL53L0X_WrByte>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	7bfb      	ldrb	r3, [r7, #15]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004b32:	2200      	movs	r2, #0
 8004b34:	2100      	movs	r1, #0
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f003 fcba 	bl	80084b0 <VL53L0X_WrByte>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	461a      	mov	r2, r3
 8004b40:	7bfb      	ldrb	r3, [r7, #15]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004b46:	2200      	movs	r2, #0
 8004b48:	21ff      	movs	r1, #255	@ 0xff
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f003 fcb0 	bl	80084b0 <VL53L0X_WrByte>
 8004b50:	4603      	mov	r3, r0
 8004b52:	461a      	mov	r2, r3
 8004b54:	7bfb      	ldrb	r3, [r7, #15]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	2180      	movs	r1, #128	@ 0x80
 8004b5e:	6878      	ldr	r0, [r7, #4]
 8004b60:	f003 fca6 	bl	80084b0 <VL53L0X_WrByte>
 8004b64:	4603      	mov	r3, r0
 8004b66:	461a      	mov	r2, r3
 8004b68:	7bfb      	ldrb	r3, [r7, #15]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 8004b6e:	2202      	movs	r2, #2
 8004b70:	2185      	movs	r1, #133	@ 0x85
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f003 fc9c 	bl	80084b0 <VL53L0X_WrByte>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	7bfb      	ldrb	r3, [r7, #15]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 8004b82:	2204      	movs	r2, #4
 8004b84:	21ff      	movs	r1, #255	@ 0xff
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f003 fc92 	bl	80084b0 <VL53L0X_WrByte>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	461a      	mov	r2, r3
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8004b96:	2200      	movs	r2, #0
 8004b98:	21cd      	movs	r1, #205	@ 0xcd
 8004b9a:	6878      	ldr	r0, [r7, #4]
 8004b9c:	f003 fc88 	bl	80084b0 <VL53L0X_WrByte>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8004baa:	2211      	movs	r2, #17
 8004bac:	21cc      	movs	r1, #204	@ 0xcc
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f003 fc7e 	bl	80084b0 <VL53L0X_WrByte>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 8004bbe:	2207      	movs	r2, #7
 8004bc0:	21ff      	movs	r1, #255	@ 0xff
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f003 fc74 	bl	80084b0 <VL53L0X_WrByte>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	461a      	mov	r2, r3
 8004bcc:	7bfb      	ldrb	r3, [r7, #15]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	21be      	movs	r1, #190	@ 0xbe
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f003 fc6a 	bl	80084b0 <VL53L0X_WrByte>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	461a      	mov	r2, r3
 8004be0:	7bfb      	ldrb	r3, [r7, #15]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8004be6:	2206      	movs	r2, #6
 8004be8:	21ff      	movs	r1, #255	@ 0xff
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f003 fc60 	bl	80084b0 <VL53L0X_WrByte>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	461a      	mov	r2, r3
 8004bf4:	7bfb      	ldrb	r3, [r7, #15]
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8004bfa:	2209      	movs	r2, #9
 8004bfc:	21cc      	movs	r1, #204	@ 0xcc
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f003 fc56 	bl	80084b0 <VL53L0X_WrByte>
 8004c04:	4603      	mov	r3, r0
 8004c06:	461a      	mov	r2, r3
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8004c0e:	2200      	movs	r2, #0
 8004c10:	21ff      	movs	r1, #255	@ 0xff
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f003 fc4c 	bl	80084b0 <VL53L0X_WrByte>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	461a      	mov	r2, r3
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8004c22:	2201      	movs	r2, #1
 8004c24:	21ff      	movs	r1, #255	@ 0xff
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f003 fc42 	bl	80084b0 <VL53L0X_WrByte>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	461a      	mov	r2, r3
 8004c30:	7bfb      	ldrb	r3, [r7, #15]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8004c36:	2200      	movs	r2, #0
 8004c38:	2100      	movs	r1, #0
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f003 fc38 	bl	80084b0 <VL53L0X_WrByte>
 8004c40:	4603      	mov	r3, r0
 8004c42:	461a      	mov	r2, r3
 8004c44:	7bfb      	ldrb	r3, [r7, #15]
 8004c46:	4313      	orrs	r3, r2
 8004c48:	73fb      	strb	r3, [r7, #15]
 8004c4a:	e056      	b.n	8004cfa <VL53L0X_SetGpioConfig+0x236>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 8004c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d120      	bne.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			switch (Functionality) {
 8004c54:	787b      	ldrb	r3, [r7, #1]
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	d81b      	bhi.n	8004c92 <VL53L0X_SetGpioConfig+0x1ce>
 8004c5a:	a201      	add	r2, pc, #4	@ (adr r2, 8004c60 <VL53L0X_SetGpioConfig+0x19c>)
 8004c5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c60:	08004c75 	.word	0x08004c75
 8004c64:	08004c7b 	.word	0x08004c7b
 8004c68:	08004c81 	.word	0x08004c81
 8004c6c:	08004c87 	.word	0x08004c87
 8004c70:	08004c8d 	.word	0x08004c8d
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 8004c74:	2300      	movs	r3, #0
 8004c76:	73bb      	strb	r3, [r7, #14]
				break;
 8004c78:	e00d      	b.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	73bb      	strb	r3, [r7, #14]
				break;
 8004c7e:	e00a      	b.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 8004c80:	2302      	movs	r3, #2
 8004c82:	73bb      	strb	r3, [r7, #14]
				break;
 8004c84:	e007      	b.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 8004c86:	2303      	movs	r3, #3
 8004c88:	73bb      	strb	r3, [r7, #14]
				break;
 8004c8a:	e004      	b.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 8004c8c:	2304      	movs	r3, #4
 8004c8e:	73bb      	strb	r3, [r7, #14]
				break;
 8004c90:	e001      	b.n	8004c96 <VL53L0X_SetGpioConfig+0x1d2>
			default:
				Status =
 8004c92:	23f5      	movs	r3, #245	@ 0xf5
 8004c94:	73fb      	strb	r3, [r7, #15]
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}

		if (Status == VL53L0X_ERROR_NONE)
 8004c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d107      	bne.n	8004cae <VL53L0X_SetGpioConfig+0x1ea>
			Status = VL53L0X_WrByte(Dev,
 8004c9e:	7bbb      	ldrb	r3, [r7, #14]
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	210a      	movs	r1, #10
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f003 fc03 	bl	80084b0 <VL53L0X_WrByte>
 8004caa:	4603      	mov	r3, r0
 8004cac:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 8004cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10f      	bne.n	8004cd6 <VL53L0X_SetGpioConfig+0x212>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8004cb6:	7e3b      	ldrb	r3, [r7, #24]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d102      	bne.n	8004cc2 <VL53L0X_SetGpioConfig+0x1fe>
				data = 0;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	73bb      	strb	r3, [r7, #14]
 8004cc0:	e001      	b.n	8004cc6 <VL53L0X_SetGpioConfig+0x202>
			else
				data = (uint8_t)(1 << 4);
 8004cc2:	2310      	movs	r3, #16
 8004cc4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 8004cc6:	7bbb      	ldrb	r3, [r7, #14]
 8004cc8:	22ef      	movs	r2, #239	@ 0xef
 8004cca:	2184      	movs	r1, #132	@ 0x84
 8004ccc:	6878      	ldr	r0, [r7, #4]
 8004cce:	f003 fc3d 	bl	800854c <VL53L0X_UpdateByte>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 8004cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d103      	bne.n	8004ce6 <VL53L0X_SetGpioConfig+0x222>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	787a      	ldrb	r2, [r7, #1]
 8004ce2:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 8004ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d105      	bne.n	8004cfa <VL53L0X_SetGpioConfig+0x236>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8004cee:	2100      	movs	r1, #0
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f83d 	bl	8004d70 <VL53L0X_ClearInterruptMask>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	3710      	adds	r7, #16
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop

08004d08 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	607a      	str	r2, [r7, #4]
 8004d12:	603b      	str	r3, [r7, #0]
 8004d14:	460b      	mov	r3, r1
 8004d16:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d18:	2300      	movs	r3, #0
 8004d1a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8004d1c:	f107 0314 	add.w	r3, r7, #20
 8004d20:	461a      	mov	r2, r3
 8004d22:	210e      	movs	r1, #14
 8004d24:	68f8      	ldr	r0, [r7, #12]
 8004d26:	f003 fb51 	bl	80083cc <VL53L0X_RdWord>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004d2e:	8abb      	ldrh	r3, [r7, #20]
 8004d30:	045a      	lsls	r2, r3, #17
 8004d32:	4b0e      	ldr	r3, [pc, #56]	@ (8004d6c <VL53L0X_GetInterruptThresholds+0x64>)
 8004d34:	4013      	ands	r3, r2
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 8004d3a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10e      	bne.n	8004d60 <VL53L0X_GetInterruptThresholds+0x58>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 8004d42:	f107 0314 	add.w	r3, r7, #20
 8004d46:	461a      	mov	r2, r3
 8004d48:	210c      	movs	r1, #12
 8004d4a:	68f8      	ldr	r0, [r7, #12]
 8004d4c:	f003 fb3e 	bl	80083cc <VL53L0X_RdWord>
 8004d50:	4603      	mov	r3, r0
 8004d52:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8004d54:	8abb      	ldrh	r3, [r7, #20]
 8004d56:	045a      	lsls	r2, r3, #17
 8004d58:	4b04      	ldr	r3, [pc, #16]	@ (8004d6c <VL53L0X_GetInterruptThresholds+0x64>)
 8004d5a:	4013      	ands	r3, r2
		*pThresholdHigh =
 8004d5c:	683a      	ldr	r2, [r7, #0]
 8004d5e:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8004d60:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	1ffe0000 	.word	0x1ffe0000

08004d70 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b084      	sub	sp, #16
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 8004d7e:	2300      	movs	r3, #0
 8004d80:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 8004d82:	2201      	movs	r2, #1
 8004d84:	210b      	movs	r1, #11
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f003 fb92 	bl	80084b0 <VL53L0X_WrByte>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 8004d90:	2200      	movs	r2, #0
 8004d92:	210b      	movs	r1, #11
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f003 fb8b 	bl	80084b0 <VL53L0X_WrByte>
 8004d9a:	4603      	mov	r3, r0
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	7bfb      	ldrb	r3, [r7, #15]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 8004da4:	f107 030d 	add.w	r3, r7, #13
 8004da8:	461a      	mov	r2, r3
 8004daa:	2113      	movs	r1, #19
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f003 fa86 	bl	80082be <VL53L0X_RdByte>
 8004db2:	4603      	mov	r3, r0
 8004db4:	461a      	mov	r2, r3
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
 8004db8:	4313      	orrs	r3, r2
 8004dba:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 8004dbc:	7bbb      	ldrb	r3, [r7, #14]
 8004dbe:	3301      	adds	r3, #1
 8004dc0:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 8004dc2:	7b7b      	ldrb	r3, [r7, #13]
 8004dc4:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d006      	beq.n	8004dda <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 8004dcc:	7bbb      	ldrb	r3, [r7, #14]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d803      	bhi.n	8004dda <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 8004dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d0d3      	beq.n	8004d82 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 8004dda:	7bbb      	ldrb	r3, [r7, #14]
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d901      	bls.n	8004de4 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8004de0:	23f4      	movs	r3, #244	@ 0xf4
 8004de2:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8004de4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8004dfe:	f107 030e 	add.w	r3, r7, #14
 8004e02:	461a      	mov	r2, r3
 8004e04:	2113      	movs	r1, #19
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f003 fa59 	bl	80082be <VL53L0X_RdByte>
 8004e0c:	4603      	mov	r3, r0
 8004e0e:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 8004e10:	7bbb      	ldrb	r3, [r7, #14]
 8004e12:	f003 0207 	and.w	r2, r3, #7
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 8004e1a:	7bbb      	ldrb	r3, [r7, #14]
 8004e1c:	f003 0318 	and.w	r3, r3, #24
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d001      	beq.n	8004e28 <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 8004e24:	23fa      	movs	r3, #250	@ 0xfa
 8004e26:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 8004e28:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e40:	2300      	movs	r3, #0
 8004e42:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	68b9      	ldr	r1, [r7, #8]
 8004e48:	68f8      	ldr	r0, [r7, #12]
 8004e4a:	f000 fa03 	bl	8005254 <VL53L0X_perform_ref_spad_management>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 8004e52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b084      	sub	sp, #16
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	6078      	str	r0, [r7, #4]
 8004e66:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 8004e6c:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8004e70:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 8004e72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e76:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 8004e78:	f107 0308 	add.w	r3, r7, #8
 8004e7c:	461a      	mov	r2, r3
 8004e7e:	2128      	movs	r1, #40	@ 0x28
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f003 faa3 	bl	80083cc <VL53L0X_RdWord>
 8004e86:	4603      	mov	r3, r0
 8004e88:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 8004e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d11e      	bne.n	8004ed0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8004e92:	893b      	ldrh	r3, [r7, #8]
 8004e94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 8004e9c:	893b      	ldrh	r3, [r7, #8]
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004ea4:	429a      	cmp	r2, r3
 8004ea6:	dd0b      	ble.n	8004ec0 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 8004ea8:	893a      	ldrh	r2, [r7, #8]
 8004eaa:	897b      	ldrh	r3, [r7, #10]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	b21b      	sxth	r3, r3
 8004eb2:	461a      	mov	r2, r3
					* 250;
 8004eb4:	23fa      	movs	r3, #250	@ 0xfa
 8004eb6:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	601a      	str	r2, [r3, #0]
 8004ebe:	e007      	b.n	8004ed0 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 8004ec0:	893b      	ldrh	r3, [r7, #8]
 8004ec2:	b21b      	sxth	r3, r3
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	23fa      	movs	r3, #250	@ 0xfa
 8004ec8:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	601a      	str	r2, [r3, #0]

	}

	return Status;
 8004ed0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3710      	adds	r7, #16
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b08b      	sub	sp, #44	@ 0x2c
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	607a      	str	r2, [r7, #4]
 8004ee8:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 8004eea:	2308      	movs	r3, #8
 8004eec:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004ef8:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	69bb      	ldr	r3, [r7, #24]
 8004efe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f02:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	69ba      	ldr	r2, [r7, #24]
 8004f08:	fbb3 f2f2 	udiv	r2, r3, r2
 8004f0c:	69b9      	ldr	r1, [r7, #24]
 8004f0e:	fb01 f202 	mul.w	r2, r1, r2
 8004f12:	1a9b      	subs	r3, r3, r2
 8004f14:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f1a:	e030      	b.n	8004f7e <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 8004f20:	68fa      	ldr	r2, [r7, #12]
 8004f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f24:	4413      	add	r3, r2
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 8004f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d11e      	bne.n	8004f70 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 8004f32:	7ffa      	ldrb	r2, [r7, #31]
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	fa42 f303 	asr.w	r3, r2, r3
 8004f3a:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 8004f40:	e016      	b.n	8004f70 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 8004f42:	7ffb      	ldrb	r3, [r7, #31]
 8004f44:	f003 0301 	and.w	r3, r3, #1
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d00b      	beq.n	8004f64 <get_next_good_spad+0x88>
				success = 1;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 8004f50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	fb03 f202 	mul.w	r2, r3, r2
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	4413      	add	r3, r2
 8004f5c:	461a      	mov	r2, r3
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	601a      	str	r2, [r3, #0]
				break;
 8004f62:	e009      	b.n	8004f78 <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 8004f64:	7ffb      	ldrb	r3, [r7, #31]
 8004f66:	085b      	lsrs	r3, r3, #1
 8004f68:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 8004f6a:	6a3b      	ldr	r3, [r7, #32]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 8004f70:	6a3a      	ldr	r2, [r7, #32]
 8004f72:	69bb      	ldr	r3, [r7, #24]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d3e4      	bcc.n	8004f42 <get_next_good_spad+0x66>
				coarseIndex++) {
 8004f78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7a:	3301      	adds	r3, #1
 8004f7c:	627b      	str	r3, [r7, #36]	@ 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8004f7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f80:	68bb      	ldr	r3, [r7, #8]
 8004f82:	429a      	cmp	r2, r3
 8004f84:	d202      	bcs.n	8004f8c <get_next_good_spad+0xb0>
 8004f86:	7fbb      	ldrb	r3, [r7, #30]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d0c7      	beq.n	8004f1c <get_next_good_spad+0x40>
		}
	}
}
 8004f8c:	bf00      	nop
 8004f8e:	372c      	adds	r7, #44	@ 0x2c
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b085      	sub	sp, #20
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8004faa:	4a07      	ldr	r2, [pc, #28]	@ (8004fc8 <is_aperture+0x30>)
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d101      	bne.n	8004fba <is_aperture+0x22>
		isAperture = 0;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	3714      	adds	r7, #20
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc6:	4770      	bx	lr
 8004fc8:	2000043c 	.word	0x2000043c

08004fcc <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b089      	sub	sp, #36	@ 0x24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 8004fdc:	2308      	movs	r3, #8
 8004fde:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fe8:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	69ba      	ldr	r2, [r7, #24]
 8004fee:	fbb3 f2f2 	udiv	r2, r3, r2
 8004ff2:	69b9      	ldr	r1, [r7, #24]
 8004ff4:	fb01 f202 	mul.w	r2, r1, r2
 8004ff8:	1a9b      	subs	r3, r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 8004ffc:	697a      	ldr	r2, [r7, #20]
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	429a      	cmp	r2, r3
 8005002:	d302      	bcc.n	800500a <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005004:	23ce      	movs	r3, #206	@ 0xce
 8005006:	77fb      	strb	r3, [r7, #31]
 8005008:	e010      	b.n	800502c <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	4413      	add	r3, r2
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	b25a      	sxtb	r2, r3
 8005014:	2101      	movs	r1, #1
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	fa01 f303 	lsl.w	r3, r1, r3
 800501c:	b25b      	sxtb	r3, r3
 800501e:	4313      	orrs	r3, r2
 8005020:	b259      	sxtb	r1, r3
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	4413      	add	r3, r2
 8005028:	b2ca      	uxtb	r2, r1
 800502a:	701a      	strb	r2, [r3, #0]

	return status;
 800502c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8005030:	4618      	mov	r0, r3
 8005032:	3724      	adds	r7, #36	@ 0x24
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 8005046:	2306      	movs	r3, #6
 8005048:	683a      	ldr	r2, [r7, #0]
 800504a:	21b0      	movs	r1, #176	@ 0xb0
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f003 f961 	bl	8008314 <VL53L0X_WriteMulti>
 8005052:	4603      	mov	r3, r0
 8005054:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 8005056:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}

08005062 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 8005062:	b580      	push	{r7, lr}
 8005064:	b084      	sub	sp, #16
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
 800506a:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800506c:	2306      	movs	r3, #6
 800506e:	683a      	ldr	r2, [r7, #0]
 8005070:	21b0      	movs	r1, #176	@ 0xb0
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f003 f97e 	bl	8008374 <VL53L0X_ReadMulti>
 8005078:	4603      	mov	r3, r0
 800507a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800507c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005080:	4618      	mov	r0, r3
 8005082:	3710      	adds	r7, #16
 8005084:	46bd      	mov	sp, r7
 8005086:	bd80      	pop	{r7, pc}

08005088 <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08c      	sub	sp, #48	@ 0x30
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	607a      	str	r2, [r7, #4]
 8005092:	603b      	str	r3, [r7, #0]
 8005094:	460b      	mov	r3, r1
 8005096:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8005098:	2300      	movs	r3, #0
 800509a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800509e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050a0:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 80050a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050a4:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80050a6:	2300      	movs	r3, #0
 80050a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80050aa:	e02b      	b.n	8005104 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 80050ac:	f107 031c 	add.w	r3, r7, #28
 80050b0:	6a3a      	ldr	r2, [r7, #32]
 80050b2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7ff ff11 	bl	8004edc <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050c0:	d103      	bne.n	80050ca <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80050c2:	23ce      	movs	r3, #206	@ 0xce
 80050c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80050c8:	e020      	b.n	800510c <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	461a      	mov	r2, r3
 80050ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050d0:	4413      	add	r3, r2
 80050d2:	4618      	mov	r0, r3
 80050d4:	f7ff ff60 	bl	8004f98 <is_aperture>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	7afb      	ldrb	r3, [r7, #11]
 80050de:	4293      	cmp	r3, r2
 80050e0:	d003      	beq.n	80050ea <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 80050e2:	23ce      	movs	r3, #206	@ 0xce
 80050e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			break;
 80050e8:	e010      	b.n	800510c <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 80050ea:	69fb      	ldr	r3, [r7, #28]
 80050ec:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 80050ee:	6a3a      	ldr	r2, [r7, #32]
 80050f0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80050f2:	6838      	ldr	r0, [r7, #0]
 80050f4:	f7ff ff6a 	bl	8004fcc <enable_spad_bit>
		currentSpad++;
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	3301      	adds	r3, #1
 80050fc:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 80050fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005100:	3301      	adds	r3, #1
 8005102:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005104:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005106:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005108:	429a      	cmp	r2, r3
 800510a:	d3cf      	bcc.n	80050ac <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800510c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800510e:	6a3a      	ldr	r2, [r7, #32]
 8005110:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 8005112:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8005116:	2b00      	cmp	r3, #0
 8005118:	d106      	bne.n	8005128 <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800511a:	6839      	ldr	r1, [r7, #0]
 800511c:	68f8      	ldr	r0, [r7, #12]
 800511e:	f7ff ff8d 	bl	800503c <set_ref_spad_map>
 8005122:	4603      	mov	r3, r0
 8005124:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 8005128:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800512c:	2b00      	cmp	r3, #0
 800512e:	d121      	bne.n	8005174 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 8005130:	f107 0314 	add.w	r3, r7, #20
 8005134:	4619      	mov	r1, r3
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f7ff ff93 	bl	8005062 <get_ref_spad_map>
 800513c:	4603      	mov	r3, r0
 800513e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

		i = 0;
 8005142:	2300      	movs	r3, #0
 8005144:	627b      	str	r3, [r7, #36]	@ 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 8005146:	e011      	b.n	800516c <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 8005148:	683a      	ldr	r2, [r7, #0]
 800514a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800514c:	4413      	add	r3, r2
 800514e:	781a      	ldrb	r2, [r3, #0]
 8005150:	f107 0114 	add.w	r1, r7, #20
 8005154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005156:	440b      	add	r3, r1
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	429a      	cmp	r2, r3
 800515c:	d003      	beq.n	8005166 <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800515e:	23ce      	movs	r3, #206	@ 0xce
 8005160:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8005164:	e006      	b.n	8005174 <enable_ref_spads+0xec>
			}
			i++;
 8005166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005168:	3301      	adds	r3, #1
 800516a:	627b      	str	r3, [r7, #36]	@ 0x24
		while (i < size) {
 800516c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800516e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005170:	429a      	cmp	r2, r3
 8005172:	d3e9      	bcc.n	8005148 <enable_ref_spads+0xc0>
		}
	}
	return status;
 8005174:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8005178:	4618      	mov	r0, r3
 800517a:	3730      	adds	r7, #48	@ 0x30
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 8005180:	b580      	push	{r7, lr}
 8005182:	b08a      	sub	sp, #40	@ 0x28
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
 8005188:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800518a:	2300      	movs	r3, #0
 800518c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 8005190:	2300      	movs	r3, #0
 8005192:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800519c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 80051a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d107      	bne.n	80051b8 <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 80051a8:	22c0      	movs	r2, #192	@ 0xc0
 80051aa:	2101      	movs	r1, #1
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f003 f97f 	bl	80084b0 <VL53L0X_WrByte>
 80051b2:	4603      	mov	r3, r0
 80051b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 80051b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d108      	bne.n	80051d2 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 80051c0:	f107 0308 	add.w	r3, r7, #8
 80051c4:	4619      	mov	r1, r3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f7ff fc4c 	bl	8004a64 <VL53L0X_PerformSingleRangingMeasurement>
 80051cc:	4603      	mov	r3, r0
 80051ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 80051d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d107      	bne.n	80051ea <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80051da:	2201      	movs	r2, #1
 80051dc:	21ff      	movs	r1, #255	@ 0xff
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f003 f966 	bl	80084b0 <VL53L0X_WrByte>
 80051e4:	4603      	mov	r3, r0
 80051e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE)
 80051ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d107      	bne.n	8005202 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 80051f2:	683a      	ldr	r2, [r7, #0]
 80051f4:	21b6      	movs	r1, #182	@ 0xb6
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f003 f8e8 	bl	80083cc <VL53L0X_RdWord>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 8005202:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800520a:	2200      	movs	r2, #0
 800520c:	21ff      	movs	r1, #255	@ 0xff
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f003 f94e 	bl	80084b0 <VL53L0X_WrByte>
 8005214:	4603      	mov	r3, r0
 8005216:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800521a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800521e:	2b00      	cmp	r3, #0
 8005220:	d112      	bne.n	8005248 <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005222:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005226:	461a      	mov	r2, r3
 8005228:	2101      	movs	r1, #1
 800522a:	6878      	ldr	r0, [r7, #4]
 800522c:	f003 f940 	bl	80084b0 <VL53L0X_WrByte>
 8005230:	4603      	mov	r3, r0
 8005232:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 8005236:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800523a:	2b00      	cmp	r3, #0
 800523c:	d104      	bne.n	8005248 <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8005244:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
	}

	return status;
 8005248:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800524c:	4618      	mov	r0, r3
 800524e:	3728      	adds	r7, #40	@ 0x28
 8005250:	46bd      	mov	sp, r7
 8005252:	bd80      	pop	{r7, pc}

08005254 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 8005254:	b590      	push	{r4, r7, lr}
 8005256:	b09d      	sub	sp, #116	@ 0x74
 8005258:	af06      	add	r7, sp, #24
 800525a:	60f8      	str	r0, [r7, #12]
 800525c:	60b9      	str	r1, [r7, #8]
 800525e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005260:	2300      	movs	r3, #0
 8005262:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 8005266:	23b4      	movs	r3, #180	@ 0xb4
 8005268:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
	uint32_t minimumSpadCount = 3;
 800526c:	2303      	movs	r3, #3
 800526e:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t maxSpadCount = 44;
 8005270:	232c      	movs	r3, #44	@ 0x2c
 8005272:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t currentSpadIndex = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	653b      	str	r3, [r7, #80]	@ 0x50
	uint32_t lastSpadIndex = 0;
 8005278:	2300      	movs	r3, #0
 800527a:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800527c:	2300      	movs	r3, #0
 800527e:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8005280:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8005284:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 8005286:	2300      	movs	r3, #0
 8005288:	64fb      	str	r3, [r7, #76]	@ 0x4c
	uint32_t index = 0;
 800528a:	2300      	movs	r3, #0
 800528c:	64bb      	str	r3, [r7, #72]	@ 0x48
	uint32_t spadArraySize = 6;
 800528e:	2306      	movs	r3, #6
 8005290:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t signalRateDiff = 0;
 8005292:	2300      	movs	r3, #0
 8005294:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t lastSignalRateDiff = 0;
 8005296:	2300      	movs	r3, #0
 8005298:	647b      	str	r3, [r7, #68]	@ 0x44
	uint8_t complete = 0;
 800529a:	2300      	movs	r3, #0
 800529c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	uint8_t VhvSettings = 0;
 80052a0:	2300      	movs	r3, #0
 80052a2:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 80052a4:	2300      	movs	r3, #0
 80052a6:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 80052a8:	2300      	movs	r3, #0
 80052aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint8_t	 isApertureSpads_int = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 80052b8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 80052ba:	2300      	movs	r3, #0
 80052bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052be:	e009      	b.n	80052d4 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052c4:	4413      	add	r3, r2
 80052c6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80052ca:	2200      	movs	r2, #0
 80052cc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 80052ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80052d0:	3301      	adds	r3, #1
 80052d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052d8:	429a      	cmp	r2, r3
 80052da:	d3f1      	bcc.n	80052c0 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80052dc:	2201      	movs	r2, #1
 80052de:	21ff      	movs	r1, #255	@ 0xff
 80052e0:	68f8      	ldr	r0, [r7, #12]
 80052e2:	f003 f8e5 	bl	80084b0 <VL53L0X_WrByte>
 80052e6:	4603      	mov	r3, r0
 80052e8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 80052ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d107      	bne.n	8005304 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 80052f4:	2200      	movs	r2, #0
 80052f6:	214f      	movs	r1, #79	@ 0x4f
 80052f8:	68f8      	ldr	r0, [r7, #12]
 80052fa:	f003 f8d9 	bl	80084b0 <VL53L0X_WrByte>
 80052fe:	4603      	mov	r3, r0
 8005300:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 8005304:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005308:	2b00      	cmp	r3, #0
 800530a:	d107      	bne.n	800531c <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800530c:	222c      	movs	r2, #44	@ 0x2c
 800530e:	214e      	movs	r1, #78	@ 0x4e
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f003 f8cd 	bl	80084b0 <VL53L0X_WrByte>
 8005316:	4603      	mov	r3, r0
 8005318:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800531c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005320:	2b00      	cmp	r3, #0
 8005322:	d107      	bne.n	8005334 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005324:	2200      	movs	r2, #0
 8005326:	21ff      	movs	r1, #255	@ 0xff
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f003 f8c1 	bl	80084b0 <VL53L0X_WrByte>
 800532e:	4603      	mov	r3, r0
 8005330:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

	if (Status == VL53L0X_ERROR_NONE)
 8005334:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005338:	2b00      	cmp	r3, #0
 800533a:	d109      	bne.n	8005350 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800533c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005340:	461a      	mov	r2, r3
 8005342:	21b6      	movs	r1, #182	@ 0xb6
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f003 f8b3 	bl	80084b0 <VL53L0X_WrByte>
 800534a:	4603      	mov	r3, r0
 800534c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 8005350:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005354:	2b00      	cmp	r3, #0
 8005356:	d107      	bne.n	8005368 <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 8005358:	2200      	movs	r2, #0
 800535a:	2180      	movs	r1, #128	@ 0x80
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f003 f8a7 	bl	80084b0 <VL53L0X_WrByte>
 8005362:	4603      	mov	r3, r0
 8005364:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 8005368:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800536c:	2b00      	cmp	r3, #0
 800536e:	d10a      	bne.n	8005386 <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 8005370:	f107 0210 	add.w	r2, r7, #16
 8005374:	f107 0111 	add.w	r1, r7, #17
 8005378:	2300      	movs	r3, #0
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f000 fbbb 	bl	8005af6 <VL53L0X_perform_ref_calibration>
 8005380:	4603      	mov	r3, r0
 8005382:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 8005386:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 800538a:	2b00      	cmp	r3, #0
 800538c:	d121      	bne.n	80053d2 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800538e:	2300      	movs	r3, #0
 8005390:	653b      	str	r3, [r7, #80]	@ 0x50
		lastSpadIndex = currentSpadIndex;
 8005392:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005394:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 8005396:	2300      	movs	r3, #0
 8005398:	64fb      	str	r3, [r7, #76]	@ 0x4c
		Status = enable_ref_spads(Dev,
 800539a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800539c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f503 7492 	add.w	r4, r3, #292	@ 0x124
		Status = enable_ref_spads(Dev,
 80053aa:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80053ae:	f107 0218 	add.w	r2, r7, #24
 80053b2:	9204      	str	r2, [sp, #16]
 80053b4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80053b6:	9203      	str	r2, [sp, #12]
 80053b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80053ba:	9202      	str	r2, [sp, #8]
 80053bc:	9301      	str	r3, [sp, #4]
 80053be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053c0:	9300      	str	r3, [sp, #0]
 80053c2:	4623      	mov	r3, r4
 80053c4:	4602      	mov	r2, r0
 80053c6:	68f8      	ldr	r0, [r7, #12]
 80053c8:	f7ff fe5e 	bl	8005088 <enable_ref_spads>
 80053cc:	4603      	mov	r3, r0
 80053ce:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80053d2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d174      	bne.n	80054c4 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	653b      	str	r3, [r7, #80]	@ 0x50

		Status = perform_ref_signal_measurement(Dev,
 80053de:	f107 0312 	add.w	r3, r7, #18
 80053e2:	4619      	mov	r1, r3
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f7ff fecb 	bl	8005180 <perform_ref_signal_measurement>
 80053ea:	4603      	mov	r3, r0
 80053ec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 80053f0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d161      	bne.n	80054bc <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 80053f8:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 80053fa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d25d      	bcs.n	80054bc <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 8005400:	2300      	movs	r3, #0
 8005402:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005404:	e009      	b.n	800541a <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800540a:	4413      	add	r3, r2
 800540c:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005410:	2200      	movs	r2, #0
 8005412:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 8005414:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005416:	3301      	adds	r3, #1
 8005418:	64bb      	str	r3, [r7, #72]	@ 0x48
 800541a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800541c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800541e:	429a      	cmp	r2, r3
 8005420:	d3f1      	bcc.n	8005406 <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 8005422:	e002      	b.n	800542a <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 8005424:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005426:	3301      	adds	r3, #1
 8005428:	653b      	str	r3, [r7, #80]	@ 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800542a:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800542e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005430:	4413      	add	r3, r2
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff fdb0 	bl	8004f98 <is_aperture>
 8005438:	4603      	mov	r3, r0
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800543a:	2b00      	cmp	r3, #0
 800543c:	d103      	bne.n	8005446 <VL53L0X_perform_ref_spad_management+0x1f2>
 800543e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005442:	429a      	cmp	r2, r3
 8005444:	d3ee      	bcc.n	8005424 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 8005446:	2301      	movs	r3, #1
 8005448:	64fb      	str	r3, [r7, #76]	@ 0x4c

			Status = enable_ref_spads(Dev,
 800544a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800544c:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f503 7492 	add.w	r4, r3, #292	@ 0x124
			Status = enable_ref_spads(Dev,
 800545a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 800545e:	f107 0218 	add.w	r2, r7, #24
 8005462:	9204      	str	r2, [sp, #16]
 8005464:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005466:	9203      	str	r2, [sp, #12]
 8005468:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800546a:	9202      	str	r2, [sp, #8]
 800546c:	9301      	str	r3, [sp, #4]
 800546e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005470:	9300      	str	r3, [sp, #0]
 8005472:	4623      	mov	r3, r4
 8005474:	4602      	mov	r2, r0
 8005476:	68f8      	ldr	r0, [r7, #12]
 8005478:	f7ff fe06 	bl	8005088 <enable_ref_spads>
 800547c:	4603      	mov	r3, r0
 800547e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 8005482:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005486:	2b00      	cmp	r3, #0
 8005488:	d11b      	bne.n	80054c2 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	653b      	str	r3, [r7, #80]	@ 0x50
				Status = perform_ref_signal_measurement(Dev,
 800548e:	f107 0312 	add.w	r3, r7, #18
 8005492:	4619      	mov	r1, r3
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	f7ff fe73 	bl	8005180 <perform_ref_signal_measurement>
 800549a:	4603      	mov	r3, r0
 800549c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 80054a0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d10c      	bne.n	80054c2 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 80054a8:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 80054aa:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d208      	bcs.n	80054c2 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 80054b0:	2301      	movs	r3, #1
 80054b2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
					refSpadCount_int = minimumSpadCount;
 80054b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 80054ba:	e002      	b.n	80054c2 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 80054bc:	2300      	movs	r3, #0
 80054be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054c0:	e000      	b.n	80054c4 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 80054c2:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 80054c4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f040 80af 	bne.w	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 80054ce:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 80054d0:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80054d2:	429a      	cmp	r2, r3
 80054d4:	f240 80aa 	bls.w	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 80054d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80054da:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		refSpadCount_int	= minimumSpadCount;
 80054de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054e0:	63fb      	str	r3, [r7, #60]	@ 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 80054e8:	f107 031c 	add.w	r3, r7, #28
 80054ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80054ee:	4618      	mov	r0, r3
 80054f0:	f017 fd0d 	bl	801cf0e <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 80054f4:	8a7b      	ldrh	r3, [r7, #18]
 80054f6:	461a      	mov	r2, r3
 80054f8:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	bfb8      	it	lt
 8005500:	425b      	neglt	r3, r3
 8005502:	647b      	str	r3, [r7, #68]	@ 0x44
			targetRefRate);
		complete = 0;
 8005504:	2300      	movs	r3, #0
 8005506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

		while (!complete) {
 800550a:	e086      	b.n	800561a <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
			get_next_good_spad(
 8005512:	f107 0314 	add.w	r3, r7, #20
 8005516:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005518:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800551a:	f7ff fcdf 	bl	8004edc <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800551e:	697b      	ldr	r3, [r7, #20]
 8005520:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005524:	d103      	bne.n	800552e <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8005526:	23ce      	movs	r3, #206	@ 0xce
 8005528:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 800552c:	e07e      	b.n	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800552e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005530:	3301      	adds	r3, #1
 8005532:	63fb      	str	r3, [r7, #60]	@ 0x3c

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 8005534:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	4413      	add	r3, r2
 800553c:	4618      	mov	r0, r3
 800553e:	f7ff fd2b 	bl	8004f98 <is_aperture>
 8005542:	4603      	mov	r3, r0
 8005544:	461a      	mov	r2, r3
 8005546:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005548:	4293      	cmp	r3, r2
 800554a:	d003      	beq.n	8005554 <VL53L0X_perform_ref_spad_management+0x300>
					needAptSpads) {
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800554c:	23ce      	movs	r3, #206	@ 0xce
 800554e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
				break;
 8005552:	e06b      	b.n	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			currentSpadIndex = nextGoodSpad;
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	653b      	str	r3, [r7, #80]	@ 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
			Status = enable_spad_bit(
 800555e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005560:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005562:	4618      	mov	r0, r3
 8005564:	f7ff fd32 	bl	8004fcc <enable_spad_bit>
 8005568:	4603      	mov	r3, r0
 800556a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800556e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10c      	bne.n	8005590 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 8005576:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005578:	3301      	adds	r3, #1
 800557a:	653b      	str	r3, [r7, #80]	@ 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
				Status = set_ref_spad_map(Dev,
 8005582:	4619      	mov	r1, r3
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f7ff fd59 	bl	800503c <set_ref_spad_map>
 800558a:	4603      	mov	r3, r0
 800558c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 8005590:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005594:	2b00      	cmp	r3, #0
 8005596:	d146      	bne.n	8005626 <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 8005598:	f107 0312 	add.w	r3, r7, #18
 800559c:	4619      	mov	r1, r3
 800559e:	68f8      	ldr	r0, [r7, #12]
 80055a0:	f7ff fdee 	bl	8005180 <perform_ref_signal_measurement>
 80055a4:	4603      	mov	r3, r0
 80055a6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 80055aa:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d13b      	bne.n	800562a <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80055b2:	8a7b      	ldrh	r3, [r7, #18]
 80055b4:	461a      	mov	r2, r3
 80055b6:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bfb8      	it	lt
 80055be:	425b      	neglt	r3, r3
 80055c0:	627b      	str	r3, [r7, #36]	@ 0x24

			if (peakSignalRateRef > targetRefRate) {
 80055c2:	8a7b      	ldrh	r3, [r7, #18]
 80055c4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d21c      	bcs.n	8005604 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 80055ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055ce:	429a      	cmp	r2, r3
 80055d0:	d914      	bls.n	80055fc <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 80055d2:	f107 031c 	add.w	r3, r7, #28
 80055d6:	4619      	mov	r1, r3
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f7ff fd2f 	bl	800503c <set_ref_spad_map>
 80055de:	4603      	mov	r3, r0
 80055e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
					memcpy(
 80055ea:	f107 011c 	add.w	r1, r7, #28
 80055ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055f0:	4618      	mov	r0, r3
 80055f2:	f017 fc8c 	bl	801cf0e <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 80055f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055f8:	3b01      	subs	r3, #1
 80055fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
				}
				complete = 1;
 80055fc:	2301      	movs	r3, #1
 80055fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005602:	e00a      	b.n	800561a <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 8005604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005606:	647b      	str	r3, [r7, #68]	@ 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f503 7192 	add.w	r1, r3, #292	@ 0x124
				memcpy(lastSpadArray,
 800560e:	f107 031c 	add.w	r3, r7, #28
 8005612:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005614:	4618      	mov	r0, r3
 8005616:	f017 fc7a 	bl	801cf0e <memcpy>
		while (!complete) {
 800561a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800561e:	2b00      	cmp	r3, #0
 8005620:	f43f af74 	beq.w	800550c <VL53L0X_perform_ref_spad_management+0x2b8>
 8005624:	e002      	b.n	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 8005626:	bf00      	nop
 8005628:	e000      	b.n	800562c <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800562a:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800562c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8005630:	2b00      	cmp	r3, #0
 8005632:	d115      	bne.n	8005660 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005638:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8005640:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2201      	movs	r2, #1
 8005646:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	b2da      	uxtb	r2, r3
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	781a      	ldrb	r2, [r3, #0]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 8005660:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8005664:	4618      	mov	r0, r3
 8005666:	375c      	adds	r7, #92	@ 0x5c
 8005668:	46bd      	mov	sp, r7
 800566a:	bd90      	pop	{r4, r7, pc}

0800566c <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800566c:	b590      	push	{r4, r7, lr}
 800566e:	b093      	sub	sp, #76	@ 0x4c
 8005670:	af06      	add	r7, sp, #24
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	4613      	mov	r3, r2
 8005678:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800567a:	2300      	movs	r3, #0
 800567c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint32_t currentSpadIndex = 0;
 8005680:	2300      	movs	r3, #0
 8005682:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint8_t startSelect = 0xB4;
 8005684:	23b4      	movs	r3, #180	@ 0xb4
 8005686:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t spadArraySize = 6;
 800568a:	2306      	movs	r3, #6
 800568c:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800568e:	232c      	movs	r3, #44	@ 0x2c
 8005690:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005692:	2201      	movs	r2, #1
 8005694:	21ff      	movs	r1, #255	@ 0xff
 8005696:	68f8      	ldr	r0, [r7, #12]
 8005698:	f002 ff0a 	bl	80084b0 <VL53L0X_WrByte>
 800569c:	4603      	mov	r3, r0
 800569e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80056a2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d107      	bne.n	80056ba <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 80056aa:	2200      	movs	r2, #0
 80056ac:	214f      	movs	r1, #79	@ 0x4f
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f002 fefe 	bl	80084b0 <VL53L0X_WrByte>
 80056b4:	4603      	mov	r3, r0
 80056b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 80056ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d107      	bne.n	80056d2 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 80056c2:	222c      	movs	r2, #44	@ 0x2c
 80056c4:	214e      	movs	r1, #78	@ 0x4e
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f002 fef2 	bl	80084b0 <VL53L0X_WrByte>
 80056cc:	4603      	mov	r3, r0
 80056ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 80056d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d107      	bne.n	80056ea <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80056da:	2200      	movs	r2, #0
 80056dc:	21ff      	movs	r1, #255	@ 0xff
 80056de:	68f8      	ldr	r0, [r7, #12]
 80056e0:	f002 fee6 	bl	80084b0 <VL53L0X_WrByte>
 80056e4:	4603      	mov	r3, r0
 80056e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 80056ea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d109      	bne.n	8005706 <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 80056f2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80056f6:	461a      	mov	r2, r3
 80056f8:	21b6      	movs	r1, #182	@ 0xb6
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f002 fed8 	bl	80084b0 <VL53L0X_WrByte>
 8005700:	4603      	mov	r3, r0
 8005702:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 8005706:	2300      	movs	r3, #0
 8005708:	627b      	str	r3, [r7, #36]	@ 0x24
 800570a:	e009      	b.n	8005720 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800570c:	68fa      	ldr	r2, [r7, #12]
 800570e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005710:	4413      	add	r3, r2
 8005712:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8005716:	2200      	movs	r2, #0
 8005718:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800571a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571c:	3301      	adds	r3, #1
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005720:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	429a      	cmp	r2, r3
 8005726:	d3f1      	bcc.n	800570c <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 8005728:	79fb      	ldrb	r3, [r7, #7]
 800572a:	2b00      	cmp	r3, #0
 800572c:	d011      	beq.n	8005752 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800572e:	e002      	b.n	8005736 <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	3301      	adds	r3, #1
 8005734:	62bb      	str	r3, [r7, #40]	@ 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8005736:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800573a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800573c:	4413      	add	r3, r2
 800573e:	4618      	mov	r0, r3
 8005740:	f7ff fc2a 	bl	8004f98 <is_aperture>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d103      	bne.n	8005752 <VL53L0X_set_reference_spads+0xe6>
 800574a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	429a      	cmp	r2, r3
 8005750:	d3ee      	bcc.n	8005730 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f503 7492 	add.w	r4, r3, #292	@ 0x124
	Status = enable_ref_spads(Dev,
 800575e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005762:	79f9      	ldrb	r1, [r7, #7]
 8005764:	f107 0214 	add.w	r2, r7, #20
 8005768:	9204      	str	r2, [sp, #16]
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	9203      	str	r2, [sp, #12]
 800576e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005770:	9202      	str	r2, [sp, #8]
 8005772:	9301      	str	r3, [sp, #4]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	9300      	str	r3, [sp, #0]
 8005778:	4623      	mov	r3, r4
 800577a:	4602      	mov	r2, r0
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f7ff fc83 	bl	8005088 <enable_ref_spads>
 8005782:	4603      	mov	r3, r0
 8005784:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 8005788:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800578c:	2b00      	cmp	r3, #0
 800578e:	d10c      	bne.n	80057aa <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	b2da      	uxtb	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	79fa      	ldrb	r2, [r7, #7]
 80057a6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 80057aa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3734      	adds	r7, #52	@ 0x34
 80057b2:	46bd      	mov	sp, r7
 80057b4:	bd90      	pop	{r4, r7, pc}

080057b6 <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 80057b6:	b580      	push	{r7, lr}
 80057b8:	b084      	sub	sp, #16
 80057ba:	af00      	add	r7, sp, #0
 80057bc:	6078      	str	r0, [r7, #4]
 80057be:	460b      	mov	r3, r1
 80057c0:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80057c2:	2300      	movs	r3, #0
 80057c4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80057c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d10a      	bne.n	80057e4 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80057ce:	78fb      	ldrb	r3, [r7, #3]
 80057d0:	f043 0301 	orr.w	r3, r3, #1
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	461a      	mov	r2, r3
 80057d8:	2100      	movs	r1, #0
 80057da:	6878      	ldr	r0, [r7, #4]
 80057dc:	f002 fe68 	bl	80084b0 <VL53L0X_WrByte>
 80057e0:	4603      	mov	r3, r0
 80057e2:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 80057e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d104      	bne.n	80057f6 <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 80057ec:	6878      	ldr	r0, [r7, #4]
 80057ee:	f000 f9bf 	bl	8005b70 <VL53L0X_measurement_poll_for_completion>
 80057f2:	4603      	mov	r3, r0
 80057f4:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 80057f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d105      	bne.n	800580a <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80057fe:	2100      	movs	r1, #0
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f7ff fab5 	bl	8004d70 <VL53L0X_ClearInterruptMask>
 8005806:	4603      	mov	r3, r0
 8005808:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800580a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d106      	bne.n	8005820 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8005812:	2200      	movs	r2, #0
 8005814:	2100      	movs	r1, #0
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f002 fe4a 	bl	80084b0 <VL53L0X_WrByte>
 800581c:	4603      	mov	r3, r0
 800581e:	73fb      	strb	r3, [r7, #15]

	return Status;
 8005820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005824:	4618      	mov	r0, r3
 8005826:	3710      	adds	r7, #16
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b084      	sub	sp, #16
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	4608      	mov	r0, r1
 8005836:	4611      	mov	r1, r2
 8005838:	461a      	mov	r2, r3
 800583a:	4603      	mov	r3, r0
 800583c:	70fb      	strb	r3, [r7, #3]
 800583e:	460b      	mov	r3, r1
 8005840:	70bb      	strb	r3, [r7, #2]
 8005842:	4613      	mov	r3, r2
 8005844:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005846:	2300      	movs	r3, #0
 8005848:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800584a:	2300      	movs	r3, #0
 800584c:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800584e:	2201      	movs	r2, #1
 8005850:	21ff      	movs	r1, #255	@ 0xff
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f002 fe2c 	bl	80084b0 <VL53L0X_WrByte>
 8005858:	4603      	mov	r3, r0
 800585a:	461a      	mov	r2, r3
 800585c:	7bfb      	ldrb	r3, [r7, #15]
 800585e:	4313      	orrs	r3, r2
 8005860:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005862:	2200      	movs	r2, #0
 8005864:	2100      	movs	r1, #0
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f002 fe22 	bl	80084b0 <VL53L0X_WrByte>
 800586c:	4603      	mov	r3, r0
 800586e:	461a      	mov	r2, r3
 8005870:	7bfb      	ldrb	r3, [r7, #15]
 8005872:	4313      	orrs	r3, r2
 8005874:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005876:	2200      	movs	r2, #0
 8005878:	21ff      	movs	r1, #255	@ 0xff
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f002 fe18 	bl	80084b0 <VL53L0X_WrByte>
 8005880:	4603      	mov	r3, r0
 8005882:	461a      	mov	r2, r3
 8005884:	7bfb      	ldrb	r3, [r7, #15]
 8005886:	4313      	orrs	r3, r2
 8005888:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800588a:	78fb      	ldrb	r3, [r7, #3]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01e      	beq.n	80058ce <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 8005890:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d009      	beq.n	80058ac <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8005898:	69ba      	ldr	r2, [r7, #24]
 800589a:	21cb      	movs	r1, #203	@ 0xcb
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f002 fd0e 	bl	80082be <VL53L0X_RdByte>
 80058a2:	4603      	mov	r3, r0
 80058a4:	461a      	mov	r2, r3
 80058a6:	7bfb      	ldrb	r3, [r7, #15]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80058ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d02a      	beq.n	800590a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80058b4:	f107 030e 	add.w	r3, r7, #14
 80058b8:	461a      	mov	r2, r3
 80058ba:	21ee      	movs	r1, #238	@ 0xee
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f002 fcfe 	bl	80082be <VL53L0X_RdByte>
 80058c2:	4603      	mov	r3, r0
 80058c4:	461a      	mov	r2, r3
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	73fb      	strb	r3, [r7, #15]
 80058cc:	e01d      	b.n	800590a <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 80058ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00a      	beq.n	80058ec <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80058d6:	78bb      	ldrb	r3, [r7, #2]
 80058d8:	461a      	mov	r2, r3
 80058da:	21cb      	movs	r1, #203	@ 0xcb
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	f002 fde7 	bl	80084b0 <VL53L0X_WrByte>
 80058e2:	4603      	mov	r3, r0
 80058e4:	461a      	mov	r2, r3
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 80058ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d00a      	beq.n	800590a <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 80058f4:	787b      	ldrb	r3, [r7, #1]
 80058f6:	2280      	movs	r2, #128	@ 0x80
 80058f8:	21ee      	movs	r1, #238	@ 0xee
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f002 fe26 	bl	800854c <VL53L0X_UpdateByte>
 8005900:	4603      	mov	r3, r0
 8005902:	461a      	mov	r2, r3
 8005904:	7bfb      	ldrb	r3, [r7, #15]
 8005906:	4313      	orrs	r3, r2
 8005908:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800590a:	2201      	movs	r2, #1
 800590c:	21ff      	movs	r1, #255	@ 0xff
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f002 fdce 	bl	80084b0 <VL53L0X_WrByte>
 8005914:	4603      	mov	r3, r0
 8005916:	461a      	mov	r2, r3
 8005918:	7bfb      	ldrb	r3, [r7, #15]
 800591a:	4313      	orrs	r3, r2
 800591c:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800591e:	2201      	movs	r2, #1
 8005920:	2100      	movs	r1, #0
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f002 fdc4 	bl	80084b0 <VL53L0X_WrByte>
 8005928:	4603      	mov	r3, r0
 800592a:	461a      	mov	r2, r3
 800592c:	7bfb      	ldrb	r3, [r7, #15]
 800592e:	4313      	orrs	r3, r2
 8005930:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8005932:	2200      	movs	r2, #0
 8005934:	21ff      	movs	r1, #255	@ 0xff
 8005936:	6878      	ldr	r0, [r7, #4]
 8005938:	f002 fdba 	bl	80084b0 <VL53L0X_WrByte>
 800593c:	4603      	mov	r3, r0
 800593e:	461a      	mov	r2, r3
 8005940:	7bfb      	ldrb	r3, [r7, #15]
 8005942:	4313      	orrs	r3, r2
 8005944:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 8005946:	7bbb      	ldrb	r3, [r7, #14]
 8005948:	f023 0310 	bic.w	r3, r3, #16
 800594c:	b2da      	uxtb	r2, r3
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	701a      	strb	r2, [r3, #0]

	return Status;
 8005952:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b08a      	sub	sp, #40	@ 0x28
 8005962:	af04      	add	r7, sp, #16
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	60b9      	str	r1, [r7, #8]
 8005968:	4611      	mov	r1, r2
 800596a:	461a      	mov	r2, r3
 800596c:	460b      	mov	r3, r1
 800596e:	71fb      	strb	r3, [r7, #7]
 8005970:	4613      	mov	r3, r2
 8005972:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005974:	2300      	movs	r3, #0
 8005976:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005978:	2300      	movs	r3, #0
 800597a:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800597c:	2300      	movs	r3, #0
 800597e:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005980:	2300      	movs	r3, #0
 8005982:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 8005984:	2300      	movs	r3, #0
 8005986:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005988:	79bb      	ldrb	r3, [r7, #6]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8005994:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8005996:	2201      	movs	r2, #1
 8005998:	2101      	movs	r1, #1
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f002 fd88 	bl	80084b0 <VL53L0X_WrByte>
 80059a0:	4603      	mov	r3, r0
 80059a2:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 80059a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d105      	bne.n	80059b8 <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80059ac:	2140      	movs	r1, #64	@ 0x40
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7ff ff01 	bl	80057b6 <VL53L0X_perform_single_ref_calibration>
 80059b4:	4603      	mov	r3, r0
 80059b6:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80059b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d115      	bne.n	80059ec <VL53L0X_perform_vhv_calibration+0x8e>
 80059c0:	79fb      	ldrb	r3, [r7, #7]
 80059c2:	2b01      	cmp	r3, #1
 80059c4:	d112      	bne.n	80059ec <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 80059c6:	7d39      	ldrb	r1, [r7, #20]
 80059c8:	7d7a      	ldrb	r2, [r7, #21]
 80059ca:	2300      	movs	r3, #0
 80059cc:	9303      	str	r3, [sp, #12]
 80059ce:	2301      	movs	r3, #1
 80059d0:	9302      	str	r3, [sp, #8]
 80059d2:	f107 0313 	add.w	r3, r7, #19
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	9300      	str	r3, [sp, #0]
 80059dc:	460b      	mov	r3, r1
 80059de:	2101      	movs	r1, #1
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f7ff ff23 	bl	800582c <VL53L0X_ref_calibration_io>
 80059e6:	4603      	mov	r3, r0
 80059e8:	75fb      	strb	r3, [r7, #23]
 80059ea:	e002      	b.n	80059f2 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	2200      	movs	r2, #0
 80059f0:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80059f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d112      	bne.n	8005a20 <VL53L0X_perform_vhv_calibration+0xc2>
 80059fa:	79bb      	ldrb	r3, [r7, #6]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d00f      	beq.n	8005a20 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005a00:	7dbb      	ldrb	r3, [r7, #22]
 8005a02:	461a      	mov	r2, r3
 8005a04:	2101      	movs	r1, #1
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f002 fd52 	bl	80084b0 <VL53L0X_WrByte>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005a10:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d103      	bne.n	8005a20 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	7dba      	ldrb	r2, [r7, #22]
 8005a1c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8005a20:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	3718      	adds	r7, #24
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b08a      	sub	sp, #40	@ 0x28
 8005a30:	af04      	add	r7, sp, #16
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	4611      	mov	r1, r2
 8005a38:	461a      	mov	r2, r3
 8005a3a:	460b      	mov	r3, r1
 8005a3c:	71fb      	strb	r3, [r7, #7]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005a42:	2300      	movs	r3, #0
 8005a44:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005a46:	2300      	movs	r3, #0
 8005a48:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 8005a52:	79bb      	ldrb	r3, [r7, #6]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d003      	beq.n	8005a60 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8005a5e:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8005a60:	2202      	movs	r2, #2
 8005a62:	2101      	movs	r1, #1
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f002 fd23 	bl	80084b0 <VL53L0X_WrByte>
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 8005a6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d105      	bne.n	8005a82 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8005a76:	2100      	movs	r1, #0
 8005a78:	68f8      	ldr	r0, [r7, #12]
 8005a7a:	f7ff fe9c 	bl	80057b6 <VL53L0X_perform_single_ref_calibration>
 8005a7e:	4603      	mov	r3, r0
 8005a80:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8005a82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d115      	bne.n	8005ab6 <VL53L0X_perform_phase_calibration+0x8a>
 8005a8a:	79fb      	ldrb	r3, [r7, #7]
 8005a8c:	2b01      	cmp	r3, #1
 8005a8e:	d112      	bne.n	8005ab6 <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 8005a90:	7d39      	ldrb	r1, [r7, #20]
 8005a92:	7d7a      	ldrb	r2, [r7, #21]
 8005a94:	2301      	movs	r3, #1
 8005a96:	9303      	str	r3, [sp, #12]
 8005a98:	2300      	movs	r3, #0
 8005a9a:	9302      	str	r3, [sp, #8]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	9301      	str	r3, [sp, #4]
 8005aa0:	f107 0313 	add.w	r3, r7, #19
 8005aa4:	9300      	str	r3, [sp, #0]
 8005aa6:	460b      	mov	r3, r1
 8005aa8:	2101      	movs	r1, #1
 8005aaa:	68f8      	ldr	r0, [r7, #12]
 8005aac:	f7ff febe 	bl	800582c <VL53L0X_ref_calibration_io>
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	75fb      	strb	r3, [r7, #23]
 8005ab4:	e002      	b.n	8005abc <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8005abc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d112      	bne.n	8005aea <VL53L0X_perform_phase_calibration+0xbe>
 8005ac4:	79bb      	ldrb	r3, [r7, #6]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d00f      	beq.n	8005aea <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005aca:	7dbb      	ldrb	r3, [r7, #22]
 8005acc:	461a      	mov	r2, r3
 8005ace:	2101      	movs	r1, #1
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f002 fced 	bl	80084b0 <VL53L0X_WrByte>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005ada:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d103      	bne.n	8005aea <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	7dba      	ldrb	r2, [r7, #22]
 8005ae6:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8005aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3718      	adds	r7, #24
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b086      	sub	sp, #24
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	60f8      	str	r0, [r7, #12]
 8005afe:	60b9      	str	r1, [r7, #8]
 8005b00:	607a      	str	r2, [r7, #4]
 8005b02:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b04:	2300      	movs	r3, #0
 8005b06:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8005b12:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 8005b14:	78fa      	ldrb	r2, [r7, #3]
 8005b16:	2300      	movs	r3, #0
 8005b18:	68b9      	ldr	r1, [r7, #8]
 8005b1a:	68f8      	ldr	r0, [r7, #12]
 8005b1c:	f7ff ff1f 	bl	800595e <VL53L0X_perform_vhv_calibration>
 8005b20:	4603      	mov	r3, r0
 8005b22:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 8005b24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d107      	bne.n	8005b3c <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 8005b2c:	78fa      	ldrb	r2, [r7, #3]
 8005b2e:	2300      	movs	r3, #0
 8005b30:	6879      	ldr	r1, [r7, #4]
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	f7ff ff7a 	bl	8005a2c <VL53L0X_perform_phase_calibration>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 8005b3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d10f      	bne.n	8005b64 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 8005b44:	7dbb      	ldrb	r3, [r7, #22]
 8005b46:	461a      	mov	r2, r3
 8005b48:	2101      	movs	r1, #1
 8005b4a:	68f8      	ldr	r0, [r7, #12]
 8005b4c:	f002 fcb0 	bl	80084b0 <VL53L0X_WrByte>
 8005b50:	4603      	mov	r3, r0
 8005b52:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 8005b54:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d103      	bne.n	8005b64 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	7dba      	ldrb	r2, [r7, #22]
 8005b60:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

	}

	return Status;
 8005b64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3718      	adds	r7, #24
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 8005b80:	2300      	movs	r3, #0
 8005b82:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005b84:	f107 030f 	add.w	r3, r7, #15
 8005b88:	4619      	mov	r1, r3
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f7fe fe0e 	bl	80047ac <VL53L0X_GetMeasurementDataReady>
 8005b90:	4603      	mov	r3, r0
 8005b92:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 8005b94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10f      	bne.n	8005bbc <VL53L0X_measurement_poll_for_completion+0x4c>
			break; /* the error is set */

		if (NewDataReady == 1)
 8005b9c:	7bfb      	ldrb	r3, [r7, #15]
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d00e      	beq.n	8005bc0 <VL53L0X_measurement_poll_for_completion+0x50>
			break; /* done note that status == 0 */

		LoopNb++;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	2bc7      	cmp	r3, #199	@ 0xc7
 8005bac:	d902      	bls.n	8005bb4 <VL53L0X_measurement_poll_for_completion+0x44>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005bae:	23f9      	movs	r3, #249	@ 0xf9
 8005bb0:	75fb      	strb	r3, [r7, #23]
			break;
 8005bb2:	e006      	b.n	8005bc2 <VL53L0X_measurement_poll_for_completion+0x52>
		}

		VL53L0X_PollingDelay(Dev);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f002 fcfd 	bl	80085b4 <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8005bba:	e7e3      	b.n	8005b84 <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 8005bbc:	bf00      	nop
 8005bbe:	e000      	b.n	8005bc2 <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */
 8005bc0:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 8005bc2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	3718      	adds	r7, #24
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bd80      	pop	{r7, pc}

08005bce <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	4603      	mov	r3, r0
 8005bd6:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8005bdc:	79fb      	ldrb	r3, [r7, #7]
 8005bde:	3301      	adds	r3, #1
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	005b      	lsls	r3, r3, #1
 8005be4:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 8005be6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	3714      	adds	r7, #20
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b085      	sub	sp, #20
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 8005c02:	79fb      	ldrb	r3, [r7, #7]
 8005c04:	085b      	lsrs	r3, r3, #1
 8005c06:	b2db      	uxtb	r3, r3
 8005c08:	3b01      	subs	r3, #1
 8005c0a:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3714      	adds	r7, #20
 8005c12:	46bd      	mov	sp, r7
 8005c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c18:	4770      	bx	lr

08005c1a <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b085      	sub	sp, #20
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 8005c22:	2300      	movs	r3, #0
 8005c24:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 8005c26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005c2a:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 8005c2c:	e002      	b.n	8005c34 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	089b      	lsrs	r3, r3, #2
 8005c32:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8005c34:	68ba      	ldr	r2, [r7, #8]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d8f8      	bhi.n	8005c2e <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 8005c3c:	e017      	b.n	8005c6e <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	68bb      	ldr	r3, [r7, #8]
 8005c42:	4413      	add	r3, r2
 8005c44:	687a      	ldr	r2, [r7, #4]
 8005c46:	429a      	cmp	r2, r3
 8005c48:	d30b      	bcc.n	8005c62 <VL53L0X_isqrt+0x48>
			num -= res + bit;
 8005c4a:	68fa      	ldr	r2, [r7, #12]
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	4413      	add	r3, r2
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	1ad3      	subs	r3, r2, r3
 8005c54:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	085b      	lsrs	r3, r3, #1
 8005c5a:	68ba      	ldr	r2, [r7, #8]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	60fb      	str	r3, [r7, #12]
 8005c60:	e002      	b.n	8005c68 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	085b      	lsrs	r3, r3, #1
 8005c66:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	089b      	lsrs	r3, r3, #2
 8005c6c:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1e4      	bne.n	8005c3e <VL53L0X_isqrt+0x24>
	}

	return res;
 8005c74:	68fb      	ldr	r3, [r7, #12]
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3714      	adds	r7, #20
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b086      	sub	sp, #24
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8005c8e:	2200      	movs	r2, #0
 8005c90:	2183      	movs	r1, #131	@ 0x83
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f002 fc0c 	bl	80084b0 <VL53L0X_WrByte>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	7dfb      	ldrb	r3, [r7, #23]
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 8005ca2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d11c      	bne.n	8005ce4 <VL53L0X_device_read_strobe+0x62>
		LoopNb = 0;
 8005caa:	2300      	movs	r3, #0
 8005cac:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8005cae:	f107 030f 	add.w	r3, r7, #15
 8005cb2:	461a      	mov	r2, r3
 8005cb4:	2183      	movs	r1, #131	@ 0x83
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f002 fb01 	bl	80082be <VL53L0X_RdByte>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8005cc0:	7bfb      	ldrb	r3, [r7, #15]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d109      	bne.n	8005cda <VL53L0X_device_read_strobe+0x58>
 8005cc6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d105      	bne.n	8005cda <VL53L0X_device_read_strobe+0x58>
					break;

			LoopNb = LoopNb + 1;
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8005cd4:	693b      	ldr	r3, [r7, #16]
 8005cd6:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cd8:	d9e9      	bls.n	8005cae <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cde:	d901      	bls.n	8005ce4 <VL53L0X_device_read_strobe+0x62>
			Status = VL53L0X_ERROR_TIME_OUT;
 8005ce0:	23f9      	movs	r3, #249	@ 0xf9
 8005ce2:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	2183      	movs	r1, #131	@ 0x83
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f002 fbe1 	bl	80084b0 <VL53L0X_WrByte>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	7dfb      	ldrb	r3, [r7, #23]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 8005cf8:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}

08005d04 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b098      	sub	sp, #96	@ 0x60
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
 8005d0c:	460b      	mov	r3, r1
 8005d0e:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8005d10:	2300      	movs	r3, #0
 8005d12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 8005d16:	2300      	movs	r3, #0
 8005d18:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	uint8_t ReferenceSpadType = 0;
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
	uint32_t PartUIDUpper = 0;
 8005d22:	2300      	movs	r3, #0
 8005d24:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PartUIDLower = 0;
 8005d26:	2300      	movs	r3, #0
 8005d28:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t OffsetFixed1104_mm = 0;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	64bb      	str	r3, [r7, #72]	@ 0x48
	int16_t OffsetMicroMeters = 0;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8005d34:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8005d38:	647b      	str	r3, [r7, #68]	@ 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	657b      	str	r3, [r7, #84]	@ 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	653b      	str	r3, [r7, #80]	@ 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8005d42:	2300      	movs	r3, #0
 8005d44:	643b      	str	r3, [r7, #64]	@ 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8005d4c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 8005d50:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005d54:	2b07      	cmp	r3, #7
 8005d56:	f000 8408 	beq.w	800656a <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	2180      	movs	r1, #128	@ 0x80
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f002 fba6 	bl	80084b0 <VL53L0X_WrByte>
 8005d64:	4603      	mov	r3, r0
 8005d66:	461a      	mov	r2, r3
 8005d68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8005d72:	2201      	movs	r2, #1
 8005d74:	21ff      	movs	r1, #255	@ 0xff
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f002 fb9a 	bl	80084b0 <VL53L0X_WrByte>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	461a      	mov	r2, r3
 8005d80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	2100      	movs	r1, #0
 8005d8e:	6878      	ldr	r0, [r7, #4]
 8005d90:	f002 fb8e 	bl	80084b0 <VL53L0X_WrByte>
 8005d94:	4603      	mov	r3, r0
 8005d96:	461a      	mov	r2, r3
 8005d98:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8005da2:	2206      	movs	r2, #6
 8005da4:	21ff      	movs	r1, #255	@ 0xff
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f002 fb82 	bl	80084b0 <VL53L0X_WrByte>
 8005dac:	4603      	mov	r3, r0
 8005dae:	461a      	mov	r2, r3
 8005db0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005db4:	4313      	orrs	r3, r2
 8005db6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8005dba:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	2183      	movs	r1, #131	@ 0x83
 8005dc2:	6878      	ldr	r0, [r7, #4]
 8005dc4:	f002 fa7b 	bl	80082be <VL53L0X_RdByte>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	461a      	mov	r2, r3
 8005dcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 8005dd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005dda:	f043 0304 	orr.w	r3, r3, #4
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	461a      	mov	r2, r3
 8005de2:	2183      	movs	r1, #131	@ 0x83
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f002 fb63 	bl	80084b0 <VL53L0X_WrByte>
 8005dea:	4603      	mov	r3, r0
 8005dec:	461a      	mov	r2, r3
 8005dee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005df2:	4313      	orrs	r3, r2
 8005df4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8005df8:	2207      	movs	r2, #7
 8005dfa:	21ff      	movs	r1, #255	@ 0xff
 8005dfc:	6878      	ldr	r0, [r7, #4]
 8005dfe:	f002 fb57 	bl	80084b0 <VL53L0X_WrByte>
 8005e02:	4603      	mov	r3, r0
 8005e04:	461a      	mov	r2, r3
 8005e06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8005e10:	2201      	movs	r2, #1
 8005e12:	2181      	movs	r1, #129	@ 0x81
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f002 fb4b 	bl	80084b0 <VL53L0X_WrByte>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e22:	4313      	orrs	r3, r2
 8005e24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f002 fbc3 	bl	80085b4 <VL53L0X_PollingDelay>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	461a      	mov	r2, r3
 8005e32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	2180      	movs	r1, #128	@ 0x80
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f002 fb35 	bl	80084b0 <VL53L0X_WrByte>
 8005e46:	4603      	mov	r3, r0
 8005e48:	461a      	mov	r2, r3
 8005e4a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (((option & 1) == 1) &&
 8005e54:	78fb      	ldrb	r3, [r7, #3]
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 8098 	beq.w	8005f90 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8005e60:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005e64:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	f040 8091 	bne.w	8005f90 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8005e6e:	226b      	movs	r2, #107	@ 0x6b
 8005e70:	2194      	movs	r1, #148	@ 0x94
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f002 fb1c 	bl	80084b0 <VL53L0X_WrByte>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e80:	4313      	orrs	r3, r2
 8005e82:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	f7ff fefb 	bl	8005c82 <VL53L0X_device_read_strobe>
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	461a      	mov	r2, r3
 8005e90:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005e94:	4313      	orrs	r3, r2
 8005e96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005e9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	2190      	movs	r1, #144	@ 0x90
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f002 fac8 	bl	8008438 <VL53L0X_RdDWord>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	461a      	mov	r2, r3
 8005eac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8005eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eb8:	0a1b      	lsrs	r3, r3, #8
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ec0:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec6:	0bdb      	lsrs	r3, r3, #15
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	f003 0301 	and.w	r3, r3, #1
 8005ece:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8005ed2:	2224      	movs	r2, #36	@ 0x24
 8005ed4:	2194      	movs	r1, #148	@ 0x94
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f002 faea 	bl	80084b0 <VL53L0X_WrByte>
 8005edc:	4603      	mov	r3, r0
 8005ede:	461a      	mov	r2, r3
 8005ee0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7ff fec9 	bl	8005c82 <VL53L0X_device_read_strobe>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005efe:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005f02:	461a      	mov	r2, r3
 8005f04:	2190      	movs	r1, #144	@ 0x90
 8005f06:	6878      	ldr	r0, [r7, #4]
 8005f08:	f002 fa96 	bl	8008438 <VL53L0X_RdDWord>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	461a      	mov	r2, r3
 8005f10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005f14:	4313      	orrs	r3, r2
 8005f16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 8005f1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f1c:	0e1b      	lsrs	r3, r3, #24
 8005f1e:	b2db      	uxtb	r3, r3
 8005f20:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 8005f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f24:	0c1b      	lsrs	r3, r3, #16
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 8005f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f2c:	0a1b      	lsrs	r3, r3, #8
 8005f2e:	b2db      	uxtb	r3, r3
 8005f30:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8005f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8005f38:	2225      	movs	r2, #37	@ 0x25
 8005f3a:	2194      	movs	r1, #148	@ 0x94
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f002 fab7 	bl	80084b0 <VL53L0X_WrByte>
 8005f42:	4603      	mov	r3, r0
 8005f44:	461a      	mov	r2, r3
 8005f46:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f7ff fe96 	bl	8005c82 <VL53L0X_device_read_strobe>
 8005f56:	4603      	mov	r3, r0
 8005f58:	461a      	mov	r2, r3
 8005f5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8005f64:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005f68:	461a      	mov	r2, r3
 8005f6a:	2190      	movs	r1, #144	@ 0x90
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f002 fa63 	bl	8008438 <VL53L0X_RdDWord>
 8005f72:	4603      	mov	r3, r0
 8005f74:	461a      	mov	r2, r3
 8005f76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 8005f80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f82:	0e1b      	lsrs	r3, r3, #24
 8005f84:	b2db      	uxtb	r3, r3
 8005f86:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 8005f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f8a:	0c1b      	lsrs	r3, r3, #16
 8005f8c:	b2db      	uxtb	r3, r3
 8005f8e:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 8005f90:	78fb      	ldrb	r3, [r7, #3]
 8005f92:	f003 0302 	and.w	r3, r3, #2
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	f000 8189 	beq.w	80062ae <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 8005f9c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005fa0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f040 8182 	bne.w	80062ae <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8005faa:	2202      	movs	r2, #2
 8005fac:	2194      	movs	r1, #148	@ 0x94
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f002 fa7e 	bl	80084b0 <VL53L0X_WrByte>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	461a      	mov	r2, r3
 8005fb8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f7ff fe5d 	bl	8005c82 <VL53L0X_device_read_strobe>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	461a      	mov	r2, r3
 8005fcc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005fd0:	4313      	orrs	r3, r2
 8005fd2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8005fd6:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8005fda:	461a      	mov	r2, r3
 8005fdc:	2190      	movs	r1, #144	@ 0x90
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f002 f96d 	bl	80082be <VL53L0X_RdByte>
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	461a      	mov	r2, r3
 8005fe8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8005fec:	4313      	orrs	r3, r2
 8005fee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8005ff2:	227b      	movs	r2, #123	@ 0x7b
 8005ff4:	2194      	movs	r1, #148	@ 0x94
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f002 fa5a 	bl	80084b0 <VL53L0X_WrByte>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	461a      	mov	r2, r3
 8006000:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006004:	4313      	orrs	r3, r2
 8006006:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7ff fe39 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006010:	4603      	mov	r3, r0
 8006012:	461a      	mov	r2, r3
 8006014:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006018:	4313      	orrs	r3, r2
 800601a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800601e:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8006022:	461a      	mov	r2, r3
 8006024:	2190      	movs	r1, #144	@ 0x90
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f002 f949 	bl	80082be <VL53L0X_RdByte>
 800602c:	4603      	mov	r3, r0
 800602e:	461a      	mov	r2, r3
 8006030:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006034:	4313      	orrs	r3, r2
 8006036:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800603a:	2277      	movs	r2, #119	@ 0x77
 800603c:	2194      	movs	r1, #148	@ 0x94
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f002 fa36 	bl	80084b0 <VL53L0X_WrByte>
 8006044:	4603      	mov	r3, r0
 8006046:	461a      	mov	r2, r3
 8006048:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800604c:	4313      	orrs	r3, r2
 800604e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006052:	6878      	ldr	r0, [r7, #4]
 8006054:	f7ff fe15 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006058:	4603      	mov	r3, r0
 800605a:	461a      	mov	r2, r3
 800605c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006060:	4313      	orrs	r3, r2
 8006062:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006066:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800606a:	461a      	mov	r2, r3
 800606c:	2190      	movs	r1, #144	@ 0x90
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f002 f9e2 	bl	8008438 <VL53L0X_RdDWord>
 8006074:	4603      	mov	r3, r0
 8006076:	461a      	mov	r2, r3
 8006078:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800607c:	4313      	orrs	r3, r2
 800607e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8006082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006084:	0e5b      	lsrs	r3, r3, #25
 8006086:	b2db      	uxtb	r3, r3
 8006088:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800608c:	b2db      	uxtb	r3, r3
 800608e:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8006090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006092:	0c9b      	lsrs	r3, r3, #18
 8006094:	b2db      	uxtb	r3, r3
 8006096:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800609a:	b2db      	uxtb	r3, r3
 800609c:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800609e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a0:	0adb      	lsrs	r3, r3, #11
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80060ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ae:	091b      	lsrs	r3, r3, #4
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80060ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	00db      	lsls	r3, r3, #3
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 80060cc:	2278      	movs	r2, #120	@ 0x78
 80060ce:	2194      	movs	r1, #148	@ 0x94
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f002 f9ed 	bl	80084b0 <VL53L0X_WrByte>
 80060d6:	4603      	mov	r3, r0
 80060d8:	461a      	mov	r2, r3
 80060da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80060de:	4313      	orrs	r3, r2
 80060e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f7ff fdcc 	bl	8005c82 <VL53L0X_device_read_strobe>
 80060ea:	4603      	mov	r3, r0
 80060ec:	461a      	mov	r2, r3
 80060ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80060f2:	4313      	orrs	r3, r2
 80060f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80060f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80060fc:	461a      	mov	r2, r3
 80060fe:	2190      	movs	r1, #144	@ 0x90
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f002 f999 	bl	8008438 <VL53L0X_RdDWord>
 8006106:	4603      	mov	r3, r0
 8006108:	461a      	mov	r2, r3
 800610a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800610e:	4313      	orrs	r3, r2
 8006110:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 8006114:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006116:	0f5b      	lsrs	r3, r3, #29
 8006118:	b2db      	uxtb	r3, r3
 800611a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800611e:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 8006120:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006124:	4413      	add	r3, r2
 8006126:	b2db      	uxtb	r3, r3
 8006128:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800612a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612c:	0d9b      	lsrs	r3, r3, #22
 800612e:	b2db      	uxtb	r3, r3
 8006130:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006134:	b2db      	uxtb	r3, r3
 8006136:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8006138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613a:	0bdb      	lsrs	r3, r3, #15
 800613c:	b2db      	uxtb	r3, r3
 800613e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006142:	b2db      	uxtb	r3, r3
 8006144:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8006146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006148:	0a1b      	lsrs	r3, r3, #8
 800614a:	b2db      	uxtb	r3, r3
 800614c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006150:	b2db      	uxtb	r3, r3
 8006152:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8006154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006156:	085b      	lsrs	r3, r3, #1
 8006158:	b2db      	uxtb	r3, r3
 800615a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800615e:	b2db      	uxtb	r3, r3
 8006160:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8006162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006164:	b2db      	uxtb	r3, r3
 8006166:	019b      	lsls	r3, r3, #6
 8006168:	b2db      	uxtb	r3, r3
 800616a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800616e:	b2db      	uxtb	r3, r3
 8006170:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8006174:	2279      	movs	r2, #121	@ 0x79
 8006176:	2194      	movs	r1, #148	@ 0x94
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f002 f999 	bl	80084b0 <VL53L0X_WrByte>
 800617e:	4603      	mov	r3, r0
 8006180:	461a      	mov	r2, r3
 8006182:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006186:	4313      	orrs	r3, r2
 8006188:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f7ff fd78 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006192:	4603      	mov	r3, r0
 8006194:	461a      	mov	r2, r3
 8006196:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800619a:	4313      	orrs	r3, r2
 800619c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80061a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80061a4:	461a      	mov	r2, r3
 80061a6:	2190      	movs	r1, #144	@ 0x90
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f002 f945 	bl	8008438 <VL53L0X_RdDWord>
 80061ae:	4603      	mov	r3, r0
 80061b0:	461a      	mov	r2, r3
 80061b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 80061bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061be:	0e9b      	lsrs	r3, r3, #26
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061c6:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 80061c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80061cc:	4413      	add	r3, r2
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 80061d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d4:	0cdb      	lsrs	r3, r3, #19
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 80061e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e2:	0b1b      	lsrs	r3, r3, #12
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 80061ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f0:	095b      	lsrs	r3, r3, #5
 80061f2:	b2db      	uxtb	r3, r3
 80061f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 80061fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	b2db      	uxtb	r3, r3
 8006204:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8006208:	b2db      	uxtb	r3, r3
 800620a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800620e:	227a      	movs	r2, #122	@ 0x7a
 8006210:	2194      	movs	r1, #148	@ 0x94
 8006212:	6878      	ldr	r0, [r7, #4]
 8006214:	f002 f94c 	bl	80084b0 <VL53L0X_WrByte>
 8006218:	4603      	mov	r3, r0
 800621a:	461a      	mov	r2, r3
 800621c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006220:	4313      	orrs	r3, r2
 8006222:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7ff fd2b 	bl	8005c82 <VL53L0X_device_read_strobe>
 800622c:	4603      	mov	r3, r0
 800622e:	461a      	mov	r2, r3
 8006230:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006234:	4313      	orrs	r3, r2
 8006236:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800623a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800623e:	461a      	mov	r2, r3
 8006240:	2190      	movs	r1, #144	@ 0x90
 8006242:	6878      	ldr	r0, [r7, #4]
 8006244:	f002 f8f8 	bl	8008438 <VL53L0X_RdDWord>
 8006248:	4603      	mov	r3, r0
 800624a:	461a      	mov	r2, r3
 800624c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006250:	4313      	orrs	r3, r2
 8006252:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 8006256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006258:	0f9b      	lsrs	r3, r3, #30
 800625a:	b2db      	uxtb	r3, r3
 800625c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006260:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 8006262:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8006266:	4413      	add	r3, r2
 8006268:	b2db      	uxtb	r3, r3
 800626a:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800626c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800626e:	0ddb      	lsrs	r3, r3, #23
 8006270:	b2db      	uxtb	r3, r3
 8006272:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006276:	b2db      	uxtb	r3, r3
 8006278:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800627a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800627c:	0c1b      	lsrs	r3, r3, #16
 800627e:	b2db      	uxtb	r3, r3
 8006280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006284:	b2db      	uxtb	r3, r3
 8006286:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8006288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800628a:	0a5b      	lsrs	r3, r3, #9
 800628c:	b2db      	uxtb	r3, r3
 800628e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006292:	b2db      	uxtb	r3, r3
 8006294:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8006298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800629a:	089b      	lsrs	r3, r3, #2
 800629c:	b2db      	uxtb	r3, r3
 800629e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
			ProductId[18] = '\0';
 80062a8:	2300      	movs	r3, #0
 80062aa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		}

		if (((option & 4) == 4) &&
 80062ae:	78fb      	ldrb	r3, [r7, #3]
 80062b0:	f003 0304 	and.w	r3, r3, #4
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f000 80f1 	beq.w	800649c <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 80062ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80062be:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	f040 80ea 	bne.w	800649c <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80062c8:	227b      	movs	r2, #123	@ 0x7b
 80062ca:	2194      	movs	r1, #148	@ 0x94
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f002 f8ef 	bl	80084b0 <VL53L0X_WrByte>
 80062d2:	4603      	mov	r3, r0
 80062d4:	461a      	mov	r2, r3
 80062d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80062da:	4313      	orrs	r3, r2
 80062dc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f7ff fcce 	bl	8005c82 <VL53L0X_device_read_strobe>
 80062e6:	4603      	mov	r3, r0
 80062e8:	461a      	mov	r2, r3
 80062ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80062ee:	4313      	orrs	r3, r2
 80062f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80062f4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80062f8:	461a      	mov	r2, r3
 80062fa:	2190      	movs	r1, #144	@ 0x90
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f002 f89b 	bl	8008438 <VL53L0X_RdDWord>
 8006302:	4603      	mov	r3, r0
 8006304:	461a      	mov	r2, r3
 8006306:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800630a:	4313      	orrs	r3, r2
 800630c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8006310:	227c      	movs	r2, #124	@ 0x7c
 8006312:	2194      	movs	r1, #148	@ 0x94
 8006314:	6878      	ldr	r0, [r7, #4]
 8006316:	f002 f8cb 	bl	80084b0 <VL53L0X_WrByte>
 800631a:	4603      	mov	r3, r0
 800631c:	461a      	mov	r2, r3
 800631e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006322:	4313      	orrs	r3, r2
 8006324:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f7ff fcaa 	bl	8005c82 <VL53L0X_device_read_strobe>
 800632e:	4603      	mov	r3, r0
 8006330:	461a      	mov	r2, r3
 8006332:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006336:	4313      	orrs	r3, r2
 8006338:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800633c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006340:	461a      	mov	r2, r3
 8006342:	2190      	movs	r1, #144	@ 0x90
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f002 f877 	bl	8008438 <VL53L0X_RdDWord>
 800634a:	4603      	mov	r3, r0
 800634c:	461a      	mov	r2, r3
 800634e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006352:	4313      	orrs	r3, r2
 8006354:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8006358:	2273      	movs	r2, #115	@ 0x73
 800635a:	2194      	movs	r1, #148	@ 0x94
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f002 f8a7 	bl	80084b0 <VL53L0X_WrByte>
 8006362:	4603      	mov	r3, r0
 8006364:	461a      	mov	r2, r3
 8006366:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800636a:	4313      	orrs	r3, r2
 800636c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006370:	6878      	ldr	r0, [r7, #4]
 8006372:	f7ff fc86 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006376:	4603      	mov	r3, r0
 8006378:	461a      	mov	r2, r3
 800637a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800637e:	4313      	orrs	r3, r2
 8006380:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006384:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8006388:	461a      	mov	r2, r3
 800638a:	2190      	movs	r1, #144	@ 0x90
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f002 f853 	bl	8008438 <VL53L0X_RdDWord>
 8006392:	4603      	mov	r3, r0
 8006394:	461a      	mov	r2, r3
 8006396:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800639a:	4313      	orrs	r3, r2
 800639c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x000000ff) << 8;
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 80063a4:	b29b      	uxth	r3, r3
 80063a6:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80063a8:	2274      	movs	r2, #116	@ 0x74
 80063aa:	2194      	movs	r1, #148	@ 0x94
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f002 f87f 	bl	80084b0 <VL53L0X_WrByte>
 80063b2:	4603      	mov	r3, r0
 80063b4:	461a      	mov	r2, r3
 80063b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 80063c0:	6878      	ldr	r0, [r7, #4]
 80063c2:	f7ff fc5e 	bl	8005c82 <VL53L0X_device_read_strobe>
 80063c6:	4603      	mov	r3, r0
 80063c8:	461a      	mov	r2, r3
 80063ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80063ce:	4313      	orrs	r3, r2
 80063d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80063d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80063d8:	461a      	mov	r2, r3
 80063da:	2190      	movs	r1, #144	@ 0x90
 80063dc:	6878      	ldr	r0, [r7, #4]
 80063de:	f002 f82b 	bl	8008438 <VL53L0X_RdDWord>
 80063e2:	4603      	mov	r3, r0
 80063e4:	461a      	mov	r2, r3
 80063e6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 80063f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f2:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 80063f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80063f6:	4313      	orrs	r3, r2
 80063f8:	653b      	str	r3, [r7, #80]	@ 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80063fa:	2275      	movs	r2, #117	@ 0x75
 80063fc:	2194      	movs	r1, #148	@ 0x94
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f002 f856 	bl	80084b0 <VL53L0X_WrByte>
 8006404:	4603      	mov	r3, r0
 8006406:	461a      	mov	r2, r3
 8006408:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800640c:	4313      	orrs	r3, r2
 800640e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f7ff fc35 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006418:	4603      	mov	r3, r0
 800641a:	461a      	mov	r2, r3
 800641c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006420:	4313      	orrs	r3, r2
 8006422:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006426:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800642a:	461a      	mov	r2, r3
 800642c:	2190      	movs	r1, #144	@ 0x90
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f002 f802 	bl	8008438 <VL53L0X_RdDWord>
 8006434:	4603      	mov	r3, r0
 8006436:	461a      	mov	r2, r3
 8006438:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800643c:	4313      	orrs	r3, r2
 800643e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
							<< 8;
 8006442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006444:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff)
 8006446:	b29b      	uxth	r3, r3
 8006448:	657b      	str	r3, [r7, #84]	@ 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800644a:	2276      	movs	r2, #118	@ 0x76
 800644c:	2194      	movs	r1, #148	@ 0x94
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f002 f82e 	bl	80084b0 <VL53L0X_WrByte>
 8006454:	4603      	mov	r3, r0
 8006456:	461a      	mov	r2, r3
 8006458:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800645c:	4313      	orrs	r3, r2
 800645e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7ff fc0d 	bl	8005c82 <VL53L0X_device_read_strobe>
 8006468:	4603      	mov	r3, r0
 800646a:	461a      	mov	r2, r3
 800646c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006470:	4313      	orrs	r3, r2
 8006472:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8006476:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800647a:	461a      	mov	r2, r3
 800647c:	2190      	movs	r1, #144	@ 0x90
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f001 ffda 	bl	8008438 <VL53L0X_RdDWord>
 8006484:	4603      	mov	r3, r0
 8006486:	461a      	mov	r2, r3
 8006488:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800648c:	4313      	orrs	r3, r2
 800648e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 8006492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006494:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 8006496:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006498:	4313      	orrs	r3, r2
 800649a:	657b      	str	r3, [r7, #84]	@ 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800649c:	2200      	movs	r2, #0
 800649e:	2181      	movs	r1, #129	@ 0x81
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f002 f805 	bl	80084b0 <VL53L0X_WrByte>
 80064a6:	4603      	mov	r3, r0
 80064a8:	461a      	mov	r2, r3
 80064aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80064ae:	4313      	orrs	r3, r2
 80064b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80064b4:	2206      	movs	r2, #6
 80064b6:	21ff      	movs	r1, #255	@ 0xff
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f001 fff9 	bl	80084b0 <VL53L0X_WrByte>
 80064be:	4603      	mov	r3, r0
 80064c0:	461a      	mov	r2, r3
 80064c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80064c6:	4313      	orrs	r3, r2
 80064c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80064cc:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80064d0:	461a      	mov	r2, r3
 80064d2:	2183      	movs	r1, #131	@ 0x83
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f001 fef2 	bl	80082be <VL53L0X_RdByte>
 80064da:	4603      	mov	r3, r0
 80064dc:	461a      	mov	r2, r3
 80064de:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80064e2:	4313      	orrs	r3, r2
 80064e4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 80064e8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80064ec:	f023 0304 	bic.w	r3, r3, #4
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	461a      	mov	r2, r3
 80064f4:	2183      	movs	r1, #131	@ 0x83
 80064f6:	6878      	ldr	r0, [r7, #4]
 80064f8:	f001 ffda 	bl	80084b0 <VL53L0X_WrByte>
 80064fc:	4603      	mov	r3, r0
 80064fe:	461a      	mov	r2, r3
 8006500:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006504:	4313      	orrs	r3, r2
 8006506:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800650a:	2201      	movs	r2, #1
 800650c:	21ff      	movs	r1, #255	@ 0xff
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f001 ffce 	bl	80084b0 <VL53L0X_WrByte>
 8006514:	4603      	mov	r3, r0
 8006516:	461a      	mov	r2, r3
 8006518:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800651c:	4313      	orrs	r3, r2
 800651e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8006522:	2201      	movs	r2, #1
 8006524:	2100      	movs	r1, #0
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f001 ffc2 	bl	80084b0 <VL53L0X_WrByte>
 800652c:	4603      	mov	r3, r0
 800652e:	461a      	mov	r2, r3
 8006530:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006534:	4313      	orrs	r3, r2
 8006536:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800653a:	2200      	movs	r2, #0
 800653c:	21ff      	movs	r1, #255	@ 0xff
 800653e:	6878      	ldr	r0, [r7, #4]
 8006540:	f001 ffb6 	bl	80084b0 <VL53L0X_WrByte>
 8006544:	4603      	mov	r3, r0
 8006546:	461a      	mov	r2, r3
 8006548:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800654c:	4313      	orrs	r3, r2
 800654e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8006552:	2200      	movs	r2, #0
 8006554:	2180      	movs	r1, #128	@ 0x80
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f001 ffaa 	bl	80084b0 <VL53L0X_WrByte>
 800655c:	4603      	mov	r3, r0
 800655e:	461a      	mov	r2, r3
 8006560:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8006564:	4313      	orrs	r3, r2
 8006566:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800656a:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 800656e:	2b00      	cmp	r3, #0
 8006570:	f040 808f 	bne.w	8006692 <VL53L0X_get_info_from_device+0x98e>
 8006574:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006578:	2b07      	cmp	r3, #7
 800657a:	f000 808a 	beq.w	8006692 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800657e:	78fb      	ldrb	r3, [r7, #3]
 8006580:	f003 0301 	and.w	r3, r3, #1
 8006584:	2b00      	cmp	r3, #0
 8006586:	d024      	beq.n	80065d2 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 8006588:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800658c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 8006590:	2b00      	cmp	r3, #0
 8006592:	d11e      	bne.n	80065d2 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 800659a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 80065a4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80065a8:	2300      	movs	r3, #0
 80065aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065ac:	e00e      	b.n	80065cc <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 80065ae:	f107 0208 	add.w	r2, r7, #8
 80065b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065b4:	4413      	add	r3, r2
 80065b6:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065bc:	4413      	add	r3, r2
 80065be:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 80065c2:	460a      	mov	r2, r1
 80065c4:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80065c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065c8:	3301      	adds	r3, #1
 80065ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ce:	2b05      	cmp	r3, #5
 80065d0:	dded      	ble.n	80065ae <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 80065d2:	78fb      	ldrb	r3, [r7, #3]
 80065d4:	f003 0302 	and.w	r3, r3, #2
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d018      	beq.n	800660e <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 80065dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80065e0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d112      	bne.n	800660e <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80065e8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 80065f2:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	33f3      	adds	r3, #243	@ 0xf3
 8006600:	63bb      	str	r3, [r7, #56]	@ 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8006602:	f107 0310 	add.w	r3, r7, #16
 8006606:	4619      	mov	r1, r3
 8006608:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800660a:	f016 fc78 	bl	801cefe <strcpy>

		}

		if (((option & 4) == 4) &&
 800660e:	78fb      	ldrb	r3, [r7, #3]
 8006610:	f003 0304 	and.w	r3, r3, #4
 8006614:	2b00      	cmp	r3, #0
 8006616:	d030      	beq.n	800667a <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 8006618:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800661c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 8006620:	2b00      	cmp	r3, #0
 8006622:	d12a      	bne.n	800667a <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006624:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800662c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 8006634:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006636:	025b      	lsls	r3, r3, #9
 8006638:	643b      	str	r3, [r7, #64]	@ 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800663e:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 8006642:	2300      	movs	r3, #0
 8006644:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 8006648:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800664a:	2b00      	cmp	r3, #0
 800664c:	d011      	beq.n	8006672 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800664e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006652:	1ad3      	subs	r3, r2, r3
 8006654:	64bb      	str	r3, [r7, #72]	@ 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 8006656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006658:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800665c:	fb02 f303 	mul.w	r3, r2, r3
 8006660:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 8006662:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
					OffsetMicroMeters *= -1;
 8006666:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800666a:	425b      	negs	r3, r3
 800666c:	b29b      	uxth	r3, r3
 800666e:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
			}

			PALDevDataSet(Dev,
 8006672:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800667a:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800667e:	78fb      	ldrb	r3, [r7, #3]
 8006680:	4313      	orrs	r3, r2
 8006682:	b2db      	uxtb	r3, r3
 8006684:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 8006688:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8006692:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8006696:	4618      	mov	r0, r3
 8006698:	3760      	adds	r7, #96	@ 0x60
 800669a:	46bd      	mov	sp, r7
 800669c:	bd80      	pop	{r7, pc}

0800669e <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800669e:	b480      	push	{r7}
 80066a0:	b087      	sub	sp, #28
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	460b      	mov	r3, r1
 80066a8:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 80066aa:	f240 6277 	movw	r2, #1655	@ 0x677
 80066ae:	f04f 0300 	mov.w	r3, #0
 80066b2:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 80066b6:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80066ba:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 80066bc:	78fb      	ldrb	r3, [r7, #3]
 80066be:	68fa      	ldr	r2, [r7, #12]
 80066c0:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	fb02 f303 	mul.w	r3, r2, r3
 80066ca:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 80066cc:	68bb      	ldr	r3, [r7, #8]
}
 80066ce:	4618      	mov	r0, r3
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 80066da:	b480      	push	{r7}
 80066dc:	b087      	sub	sp, #28
 80066de:	af00      	add	r7, sp, #0
 80066e0:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 80066e2:	2300      	movs	r3, #0
 80066e4:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 80066e6:	2300      	movs	r3, #0
 80066e8:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d015      	beq.n	8006720 <VL53L0X_encode_timeout+0x46>
		ls_byte = timeout_macro_clks - 1;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 80066fa:	e005      	b.n	8006708 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 80066fc:	693b      	ldr	r3, [r7, #16]
 80066fe:	085b      	lsrs	r3, r3, #1
 8006700:	613b      	str	r3, [r7, #16]
			ms_byte++;
 8006702:	89fb      	ldrh	r3, [r7, #14]
 8006704:	3301      	adds	r3, #1
 8006706:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	2bff      	cmp	r3, #255	@ 0xff
 800670c:	d8f6      	bhi.n	80066fc <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800670e:	89fb      	ldrh	r3, [r7, #14]
 8006710:	021b      	lsls	r3, r3, #8
 8006712:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 8006714:	693b      	ldr	r3, [r7, #16]
 8006716:	b29b      	uxth	r3, r3
 8006718:	b2db      	uxtb	r3, r3
 800671a:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800671c:	4413      	add	r3, r2
 800671e:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 8006720:	8afb      	ldrh	r3, [r7, #22]

}
 8006722:	4618      	mov	r0, r3
 8006724:	371c      	adds	r7, #28
 8006726:	46bd      	mov	sp, r7
 8006728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800672c:	4770      	bx	lr

0800672e <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800672e:	b480      	push	{r7}
 8006730:	b085      	sub	sp, #20
 8006732:	af00      	add	r7, sp, #0
 8006734:	4603      	mov	r3, r0
 8006736:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 8006738:	2300      	movs	r3, #0
 800673a:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800673c:	88fb      	ldrh	r3, [r7, #6]
 800673e:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 8006740:	88fa      	ldrh	r2, [r7, #6]
 8006742:	0a12      	lsrs	r2, r2, #8
 8006744:	b292      	uxth	r2, r2
 8006746:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 8006748:	3301      	adds	r3, #1
 800674a:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800674c:	68fb      	ldr	r3, [r7, #12]
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr
	...

0800675c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800675c:	b580      	push	{r7, lr}
 800675e:	b088      	sub	sp, #32
 8006760:	af00      	add	r7, sp, #0
 8006762:	60f8      	str	r0, [r7, #12]
 8006764:	60b9      	str	r1, [r7, #8]
 8006766:	4613      	mov	r3, r2
 8006768:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800676a:	2300      	movs	r3, #0
 800676c:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800676e:	79fb      	ldrb	r3, [r7, #7]
 8006770:	4619      	mov	r1, r3
 8006772:	68f8      	ldr	r0, [r7, #12]
 8006774:	f7ff ff93 	bl	800669e <VL53L0X_calc_macro_period_ps>
 8006778:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8006780:	4a0a      	ldr	r2, [pc, #40]	@ (80067ac <VL53L0X_calc_timeout_mclks+0x50>)
 8006782:	fba2 2303 	umull	r2, r3, r2, r3
 8006786:	099b      	lsrs	r3, r3, #6
 8006788:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006790:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	085b      	lsrs	r3, r3, #1
 8006798:	441a      	add	r2, r3
	timeout_period_mclks =
 800679a:	697b      	ldr	r3, [r7, #20]
 800679c:	fbb2 f3f3 	udiv	r3, r2, r3
 80067a0:	61fb      	str	r3, [r7, #28]

	return timeout_period_mclks;
 80067a2:	69fb      	ldr	r3, [r7, #28]
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3720      	adds	r7, #32
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	10624dd3 	.word	0x10624dd3

080067b0 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	460b      	mov	r3, r1
 80067ba:	807b      	strh	r3, [r7, #2]
 80067bc:	4613      	mov	r3, r2
 80067be:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 80067c0:	2300      	movs	r3, #0
 80067c2:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80067c4:	787b      	ldrb	r3, [r7, #1]
 80067c6:	4619      	mov	r1, r3
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff ff68 	bl	800669e <VL53L0X_calc_macro_period_ps>
 80067ce:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80067d6:	4a0b      	ldr	r2, [pc, #44]	@ (8006804 <VL53L0X_calc_timeout_us+0x54>)
 80067d8:	fba2 2303 	umull	r2, r3, r2, r3
 80067dc:	099b      	lsrs	r3, r3, #6
 80067de:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns)
 80067e0:	887b      	ldrh	r3, [r7, #2]
 80067e2:	68fa      	ldr	r2, [r7, #12]
 80067e4:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / 1000;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	085b      	lsrs	r3, r3, #1
 80067ec:	4413      	add	r3, r2
	actual_timeout_period_us =
 80067ee:	4a05      	ldr	r2, [pc, #20]	@ (8006804 <VL53L0X_calc_timeout_us+0x54>)
 80067f0:	fba2 2303 	umull	r2, r3, r2, r3
 80067f4:	099b      	lsrs	r3, r3, #6
 80067f6:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 80067f8:	697b      	ldr	r3, [r7, #20]
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	3718      	adds	r7, #24
 80067fe:	46bd      	mov	sp, r7
 8006800:	bd80      	pop	{r7, pc}
 8006802:	bf00      	nop
 8006804:	10624dd3 	.word	0x10624dd3

08006808 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08c      	sub	sp, #48	@ 0x30
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	460b      	mov	r3, r1
 8006812:	607a      	str	r2, [r7, #4]
 8006814:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006816:	2300      	movs	r3, #0
 8006818:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800681c:	2300      	movs	r3, #0
 800681e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 8006822:	2300      	movs	r3, #0
 8006824:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 8006826:	2300      	movs	r3, #0
 8006828:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800682a:	2300      	movs	r3, #0
 800682c:	84bb      	strh	r3, [r7, #36]	@ 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800682e:	7afb      	ldrb	r3, [r7, #11]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d005      	beq.n	8006840 <get_sequence_step_timeout+0x38>
 8006834:	7afb      	ldrb	r3, [r7, #11]
 8006836:	2b01      	cmp	r3, #1
 8006838:	d002      	beq.n	8006840 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800683a:	7afb      	ldrb	r3, [r7, #11]
 800683c:	2b02      	cmp	r3, #2
 800683e:	d127      	bne.n	8006890 <get_sequence_step_timeout+0x88>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006840:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8006844:	461a      	mov	r2, r3
 8006846:	2100      	movs	r1, #0
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f7fd fa83 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 800684e:	4603      	mov	r3, r0
 8006850:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 8006854:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006858:	2b00      	cmp	r3, #0
 800685a:	d109      	bne.n	8006870 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800685c:	f107 0320 	add.w	r3, r7, #32
 8006860:	461a      	mov	r2, r3
 8006862:	2146      	movs	r1, #70	@ 0x46
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f001 fd2a 	bl	80082be <VL53L0X_RdByte>
 800686a:	4603      	mov	r3, r0
 800686c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8006870:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006874:	4618      	mov	r0, r3
 8006876:	f7ff ff5a 	bl	800672e <VL53L0X_decode_timeout>
 800687a:	4603      	mov	r3, r0
 800687c:	847b      	strh	r3, [r7, #34]	@ 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800687e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8006882:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006884:	4619      	mov	r1, r3
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f7ff ff92 	bl	80067b0 <VL53L0X_calc_timeout_us>
 800688c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800688e:	e092      	b.n	80069b6 <get_sequence_step_timeout+0x1ae>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006890:	7afb      	ldrb	r3, [r7, #11]
 8006892:	2b03      	cmp	r3, #3
 8006894:	d135      	bne.n	8006902 <get_sequence_step_timeout+0xfa>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006896:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800689a:	461a      	mov	r2, r3
 800689c:	2100      	movs	r1, #0
 800689e:	68f8      	ldr	r0, [r7, #12]
 80068a0:	f7fd fa58 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 80068a4:	4603      	mov	r3, r0
 80068a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 80068aa:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	f040 8081 	bne.w	80069b6 <get_sequence_step_timeout+0x1ae>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80068b4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80068b8:	461a      	mov	r2, r3
 80068ba:	2100      	movs	r1, #0
 80068bc:	68f8      	ldr	r0, [r7, #12]
 80068be:	f7fd fa49 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 80068c2:	4603      	mov	r3, r0
 80068c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 80068c8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d109      	bne.n	80068e4 <get_sequence_step_timeout+0xdc>
				Status = VL53L0X_RdWord(Dev,
 80068d0:	f107 031e 	add.w	r3, r7, #30
 80068d4:	461a      	mov	r2, r3
 80068d6:	2151      	movs	r1, #81	@ 0x51
 80068d8:	68f8      	ldr	r0, [r7, #12]
 80068da:	f001 fd77 	bl	80083cc <VL53L0X_RdWord>
 80068de:	4603      	mov	r3, r0
 80068e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 80068e4:	8bfb      	ldrh	r3, [r7, #30]
 80068e6:	4618      	mov	r0, r3
 80068e8:	f7ff ff21 	bl	800672e <VL53L0X_decode_timeout>
 80068ec:	4603      	mov	r3, r0
 80068ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80068f0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80068f4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80068f6:	4619      	mov	r1, r3
 80068f8:	68f8      	ldr	r0, [r7, #12]
 80068fa:	f7ff ff59 	bl	80067b0 <VL53L0X_calc_timeout_us>
 80068fe:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006900:	e059      	b.n	80069b6 <get_sequence_step_timeout+0x1ae>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006902:	7afb      	ldrb	r3, [r7, #11]
 8006904:	2b04      	cmp	r3, #4
 8006906:	d156      	bne.n	80069b6 <get_sequence_step_timeout+0x1ae>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8006908:	f107 0314 	add.w	r3, r7, #20
 800690c:	4619      	mov	r1, r3
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f7fd fb2a 	bl	8003f68 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 8006914:	2300      	movs	r3, #0
 8006916:	84fb      	strh	r3, [r7, #38]	@ 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 8006918:	7dfb      	ldrb	r3, [r7, #23]
 800691a:	2b00      	cmp	r3, #0
 800691c:	d01d      	beq.n	800695a <get_sequence_step_timeout+0x152>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800691e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8006922:	461a      	mov	r2, r3
 8006924:	2100      	movs	r1, #0
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f7fd fa14 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 800692c:	4603      	mov	r3, r0
 800692e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 8006932:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006936:	2b00      	cmp	r3, #0
 8006938:	d10f      	bne.n	800695a <get_sequence_step_timeout+0x152>
				Status = VL53L0X_RdWord(Dev,
 800693a:	f107 031e 	add.w	r3, r7, #30
 800693e:	461a      	mov	r2, r3
 8006940:	2151      	movs	r1, #81	@ 0x51
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f001 fd42 	bl	80083cc <VL53L0X_RdWord>
 8006948:	4603      	mov	r3, r0
 800694a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800694e:	8bfb      	ldrh	r3, [r7, #30]
 8006950:	4618      	mov	r0, r3
 8006952:	f7ff feec 	bl	800672e <VL53L0X_decode_timeout>
 8006956:	4603      	mov	r3, r0
 8006958:	84fb      	strh	r3, [r7, #38]	@ 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800695a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800695e:	2b00      	cmp	r3, #0
 8006960:	d109      	bne.n	8006976 <get_sequence_step_timeout+0x16e>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006962:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8006966:	461a      	mov	r2, r3
 8006968:	2101      	movs	r1, #1
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	f7fd f9f2 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8006970:	4603      	mov	r3, r0
 8006972:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 8006976:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800697a:	2b00      	cmp	r3, #0
 800697c:	d10f      	bne.n	800699e <get_sequence_step_timeout+0x196>
			Status = VL53L0X_RdWord(Dev,
 800697e:	f107 031c 	add.w	r3, r7, #28
 8006982:	461a      	mov	r2, r3
 8006984:	2171      	movs	r1, #113	@ 0x71
 8006986:	68f8      	ldr	r0, [r7, #12]
 8006988:	f001 fd20 	bl	80083cc <VL53L0X_RdWord>
 800698c:	4603      	mov	r3, r0
 800698e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 8006992:	8bbb      	ldrh	r3, [r7, #28]
 8006994:	4618      	mov	r0, r3
 8006996:	f7ff feca 	bl	800672e <VL53L0X_decode_timeout>
 800699a:	4603      	mov	r3, r0
 800699c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800699e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80069a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80069a2:	1ad3      	subs	r3, r2, r3
 80069a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 80069a6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80069aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069ac:	4619      	mov	r1, r3
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f7ff fefe 	bl	80067b0 <VL53L0X_calc_timeout_us>
 80069b4:	62b8      	str	r0, [r7, #40]	@ 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80069ba:	601a      	str	r2, [r3, #0]

	return Status;
 80069bc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3730      	adds	r7, #48	@ 0x30
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b08a      	sub	sp, #40	@ 0x28
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	60f8      	str	r0, [r7, #12]
 80069d0:	460b      	mov	r3, r1
 80069d2:	607a      	str	r2, [r7, #4]
 80069d4:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 80069dc:	7afb      	ldrb	r3, [r7, #11]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d005      	beq.n	80069ee <set_sequence_step_timeout+0x26>
 80069e2:	7afb      	ldrb	r3, [r7, #11]
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d002      	beq.n	80069ee <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 80069e8:	7afb      	ldrb	r3, [r7, #11]
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d138      	bne.n	8006a60 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 80069ee:	f107 031d 	add.w	r3, r7, #29
 80069f2:	461a      	mov	r2, r3
 80069f4:	2100      	movs	r1, #0
 80069f6:	68f8      	ldr	r0, [r7, #12]
 80069f8:	f7fd f9ac 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 80069fc:	4603      	mov	r3, r0
 80069fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 8006a02:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d11a      	bne.n	8006a40 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 8006a0a:	7f7b      	ldrb	r3, [r7, #29]
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	6879      	ldr	r1, [r7, #4]
 8006a10:	68f8      	ldr	r0, [r7, #12]
 8006a12:	f7ff fea3 	bl	800675c <VL53L0X_calc_timeout_mclks>
 8006a16:	4603      	mov	r3, r0
 8006a18:	83fb      	strh	r3, [r7, #30]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 8006a1a:	8bfb      	ldrh	r3, [r7, #30]
 8006a1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a20:	d903      	bls.n	8006a2a <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 8006a22:	23ff      	movs	r3, #255	@ 0xff
 8006a24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8006a28:	e004      	b.n	8006a34 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 8006a2a:	8bfb      	ldrh	r3, [r7, #30]
 8006a2c:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 8006a2e:	3b01      	subs	r3, #1
 8006a30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006a34:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a38:	b29a      	uxth	r2, r3
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 8006a40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f040 80ad 	bne.w	8006ba4 <set_sequence_step_timeout+0x1dc>
			Status = VL53L0X_WrByte(Dev,
 8006a4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006a4e:	461a      	mov	r2, r3
 8006a50:	2146      	movs	r1, #70	@ 0x46
 8006a52:	68f8      	ldr	r0, [r7, #12]
 8006a54:	f001 fd2c 	bl	80084b0 <VL53L0X_WrByte>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 8006a5e:	e0a1      	b.n	8006ba4 <set_sequence_step_timeout+0x1dc>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8006a60:	7afb      	ldrb	r3, [r7, #11]
 8006a62:	2b03      	cmp	r3, #3
 8006a64:	d135      	bne.n	8006ad2 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 8006a66:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d11b      	bne.n	8006aa6 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006a6e:	f107 031d 	add.w	r3, r7, #29
 8006a72:	461a      	mov	r2, r3
 8006a74:	2100      	movs	r1, #0
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	f7fd f96c 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8006a7c:	4603      	mov	r3, r0
 8006a7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006a82:	7f7b      	ldrb	r3, [r7, #29]
 8006a84:	461a      	mov	r2, r3
 8006a86:	6879      	ldr	r1, [r7, #4]
 8006a88:	68f8      	ldr	r0, [r7, #12]
 8006a8a:	f7ff fe67 	bl	800675c <VL53L0X_calc_timeout_mclks>
 8006a8e:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 8006a90:	84bb      	strh	r3, [r7, #36]	@ 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 8006a92:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a94:	4618      	mov	r0, r3
 8006a96:	f7ff fe20 	bl	80066da <VL53L0X_encode_timeout>
 8006a9a:	4603      	mov	r3, r0
 8006a9c:	837b      	strh	r3, [r7, #26]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 8006a9e:	8b7a      	ldrh	r2, [r7, #26]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006aa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d108      	bne.n	8006ac0 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 8006aae:	8b7b      	ldrh	r3, [r7, #26]
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	2151      	movs	r1, #81	@ 0x51
 8006ab4:	68f8      	ldr	r0, [r7, #12]
 8006ab6:	f001 fd1f 	bl	80084f8 <VL53L0X_WrWord>
 8006aba:	4603      	mov	r3, r0
 8006abc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 8006ac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d16d      	bne.n	8006ba4 <set_sequence_step_timeout+0x1dc>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	687a      	ldr	r2, [r7, #4]
 8006acc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8006ad0:	e068      	b.n	8006ba4 <set_sequence_step_timeout+0x1dc>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8006ad2:	7afb      	ldrb	r3, [r7, #11]
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	d162      	bne.n	8006b9e <set_sequence_step_timeout+0x1d6>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 8006ad8:	f107 0314 	add.w	r3, r7, #20
 8006adc:	4619      	mov	r1, r3
 8006ade:	68f8      	ldr	r0, [r7, #12]
 8006ae0:	f7fd fa42 	bl	8003f68 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 8006ae8:	7dfb      	ldrb	r3, [r7, #23]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d01d      	beq.n	8006b2a <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006aee:	f107 031d 	add.w	r3, r7, #29
 8006af2:	461a      	mov	r2, r3
 8006af4:	2100      	movs	r1, #0
 8006af6:	68f8      	ldr	r0, [r7, #12]
 8006af8:	f7fd f92c 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8006afc:	4603      	mov	r3, r0
 8006afe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 8006b02:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d10f      	bne.n	8006b2a <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 8006b0a:	f107 031a 	add.w	r3, r7, #26
 8006b0e:	461a      	mov	r2, r3
 8006b10:	2151      	movs	r1, #81	@ 0x51
 8006b12:	68f8      	ldr	r0, [r7, #12]
 8006b14:	f001 fc5a 	bl	80083cc <VL53L0X_RdWord>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 8006b1e:	8b7b      	ldrh	r3, [r7, #26]
 8006b20:	4618      	mov	r0, r3
 8006b22:	f7ff fe04 	bl	800672e <VL53L0X_decode_timeout>
 8006b26:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 8006b28:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 8006b2a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d109      	bne.n	8006b46 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 8006b32:	f107 031d 	add.w	r3, r7, #29
 8006b36:	461a      	mov	r2, r3
 8006b38:	2101      	movs	r1, #1
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f7fd f90a 	bl	8003d54 <VL53L0X_GetVcselPulsePeriod>
 8006b40:	4603      	mov	r3, r0
 8006b42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 8006b46:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d12a      	bne.n	8006ba4 <set_sequence_step_timeout+0x1dc>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 8006b4e:	7f7b      	ldrb	r3, [r7, #29]
 8006b50:	461a      	mov	r2, r3
 8006b52:	6879      	ldr	r1, [r7, #4]
 8006b54:	68f8      	ldr	r0, [r7, #12]
 8006b56:	f7ff fe01 	bl	800675c <VL53L0X_calc_timeout_mclks>
 8006b5a:	4603      	mov	r3, r0
				FinalRangeTimeOutMClks =
 8006b5c:	847b      	strh	r3, [r7, #34]	@ 0x22
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 8006b5e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8006b60:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006b62:	4413      	add	r3, r2
 8006b64:	847b      	strh	r3, [r7, #34]	@ 0x22

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8006b66:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff fdb6 	bl	80066da <VL53L0X_encode_timeout>
 8006b6e:	4603      	mov	r3, r0
 8006b70:	843b      	strh	r3, [r7, #32]

				if (Status == VL53L0X_ERROR_NONE) {
 8006b72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d108      	bne.n	8006b8c <set_sequence_step_timeout+0x1c4>
					Status = VL53L0X_WrWord(Dev, 0x71,
 8006b7a:	8c3b      	ldrh	r3, [r7, #32]
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	2171      	movs	r1, #113	@ 0x71
 8006b80:	68f8      	ldr	r0, [r7, #12]
 8006b82:	f001 fcb9 	bl	80084f8 <VL53L0X_WrWord>
 8006b86:	4603      	mov	r3, r0
 8006b88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 8006b8c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d107      	bne.n	8006ba4 <set_sequence_step_timeout+0x1dc>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 8006b9c:	e002      	b.n	8006ba4 <set_sequence_step_timeout+0x1dc>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006b9e:	23fc      	movs	r3, #252	@ 0xfc
 8006ba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	}
	return Status;
 8006ba4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3728      	adds	r7, #40	@ 0x28
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}

08006bb0 <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b08a      	sub	sp, #40	@ 0x28
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	460b      	mov	r3, r1
 8006bba:	70fb      	strb	r3, [r7, #3]
 8006bbc:	4613      	mov	r3, r2
 8006bbe:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 8006bc6:	230c      	movs	r3, #12
 8006bc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 8006bcc:	2312      	movs	r3, #18
 8006bce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 8006bd2:	2308      	movs	r3, #8
 8006bd4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 8006bd8:	230e      	movs	r3, #14
 8006bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 8006bde:	2300      	movs	r3, #0
 8006be0:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 8006be2:	78bb      	ldrb	r3, [r7, #2]
 8006be4:	f003 0301 	and.w	r3, r3, #1
 8006be8:	b2db      	uxtb	r3, r3
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d003      	beq.n	8006bf6 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006bee:	23fc      	movs	r3, #252	@ 0xfc
 8006bf0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006bf4:	e020      	b.n	8006c38 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 8006bf6:	78fb      	ldrb	r3, [r7, #3]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d10d      	bne.n	8006c18 <VL53L0X_set_vcsel_pulse_period+0x68>
 8006bfc:	78ba      	ldrb	r2, [r7, #2]
 8006bfe:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d304      	bcc.n	8006c10 <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 8006c06:	78ba      	ldrb	r2, [r7, #2]
 8006c08:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d903      	bls.n	8006c18 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006c10:	23fc      	movs	r3, #252	@ 0xfc
 8006c12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c16:	e00f      	b.n	8006c38 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d10c      	bne.n	8006c38 <VL53L0X_set_vcsel_pulse_period+0x88>
 8006c1e:	78ba      	ldrb	r2, [r7, #2]
 8006c20:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d304      	bcc.n	8006c32 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 8006c28:	78ba      	ldrb	r2, [r7, #2]
 8006c2a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d902      	bls.n	8006c38 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8006c32:	23fc      	movs	r3, #252	@ 0xfc
 8006c34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 8006c38:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d002      	beq.n	8006c46 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 8006c40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006c44:	e237      	b.n	80070b6 <VL53L0X_set_vcsel_pulse_period+0x506>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 8006c46:	78fb      	ldrb	r3, [r7, #3]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d150      	bne.n	8006cee <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 8006c4c:	78bb      	ldrb	r3, [r7, #2]
 8006c4e:	2b0c      	cmp	r3, #12
 8006c50:	d110      	bne.n	8006c74 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 8006c52:	2218      	movs	r2, #24
 8006c54:	2157      	movs	r1, #87	@ 0x57
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f001 fc2a 	bl	80084b0 <VL53L0X_WrByte>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 8006c62:	2208      	movs	r2, #8
 8006c64:	2156      	movs	r1, #86	@ 0x56
 8006c66:	6878      	ldr	r0, [r7, #4]
 8006c68:	f001 fc22 	bl	80084b0 <VL53L0X_WrByte>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c72:	e17f      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006c74:	78bb      	ldrb	r3, [r7, #2]
 8006c76:	2b0e      	cmp	r3, #14
 8006c78:	d110      	bne.n	8006c9c <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 8006c7a:	2230      	movs	r2, #48	@ 0x30
 8006c7c:	2157      	movs	r1, #87	@ 0x57
 8006c7e:	6878      	ldr	r0, [r7, #4]
 8006c80:	f001 fc16 	bl	80084b0 <VL53L0X_WrByte>
 8006c84:	4603      	mov	r3, r0
 8006c86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	2156      	movs	r1, #86	@ 0x56
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f001 fc0e 	bl	80084b0 <VL53L0X_WrByte>
 8006c94:	4603      	mov	r3, r0
 8006c96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006c9a:	e16b      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 8006c9c:	78bb      	ldrb	r3, [r7, #2]
 8006c9e:	2b10      	cmp	r3, #16
 8006ca0:	d110      	bne.n	8006cc4 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 8006ca2:	2240      	movs	r2, #64	@ 0x40
 8006ca4:	2157      	movs	r1, #87	@ 0x57
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f001 fc02 	bl	80084b0 <VL53L0X_WrByte>
 8006cac:	4603      	mov	r3, r0
 8006cae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 8006cb2:	2208      	movs	r2, #8
 8006cb4:	2156      	movs	r1, #86	@ 0x56
 8006cb6:	6878      	ldr	r0, [r7, #4]
 8006cb8:	f001 fbfa 	bl	80084b0 <VL53L0X_WrByte>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006cc2:	e157      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 8006cc4:	78bb      	ldrb	r3, [r7, #2]
 8006cc6:	2b12      	cmp	r3, #18
 8006cc8:	f040 8154 	bne.w	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8006ccc:	2250      	movs	r2, #80	@ 0x50
 8006cce:	2157      	movs	r1, #87	@ 0x57
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f001 fbed 	bl	80084b0 <VL53L0X_WrByte>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 8006cdc:	2208      	movs	r2, #8
 8006cde:	2156      	movs	r1, #86	@ 0x56
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f001 fbe5 	bl	80084b0 <VL53L0X_WrByte>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006cec:	e142      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 8006cee:	78fb      	ldrb	r3, [r7, #3]
 8006cf0:	2b01      	cmp	r3, #1
 8006cf2:	f040 813f 	bne.w	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 8006cf6:	78bb      	ldrb	r3, [r7, #2]
 8006cf8:	2b08      	cmp	r3, #8
 8006cfa:	d14c      	bne.n	8006d96 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 8006cfc:	2210      	movs	r2, #16
 8006cfe:	2148      	movs	r1, #72	@ 0x48
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f001 fbd5 	bl	80084b0 <VL53L0X_WrByte>
 8006d06:	4603      	mov	r3, r0
 8006d08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 8006d0c:	2208      	movs	r2, #8
 8006d0e:	2147      	movs	r1, #71	@ 0x47
 8006d10:	6878      	ldr	r0, [r7, #4]
 8006d12:	f001 fbcd 	bl	80084b0 <VL53L0X_WrByte>
 8006d16:	4603      	mov	r3, r0
 8006d18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006d1c:	2202      	movs	r2, #2
 8006d1e:	2132      	movs	r1, #50	@ 0x32
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f001 fbc5 	bl	80084b0 <VL53L0X_WrByte>
 8006d26:	4603      	mov	r3, r0
 8006d28:	461a      	mov	r2, r3
 8006d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 8006d34:	220c      	movs	r2, #12
 8006d36:	2130      	movs	r1, #48	@ 0x30
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	f001 fbb9 	bl	80084b0 <VL53L0X_WrByte>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	461a      	mov	r2, r3
 8006d42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d46:	4313      	orrs	r3, r2
 8006d48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	21ff      	movs	r1, #255	@ 0xff
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f001 fbad 	bl	80084b0 <VL53L0X_WrByte>
 8006d56:	4603      	mov	r3, r0
 8006d58:	461a      	mov	r2, r3
 8006d5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006d64:	2230      	movs	r2, #48	@ 0x30
 8006d66:	2130      	movs	r1, #48	@ 0x30
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f001 fba1 	bl	80084b0 <VL53L0X_WrByte>
 8006d6e:	4603      	mov	r3, r0
 8006d70:	461a      	mov	r2, r3
 8006d72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d76:	4313      	orrs	r3, r2
 8006d78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	21ff      	movs	r1, #255	@ 0xff
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f001 fb95 	bl	80084b0 <VL53L0X_WrByte>
 8006d86:	4603      	mov	r3, r0
 8006d88:	461a      	mov	r2, r3
 8006d8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006d8e:	4313      	orrs	r3, r2
 8006d90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006d94:	e0ee      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 8006d96:	78bb      	ldrb	r3, [r7, #2]
 8006d98:	2b0a      	cmp	r3, #10
 8006d9a:	d14c      	bne.n	8006e36 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 8006d9c:	2228      	movs	r2, #40	@ 0x28
 8006d9e:	2148      	movs	r1, #72	@ 0x48
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f001 fb85 	bl	80084b0 <VL53L0X_WrByte>
 8006da6:	4603      	mov	r3, r0
 8006da8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 8006dac:	2208      	movs	r2, #8
 8006dae:	2147      	movs	r1, #71	@ 0x47
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f001 fb7d 	bl	80084b0 <VL53L0X_WrByte>
 8006db6:	4603      	mov	r3, r0
 8006db8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006dbc:	2203      	movs	r2, #3
 8006dbe:	2132      	movs	r1, #50	@ 0x32
 8006dc0:	6878      	ldr	r0, [r7, #4]
 8006dc2:	f001 fb75 	bl	80084b0 <VL53L0X_WrByte>
 8006dc6:	4603      	mov	r3, r0
 8006dc8:	461a      	mov	r2, r3
 8006dca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006dd4:	2209      	movs	r2, #9
 8006dd6:	2130      	movs	r1, #48	@ 0x30
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f001 fb69 	bl	80084b0 <VL53L0X_WrByte>
 8006dde:	4603      	mov	r3, r0
 8006de0:	461a      	mov	r2, r3
 8006de2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006dec:	2201      	movs	r2, #1
 8006dee:	21ff      	movs	r1, #255	@ 0xff
 8006df0:	6878      	ldr	r0, [r7, #4]
 8006df2:	f001 fb5d 	bl	80084b0 <VL53L0X_WrByte>
 8006df6:	4603      	mov	r3, r0
 8006df8:	461a      	mov	r2, r3
 8006dfa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006e04:	2220      	movs	r2, #32
 8006e06:	2130      	movs	r1, #48	@ 0x30
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f001 fb51 	bl	80084b0 <VL53L0X_WrByte>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	461a      	mov	r2, r3
 8006e12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e16:	4313      	orrs	r3, r2
 8006e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	21ff      	movs	r1, #255	@ 0xff
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f001 fb45 	bl	80084b0 <VL53L0X_WrByte>
 8006e26:	4603      	mov	r3, r0
 8006e28:	461a      	mov	r2, r3
 8006e2a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006e34:	e09e      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 8006e36:	78bb      	ldrb	r3, [r7, #2]
 8006e38:	2b0c      	cmp	r3, #12
 8006e3a:	d14c      	bne.n	8006ed6 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 8006e3c:	2238      	movs	r2, #56	@ 0x38
 8006e3e:	2148      	movs	r1, #72	@ 0x48
 8006e40:	6878      	ldr	r0, [r7, #4]
 8006e42:	f001 fb35 	bl	80084b0 <VL53L0X_WrByte>
 8006e46:	4603      	mov	r3, r0
 8006e48:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 8006e4c:	2208      	movs	r2, #8
 8006e4e:	2147      	movs	r1, #71	@ 0x47
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f001 fb2d 	bl	80084b0 <VL53L0X_WrByte>
 8006e56:	4603      	mov	r3, r0
 8006e58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006e5c:	2203      	movs	r2, #3
 8006e5e:	2132      	movs	r1, #50	@ 0x32
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f001 fb25 	bl	80084b0 <VL53L0X_WrByte>
 8006e66:	4603      	mov	r3, r0
 8006e68:	461a      	mov	r2, r3
 8006e6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006e74:	2208      	movs	r2, #8
 8006e76:	2130      	movs	r1, #48	@ 0x30
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f001 fb19 	bl	80084b0 <VL53L0X_WrByte>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	461a      	mov	r2, r3
 8006e82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e86:	4313      	orrs	r3, r2
 8006e88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	21ff      	movs	r1, #255	@ 0xff
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f001 fb0d 	bl	80084b0 <VL53L0X_WrByte>
 8006e96:	4603      	mov	r3, r0
 8006e98:	461a      	mov	r2, r3
 8006e9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006ea4:	2220      	movs	r2, #32
 8006ea6:	2130      	movs	r1, #48	@ 0x30
 8006ea8:	6878      	ldr	r0, [r7, #4]
 8006eaa:	f001 fb01 	bl	80084b0 <VL53L0X_WrByte>
 8006eae:	4603      	mov	r3, r0
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	21ff      	movs	r1, #255	@ 0xff
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 faf5 	bl	80084b0 <VL53L0X_WrByte>
 8006ec6:	4603      	mov	r3, r0
 8006ec8:	461a      	mov	r2, r3
 8006eca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006ed4:	e04e      	b.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 8006ed6:	78bb      	ldrb	r3, [r7, #2]
 8006ed8:	2b0e      	cmp	r3, #14
 8006eda:	d14b      	bne.n	8006f74 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 8006edc:	2248      	movs	r2, #72	@ 0x48
 8006ede:	2148      	movs	r1, #72	@ 0x48
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f001 fae5 	bl	80084b0 <VL53L0X_WrByte>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 8006eec:	2208      	movs	r2, #8
 8006eee:	2147      	movs	r1, #71	@ 0x47
 8006ef0:	6878      	ldr	r0, [r7, #4]
 8006ef2:	f001 fadd 	bl	80084b0 <VL53L0X_WrByte>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 8006efc:	2203      	movs	r2, #3
 8006efe:	2132      	movs	r1, #50	@ 0x32
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f001 fad5 	bl	80084b0 <VL53L0X_WrByte>
 8006f06:	4603      	mov	r3, r0
 8006f08:	461a      	mov	r2, r3
 8006f0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 8006f14:	2207      	movs	r2, #7
 8006f16:	2130      	movs	r1, #48	@ 0x30
 8006f18:	6878      	ldr	r0, [r7, #4]
 8006f1a:	f001 fac9 	bl	80084b0 <VL53L0X_WrByte>
 8006f1e:	4603      	mov	r3, r0
 8006f20:	461a      	mov	r2, r3
 8006f22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f26:	4313      	orrs	r3, r2
 8006f28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8006f2c:	2201      	movs	r2, #1
 8006f2e:	21ff      	movs	r1, #255	@ 0xff
 8006f30:	6878      	ldr	r0, [r7, #4]
 8006f32:	f001 fabd 	bl	80084b0 <VL53L0X_WrByte>
 8006f36:	4603      	mov	r3, r0
 8006f38:	461a      	mov	r2, r3
 8006f3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Status |= VL53L0X_WrByte(Dev,
 8006f44:	2220      	movs	r2, #32
 8006f46:	2130      	movs	r1, #48	@ 0x30
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f001 fab1 	bl	80084b0 <VL53L0X_WrByte>
 8006f4e:	4603      	mov	r3, r0
 8006f50:	461a      	mov	r2, r3
 8006f52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f56:	4313      	orrs	r3, r2
 8006f58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	21ff      	movs	r1, #255	@ 0xff
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f001 faa5 	bl	80084b0 <VL53L0X_WrByte>
 8006f66:	4603      	mov	r3, r0
 8006f68:	461a      	mov	r2, r3
 8006f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 8006f74:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d17e      	bne.n	800707a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 8006f7c:	78bb      	ldrb	r3, [r7, #2]
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f7fe fe38 	bl	8005bf4 <VL53L0X_encode_vcsel_period>
 8006f84:	4603      	mov	r3, r0
 8006f86:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependent on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 8006f8a:	78fb      	ldrb	r3, [r7, #3]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d002      	beq.n	8006f96 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d045      	beq.n	8007020 <VL53L0X_set_vcsel_pulse_period+0x470>
 8006f94:	e06e      	b.n	8007074 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8006f96:	f107 0314 	add.w	r3, r7, #20
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	2103      	movs	r1, #3
 8006f9e:	6878      	ldr	r0, [r7, #4]
 8006fa0:	f7ff fc32 	bl	8006808 <get_sequence_step_timeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8006faa:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d109      	bne.n	8006fc6 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 8006fb2:	f107 0310 	add.w	r3, r7, #16
 8006fb6:	461a      	mov	r2, r3
 8006fb8:	2102      	movs	r1, #2
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f7ff fc24 	bl	8006808 <get_sequence_step_timeout>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8006fc6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d109      	bne.n	8006fe2 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 8006fce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	2150      	movs	r1, #80	@ 0x50
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f001 fa6a 	bl	80084b0 <VL53L0X_WrByte>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8006fe2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d108      	bne.n	8006ffc <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	461a      	mov	r2, r3
 8006fee:	2103      	movs	r1, #3
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f7ff fce9 	bl	80069c8 <set_sequence_step_timeout>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 8006ffc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007000:	2b00      	cmp	r3, #0
 8007002:	d108      	bne.n	8007016 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	461a      	mov	r2, r3
 8007008:	2102      	movs	r1, #2
 800700a:	6878      	ldr	r0, [r7, #4]
 800700c:	f7ff fcdc 	bl	80069c8 <set_sequence_step_timeout>
 8007010:	4603      	mov	r3, r0
 8007012:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	78ba      	ldrb	r2, [r7, #2]
 800701a:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800701e:	e02c      	b.n	800707a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 8007020:	f107 0318 	add.w	r3, r7, #24
 8007024:	461a      	mov	r2, r3
 8007026:	2104      	movs	r1, #4
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f7ff fbed 	bl	8006808 <get_sequence_step_timeout>
 800702e:	4603      	mov	r3, r0
 8007030:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 8007034:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007038:	2b00      	cmp	r3, #0
 800703a:	d109      	bne.n	8007050 <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800703c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8007040:	461a      	mov	r2, r3
 8007042:	2170      	movs	r1, #112	@ 0x70
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f001 fa33 	bl	80084b0 <VL53L0X_WrByte>
 800704a:	4603      	mov	r3, r0
 800704c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 8007050:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007054:	2b00      	cmp	r3, #0
 8007056:	d108      	bne.n	800706a <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 8007058:	69bb      	ldr	r3, [r7, #24]
 800705a:	461a      	mov	r2, r3
 800705c:	2104      	movs	r1, #4
 800705e:	6878      	ldr	r0, [r7, #4]
 8007060:	f7ff fcb2 	bl	80069c8 <set_sequence_step_timeout>
 8007064:	4603      	mov	r3, r0
 8007066:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	78ba      	ldrb	r2, [r7, #2]
 800706e:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 8007072:	e002      	b.n	800707a <VL53L0X_set_vcsel_pulse_period+0x4ca>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007074:	23fc      	movs	r3, #252	@ 0xfc
 8007076:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		}
	}

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800707a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800707e:	2b00      	cmp	r3, #0
 8007080:	d109      	bne.n	8007096 <VL53L0X_set_vcsel_pulse_period+0x4e6>
		VL53L0X_GETPARAMETERFIELD(Dev,
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 8007088:	69f9      	ldr	r1, [r7, #28]
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f7fc fe24 	bl	8003cd8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8007090:	4603      	mov	r3, r0
 8007092:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 8007096:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800709a:	2b00      	cmp	r3, #0
 800709c:	d109      	bne.n	80070b2 <VL53L0X_set_vcsel_pulse_period+0x502>
		Status = VL53L0X_perform_phase_calibration(
 800709e:	f107 010f 	add.w	r1, r7, #15
 80070a2:	2301      	movs	r3, #1
 80070a4:	2200      	movs	r2, #0
 80070a6:	6878      	ldr	r0, [r7, #4]
 80070a8:	f7fe fcc0 	bl	8005a2c <VL53L0X_perform_phase_calibration>
 80070ac:	4603      	mov	r3, r0
 80070ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 80070b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80070b6:	4618      	mov	r0, r3
 80070b8:	3728      	adds	r7, #40	@ 0x28
 80070ba:	46bd      	mov	sp, r7
 80070bc:	bd80      	pop	{r7, pc}

080070be <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 80070be:	b580      	push	{r7, lr}
 80070c0:	b086      	sub	sp, #24
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	60f8      	str	r0, [r7, #12]
 80070c6:	460b      	mov	r3, r1
 80070c8:	607a      	str	r2, [r7, #4]
 80070ca:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80070cc:	2300      	movs	r3, #0
 80070ce:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 80070d0:	7afb      	ldrb	r3, [r7, #11]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d002      	beq.n	80070dc <VL53L0X_get_vcsel_pulse_period+0x1e>
 80070d6:	2b01      	cmp	r3, #1
 80070d8:	d00a      	beq.n	80070f0 <VL53L0X_get_vcsel_pulse_period+0x32>
 80070da:	e013      	b.n	8007104 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80070dc:	f107 0316 	add.w	r3, r7, #22
 80070e0:	461a      	mov	r2, r3
 80070e2:	2150      	movs	r1, #80	@ 0x50
 80070e4:	68f8      	ldr	r0, [r7, #12]
 80070e6:	f001 f8ea 	bl	80082be <VL53L0X_RdByte>
 80070ea:	4603      	mov	r3, r0
 80070ec:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 80070ee:	e00b      	b.n	8007108 <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 80070f0:	f107 0316 	add.w	r3, r7, #22
 80070f4:	461a      	mov	r2, r3
 80070f6:	2170      	movs	r1, #112	@ 0x70
 80070f8:	68f8      	ldr	r0, [r7, #12]
 80070fa:	f001 f8e0 	bl	80082be <VL53L0X_RdByte>
 80070fe:	4603      	mov	r3, r0
 8007100:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 8007102:	e001      	b.n	8007108 <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007104:	23fc      	movs	r3, #252	@ 0xfc
 8007106:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 8007108:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d107      	bne.n	8007120 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8007110:	7dbb      	ldrb	r3, [r7, #22]
 8007112:	4618      	mov	r0, r3
 8007114:	f7fe fd5b 	bl	8005bce <VL53L0X_decode_vcsel_period>
 8007118:	4603      	mov	r3, r0
 800711a:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	701a      	strb	r2, [r3, #0]

	return Status;
 8007120:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007124:	4618      	mov	r0, r3
 8007126:	3718      	adds	r7, #24
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b092      	sub	sp, #72	@ 0x48
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
 8007134:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007136:	2300      	movs	r3, #0
 8007138:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800713c:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8007140:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1320;
 8007142:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 8007148:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800714c:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800714e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007152:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 8007154:	f240 234e 	movw	r3, #590	@ 0x24e
 8007158:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800715a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800715e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007160:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007164:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007166:	f240 2326 	movw	r3, #550	@ 0x226
 800716a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800716c:	2300      	movs	r3, #0
 800716e:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 8007170:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8007174:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 8007176:	2300      	movs	r3, #0
 8007178:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	6a3b      	ldr	r3, [r7, #32]
 800717e:	429a      	cmp	r2, r3
 8007180:	d205      	bcs.n	800718e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007182:	23fc      	movs	r3, #252	@ 0xfc
 8007184:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		return Status;
 8007188:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800718c:	e0aa      	b.n	80072e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800718e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007192:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 8007194:	683a      	ldr	r2, [r7, #0]
 8007196:	1ad3      	subs	r3, r2, r3
 8007198:	643b      	str	r3, [r7, #64]	@ 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800719a:	f107 0314 	add.w	r3, r7, #20
 800719e:	4619      	mov	r1, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7fc fee1 	bl	8003f68 <VL53L0X_GetSequenceStepEnables>
 80071a6:	4603      	mov	r3, r0
 80071a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 80071ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d15b      	bne.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 80071b4:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d105      	bne.n	80071c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 80071ba:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d102      	bne.n	80071c6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 80071c0:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d052      	beq.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 80071c6:	f107 0310 	add.w	r3, r7, #16
 80071ca:	461a      	mov	r2, r3
 80071cc:	2102      	movs	r1, #2
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7ff fb1a 	bl	8006808 <get_sequence_step_timeout>
 80071d4:	4603      	mov	r3, r0
 80071d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 80071da:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d002      	beq.n	80071e8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 80071e2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80071e6:	e07d      	b.n	80072e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 80071e8:	7d3b      	ldrb	r3, [r7, #20]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00f      	beq.n	800720e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 80071ee:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 80071f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071f2:	4413      	add	r3, r2
 80071f4:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 80071f6:	69fa      	ldr	r2, [r7, #28]
 80071f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d204      	bcs.n	8007208 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 80071fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007200:	69fb      	ldr	r3, [r7, #28]
 8007202:	1ad3      	subs	r3, r2, r3
 8007204:	643b      	str	r3, [r7, #64]	@ 0x40
 8007206:	e002      	b.n	800720e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007208:	23fc      	movs	r3, #252	@ 0xfc
 800720a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800720e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007212:	2b00      	cmp	r3, #0
 8007214:	d002      	beq.n	800721c <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 8007216:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800721a:	e063      	b.n	80072e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800721c:	7dbb      	ldrb	r3, [r7, #22]
 800721e:	2b00      	cmp	r3, #0
 8007220:	d011      	beq.n	8007246 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 8007222:	693a      	ldr	r2, [r7, #16]
 8007224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007226:	4413      	add	r3, r2
 8007228:	005b      	lsls	r3, r3, #1
 800722a:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800722c:	69fa      	ldr	r2, [r7, #28]
 800722e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007230:	429a      	cmp	r2, r3
 8007232:	d204      	bcs.n	800723e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 8007234:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007236:	69fb      	ldr	r3, [r7, #28]
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	643b      	str	r3, [r7, #64]	@ 0x40
 800723c:	e016      	b.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800723e:	23fc      	movs	r3, #252	@ 0xfc
 8007240:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007244:	e012      	b.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 8007246:	7d7b      	ldrb	r3, [r7, #21]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d00f      	beq.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800724c:	693b      	ldr	r3, [r7, #16]
 800724e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007250:	4413      	add	r3, r2
 8007252:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8007254:	69fa      	ldr	r2, [r7, #28]
 8007256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007258:	429a      	cmp	r2, r3
 800725a:	d204      	bcs.n	8007266 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800725c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800725e:	69fb      	ldr	r3, [r7, #28]
 8007260:	1ad3      	subs	r3, r2, r3
 8007262:	643b      	str	r3, [r7, #64]	@ 0x40
 8007264:	e002      	b.n	800726c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007266:	23fc      	movs	r3, #252	@ 0xfc
 8007268:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800726c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007270:	2b00      	cmp	r3, #0
 8007272:	d002      	beq.n	800727a <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007274:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8007278:	e034      	b.n	80072e4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800727a:	7dfb      	ldrb	r3, [r7, #23]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d019      	beq.n	80072b4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 8007280:	f107 030c 	add.w	r3, r7, #12
 8007284:	461a      	mov	r2, r3
 8007286:	2103      	movs	r1, #3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f7ff fabd 	bl	8006808 <get_sequence_step_timeout>
 800728e:	4603      	mov	r3, r0
 8007290:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007298:	4413      	add	r3, r2
 800729a:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800729c:	69fa      	ldr	r2, [r7, #28]
 800729e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d204      	bcs.n	80072ae <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80072a4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	1ad3      	subs	r3, r2, r3
 80072aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80072ac:	e002      	b.n	80072b4 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80072ae:	23fc      	movs	r3, #252	@ 0xfc
 80072b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 80072b4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d111      	bne.n	80072e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 80072bc:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d00e      	beq.n	80072e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 80072c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	643b      	str	r3, [r7, #64]	@ 0x40
		* budget and the sum of all other timeouts within the sequence.
		* If there is no room for the final range timeout, then an error
		* will be set. Otherwise the remaining time will be applied to
		* the final range.
		*/
		Status = set_sequence_step_timeout(Dev,
 80072ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80072cc:	2104      	movs	r1, #4
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f7ff fb7a 	bl	80069c8 <set_sequence_step_timeout>
 80072d4:	4603      	mov	r3, r0
 80072d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
			   VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			   FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	683a      	ldr	r2, [r7, #0]
 80072de:	615a      	str	r2, [r3, #20]
			   MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 80072e0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	3748      	adds	r7, #72	@ 0x48
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bd80      	pop	{r7, pc}

080072ec <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b090      	sub	sp, #64	@ 0x40
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80072f6:	2300      	movs	r3, #0
 80072f8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 80072fc:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8007300:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 8007302:	f240 7376 	movw	r3, #1910	@ 0x776
 8007306:	63bb      	str	r3, [r7, #56]	@ 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 8007308:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800730c:	637b      	str	r3, [r7, #52]	@ 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800730e:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007312:	633b      	str	r3, [r7, #48]	@ 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 8007314:	f240 234e 	movw	r3, #590	@ 0x24e
 8007318:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800731a:	f240 23b2 	movw	r3, #690	@ 0x2b2
 800731e:	62bb      	str	r3, [r7, #40]	@ 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 8007320:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8007324:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 8007326:	f240 2326 	movw	r3, #550	@ 0x226
 800732a:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800732c:	2300      	movs	r3, #0
 800732e:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8007330:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007334:	441a      	add	r2, r3
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800733a:	f107 0318 	add.w	r3, r7, #24
 800733e:	4619      	mov	r1, r3
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f7fc fe11 	bl	8003f68 <VL53L0X_GetSequenceStepEnables>
 8007346:	4603      	mov	r3, r0
 8007348:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800734c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007350:	2b00      	cmp	r3, #0
 8007352:	d002      	beq.n	800735a <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 8007354:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007358:	e075      	b.n	8007446 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800735a:	7e3b      	ldrb	r3, [r7, #24]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d105      	bne.n	800736c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 8007360:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 8007362:	2b00      	cmp	r3, #0
 8007364:	d102      	bne.n	800736c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 8007366:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 8007368:	2b00      	cmp	r3, #0
 800736a:	d030      	beq.n	80073ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800736c:	f107 0310 	add.w	r3, r7, #16
 8007370:	461a      	mov	r2, r3
 8007372:	2102      	movs	r1, #2
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f7ff fa47 	bl	8006808 <get_sequence_step_timeout>
 800737a:	4603      	mov	r3, r0
 800737c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 8007380:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007384:	2b00      	cmp	r3, #0
 8007386:	d122      	bne.n	80073ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 8007388:	7e3b      	ldrb	r3, [r7, #24]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d007      	beq.n	800739e <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 8007392:	6939      	ldr	r1, [r7, #16]
 8007394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007396:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 8007398:	441a      	add	r2, r3
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800739e:	7ebb      	ldrb	r3, [r7, #26]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d009      	beq.n	80073b8 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 80073a8:	6939      	ldr	r1, [r7, #16]
 80073aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ac:	440b      	add	r3, r1
 80073ae:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 80073b0:	441a      	add	r2, r3
 80073b2:	683b      	ldr	r3, [r7, #0]
 80073b4:	601a      	str	r2, [r3, #0]
 80073b6:	e00a      	b.n	80073ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 80073b8:	7e7b      	ldrb	r3, [r7, #25]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d007      	beq.n	80073ce <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 80073c2:	6939      	ldr	r1, [r7, #16]
 80073c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073c6:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 80073c8:	441a      	add	r2, r3
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80073ce:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d114      	bne.n	8007400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 80073d6:	7efb      	ldrb	r3, [r7, #27]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d011      	beq.n	8007400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 80073dc:	f107 030c 	add.w	r3, r7, #12
 80073e0:	461a      	mov	r2, r3
 80073e2:	2103      	movs	r1, #3
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f7ff fa0f 	bl	8006808 <get_sequence_step_timeout>
 80073ea:	4603      	mov	r3, r0
 80073ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 80073f4:	68f9      	ldr	r1, [r7, #12]
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 80073fa:	441a      	add	r2, r3
 80073fc:	683b      	ldr	r3, [r7, #0]
 80073fe:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007400:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007404:	2b00      	cmp	r3, #0
 8007406:	d114      	bne.n	8007432 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 8007408:	7f3b      	ldrb	r3, [r7, #28]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d011      	beq.n	8007432 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800740e:	f107 0314 	add.w	r3, r7, #20
 8007412:	461a      	mov	r2, r3
 8007414:	2104      	movs	r1, #4
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f7ff f9f6 	bl	8006808 <get_sequence_step_timeout>
 800741c:	4603      	mov	r3, r0
 800741e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 8007426:	6979      	ldr	r1, [r7, #20]
 8007428:	6a3b      	ldr	r3, [r7, #32]
 800742a:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800742c:	441a      	add	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007432:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007436:	2b00      	cmp	r3, #0
 8007438:	d103      	bne.n	8007442 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	681a      	ldr	r2, [r3, #0]
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007442:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8007446:	4618      	mov	r0, r3
 8007448:	3740      	adds	r7, #64	@ 0x40
 800744a:	46bd      	mov	sp, r7
 800744c:	bd80      	pop	{r7, pc}
	...

08007450 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b088      	sub	sp, #32
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800745a:	2300      	movs	r3, #0
 800745c:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 8007462:	e0c6      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 8007464:	697b      	ldr	r3, [r7, #20]
 8007466:	683a      	ldr	r2, [r7, #0]
 8007468:	4413      	add	r3, r2
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	74fb      	strb	r3, [r7, #19]
		Index++;
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	3301      	adds	r3, #1
 8007472:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 8007474:	7cfb      	ldrb	r3, [r7, #19]
 8007476:	2bff      	cmp	r3, #255	@ 0xff
 8007478:	f040 808d 	bne.w	8007596 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	4413      	add	r3, r2
 8007482:	781b      	ldrb	r3, [r3, #0]
 8007484:	747b      	strb	r3, [r7, #17]
			Index++;
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	3301      	adds	r3, #1
 800748a:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800748c:	7c7b      	ldrb	r3, [r7, #17]
 800748e:	2b03      	cmp	r3, #3
 8007490:	d87e      	bhi.n	8007590 <VL53L0X_load_tuning_settings+0x140>
 8007492:	a201      	add	r2, pc, #4	@ (adr r2, 8007498 <VL53L0X_load_tuning_settings+0x48>)
 8007494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007498:	080074a9 	.word	0x080074a9
 800749c:	080074e3 	.word	0x080074e3
 80074a0:	0800751d 	.word	0x0800751d
 80074a4:	08007557 	.word	0x08007557
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80074a8:	697b      	ldr	r3, [r7, #20]
 80074aa:	683a      	ldr	r2, [r7, #0]
 80074ac:	4413      	add	r3, r2
 80074ae:	781b      	ldrb	r3, [r3, #0]
 80074b0:	743b      	strb	r3, [r7, #16]
				Index++;
 80074b2:	697b      	ldr	r3, [r7, #20]
 80074b4:	3301      	adds	r3, #1
 80074b6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	683a      	ldr	r2, [r7, #0]
 80074bc:	4413      	add	r3, r2
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	73fb      	strb	r3, [r7, #15]
				Index++;
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	3301      	adds	r3, #1
 80074c6:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80074c8:	7c3b      	ldrb	r3, [r7, #16]
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	021b      	lsls	r3, r3, #8
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	7bfb      	ldrb	r3, [r7, #15]
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	4413      	add	r3, r2
 80074d6:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	89ba      	ldrh	r2, [r7, #12]
 80074dc:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
				break;
 80074e0:	e087      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	683a      	ldr	r2, [r7, #0]
 80074e6:	4413      	add	r3, r2
 80074e8:	781b      	ldrb	r3, [r3, #0]
 80074ea:	743b      	strb	r3, [r7, #16]
				Index++;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	3301      	adds	r3, #1
 80074f0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	683a      	ldr	r2, [r7, #0]
 80074f6:	4413      	add	r3, r2
 80074f8:	781b      	ldrb	r3, [r3, #0]
 80074fa:	73fb      	strb	r3, [r7, #15]
				Index++;
 80074fc:	697b      	ldr	r3, [r7, #20]
 80074fe:	3301      	adds	r3, #1
 8007500:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007502:	7c3b      	ldrb	r3, [r7, #16]
 8007504:	b29b      	uxth	r3, r3
 8007506:	021b      	lsls	r3, r3, #8
 8007508:	b29a      	uxth	r2, r3
 800750a:	7bfb      	ldrb	r3, [r7, #15]
 800750c:	b29b      	uxth	r3, r3
 800750e:	4413      	add	r3, r2
 8007510:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	89ba      	ldrh	r2, [r7, #12]
 8007516:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
					Temp16);
				break;
 800751a:	e06a      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	683a      	ldr	r2, [r7, #0]
 8007520:	4413      	add	r3, r2
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	743b      	strb	r3, [r7, #16]
				Index++;
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	3301      	adds	r3, #1
 800752a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800752c:	697b      	ldr	r3, [r7, #20]
 800752e:	683a      	ldr	r2, [r7, #0]
 8007530:	4413      	add	r3, r2
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	3301      	adds	r3, #1
 800753a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800753c:	7c3b      	ldrb	r3, [r7, #16]
 800753e:	b29b      	uxth	r3, r3
 8007540:	021b      	lsls	r3, r3, #8
 8007542:	b29a      	uxth	r2, r3
 8007544:	7bfb      	ldrb	r3, [r7, #15]
 8007546:	b29b      	uxth	r3, r3
 8007548:	4413      	add	r3, r2
 800754a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	89ba      	ldrh	r2, [r7, #12]
 8007550:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
				break;
 8007554:	e04d      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	4413      	add	r3, r2
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	743b      	strb	r3, [r7, #16]
				Index++;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	3301      	adds	r3, #1
 8007564:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	4413      	add	r3, r2
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	73fb      	strb	r3, [r7, #15]
				Index++;
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	3301      	adds	r3, #1
 8007574:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8007576:	7c3b      	ldrb	r3, [r7, #16]
 8007578:	b29b      	uxth	r3, r3
 800757a:	021b      	lsls	r3, r3, #8
 800757c:	b29a      	uxth	r2, r3
 800757e:	7bfb      	ldrb	r3, [r7, #15]
 8007580:	b29b      	uxth	r3, r3
 8007582:	4413      	add	r3, r2
 8007584:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	89ba      	ldrh	r2, [r7, #12]
 800758a:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
				break;
 800758e:	e030      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 8007590:	23fc      	movs	r3, #252	@ 0xfc
 8007592:	77fb      	strb	r3, [r7, #31]
 8007594:	e02d      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 8007596:	7cfb      	ldrb	r3, [r7, #19]
 8007598:	2b04      	cmp	r3, #4
 800759a:	d828      	bhi.n	80075ee <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	4413      	add	r3, r2
 80075a2:	781b      	ldrb	r3, [r3, #0]
 80075a4:	74bb      	strb	r3, [r7, #18]
			Index++;
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	3301      	adds	r3, #1
 80075aa:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 80075ac:	2300      	movs	r3, #0
 80075ae:	61bb      	str	r3, [r7, #24]
 80075b0:	e00f      	b.n	80075d2 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	683a      	ldr	r2, [r7, #0]
 80075b6:	4413      	add	r3, r2
 80075b8:	7819      	ldrb	r1, [r3, #0]
 80075ba:	f107 0208 	add.w	r2, r7, #8
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	4413      	add	r3, r2
 80075c2:	460a      	mov	r2, r1
 80075c4:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 80075c6:	697b      	ldr	r3, [r7, #20]
 80075c8:	3301      	adds	r3, #1
 80075ca:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 80075cc:	69bb      	ldr	r3, [r7, #24]
 80075ce:	3301      	adds	r3, #1
 80075d0:	61bb      	str	r3, [r7, #24]
 80075d2:	7cfb      	ldrb	r3, [r7, #19]
 80075d4:	69ba      	ldr	r2, [r7, #24]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	dbeb      	blt.n	80075b2 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 80075da:	7cfb      	ldrb	r3, [r7, #19]
 80075dc:	f107 0208 	add.w	r2, r7, #8
 80075e0:	7cb9      	ldrb	r1, [r7, #18]
 80075e2:	6878      	ldr	r0, [r7, #4]
 80075e4:	f000 fe96 	bl	8008314 <VL53L0X_WriteMulti>
 80075e8:	4603      	mov	r3, r0
 80075ea:	77fb      	strb	r3, [r7, #31]
 80075ec:	e001      	b.n	80075f2 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 80075ee:	23fc      	movs	r3, #252	@ 0xfc
 80075f0:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 80075f2:	697b      	ldr	r3, [r7, #20]
 80075f4:	683a      	ldr	r2, [r7, #0]
 80075f6:	4413      	add	r3, r2
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d004      	beq.n	8007608 <VL53L0X_load_tuning_settings+0x1b8>
 80075fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8007602:	2b00      	cmp	r3, #0
 8007604:	f43f af2e 	beq.w	8007464 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007608:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3720      	adds	r7, #32
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}

08007614 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b088      	sub	sp, #32
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007620:	2300      	movs	r3, #0
 8007622:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800762a:	f107 0313 	add.w	r3, r7, #19
 800762e:	4619      	mov	r1, r3
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f7fc fd65 	bl	8004100 <VL53L0X_GetXTalkCompensationEnable>
 8007636:	4603      	mov	r3, r0
 8007638:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800763a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d111      	bne.n	8007666 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 8007642:	7cfb      	ldrb	r3, [r7, #19]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d00e      	beq.n	8007666 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	6a1b      	ldr	r3, [r3, #32]
 800764c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	8a9b      	ldrh	r3, [r3, #20]
 8007652:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 8007654:	69bb      	ldr	r3, [r7, #24]
 8007656:	fb02 f303 	mul.w	r3, r2, r3
 800765a:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	3380      	adds	r3, #128	@ 0x80
 8007660:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 8007666:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800766a:	4618      	mov	r0, r3
 800766c:	3720      	adds	r7, #32
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}

08007672 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 8007672:	b580      	push	{r7, lr}
 8007674:	b086      	sub	sp, #24
 8007676:	af00      	add	r7, sp, #0
 8007678:	60f8      	str	r0, [r7, #12]
 800767a:	60b9      	str	r1, [r7, #8]
 800767c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800767e:	2300      	movs	r3, #0
 8007680:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800768a:	f107 0310 	add.w	r3, r7, #16
 800768e:	461a      	mov	r2, r3
 8007690:	68b9      	ldr	r1, [r7, #8]
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f7ff ffbe 	bl	8007614 <VL53L0X_get_total_xtalk_rate>
 8007698:	4603      	mov	r3, r0
 800769a:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800769c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d105      	bne.n	80076b0 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681a      	ldr	r2, [r3, #0]
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	441a      	add	r2, r3
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	601a      	str	r2, [r3, #0]

	return Status;
 80076b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80076b4:	4618      	mov	r0, r3
 80076b6:	3718      	adds	r7, #24
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b09a      	sub	sp, #104	@ 0x68
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	60f8      	str	r0, [r7, #12]
 80076c4:	60b9      	str	r1, [r7, #8]
 80076c6:	607a      	str	r2, [r7, #4]
 80076c8:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 80076ca:	2312      	movs	r3, #18
 80076cc:	657b      	str	r3, [r7, #84]	@ 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 80076ce:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80076d2:	653b      	str	r3, [r7, #80]	@ 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 80076d4:	2342      	movs	r3, #66	@ 0x42
 80076d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 80076d8:	2306      	movs	r3, #6
 80076da:	64bb      	str	r3, [r7, #72]	@ 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 80076dc:	2307      	movs	r3, #7
 80076de:	647b      	str	r3, [r7, #68]	@ 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
	dmaxCalRange_mm =
 80076ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

	dmaxCalSignalRateRtn_mcps =
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80076f4:	63bb      	str	r3, [r7, #56]	@ 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 80076f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80076fa:	fb02 f303 	mul.w	r3, r2, r3
 80076fe:	637b      	str	r3, [r7, #52]	@ 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8007700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007702:	3380      	adds	r3, #128	@ 0x80
 8007704:	0a1b      	lsrs	r3, r3, #8
 8007706:	637b      	str	r3, [r7, #52]	@ 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 8007708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800770a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800770c:	fb02 f303 	mul.w	r3, r2, r3
 8007710:	637b      	str	r3, [r7, #52]	@ 0x34

	minSignalNeeded_p1 = 0;
 8007712:	2300      	movs	r3, #0
 8007714:	667b      	str	r3, [r7, #100]	@ 0x64
	if (totalCorrSignalRate_mcps > 0) {
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	2b00      	cmp	r3, #0
 800771a:	d01a      	beq.n	8007752 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	029b      	lsls	r3, r3, #10
 8007720:	633b      	str	r3, [r7, #48]	@ 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 8007726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007728:	4413      	add	r3, r2
 800772a:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800772c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	fbb2 f3f3 	udiv	r3, r2, r3
 8007734:	667b      	str	r3, [r7, #100]	@ 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 8007736:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007738:	4613      	mov	r3, r2
 800773a:	005b      	lsls	r3, r3, #1
 800773c:	4413      	add	r3, r2
 800773e:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 8007740:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007742:	fb03 f303 	mul.w	r3, r3, r3
 8007746:	667b      	str	r3, [r7, #100]	@ 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8007748:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800774a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800774e:	0c1b      	lsrs	r3, r3, #16
 8007750:	667b      	str	r3, [r7, #100]	@ 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8007756:	fb02 f303 	mul.w	r3, r2, r3
 800775a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800775c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800775e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007762:	0c1b      	lsrs	r3, r3, #16
 8007764:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 8007766:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007768:	fb03 f303 	mul.w	r3, r3, r3
 800776c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800776e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007770:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007774:	0c1b      	lsrs	r3, r3, #16
 8007776:	62bb      	str	r3, [r7, #40]	@ 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 8007778:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800777a:	085a      	lsrs	r2, r3, #1
 800777c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777e:	441a      	add	r2, r3
 8007780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007782:	fbb2 f3f3 	udiv	r3, r2, r3
 8007786:	62bb      	str	r3, [r7, #40]	@ 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8007788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800778a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800778c:	fb02 f303 	mul.w	r3, r2, r3
 8007790:	62bb      	str	r3, [r7, #40]	@ 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 8007792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007798:	d302      	bcc.n	80077a0 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800779a:	4b54      	ldr	r3, [pc, #336]	@ (80078ec <VL53L0X_calc_dmax+0x230>)
 800779c:	663b      	str	r3, [r7, #96]	@ 0x60
 800779e:	e015      	b.n	80077cc <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 80077a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077a2:	085a      	lsrs	r2, r3, #1
 80077a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077a6:	441a      	add	r2, r3
 80077a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80077aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80077ae:	677b      	str	r3, [r7, #116]	@ 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80077b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077b4:	fb02 f303 	mul.w	r3, r2, r3
 80077b8:	677b      	str	r3, [r7, #116]	@ 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80077ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80077bc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80077c0:	0c1b      	lsrs	r3, r3, #16
 80077c2:	663b      	str	r3, [r7, #96]	@ 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 80077c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077c6:	fb03 f303 	mul.w	r3, r3, r3
 80077ca:	663b      	str	r3, [r7, #96]	@ 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 80077cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80077ce:	039b      	lsls	r3, r3, #14
 80077d0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80077d4:	4a46      	ldr	r2, [pc, #280]	@ (80078f0 <VL53L0X_calc_dmax+0x234>)
 80077d6:	fba2 2303 	umull	r2, r3, r2, r3
 80077da:	099b      	lsrs	r3, r3, #6
 80077dc:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 80077de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e0:	fb03 f303 	mul.w	r3, r3, r3
 80077e4:	627b      	str	r3, [r7, #36]	@ 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 80077e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80077e8:	fb03 f303 	mul.w	r3, r3, r3
 80077ec:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	3308      	adds	r3, #8
 80077f2:	091b      	lsrs	r3, r3, #4
 80077f4:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 80077f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f8:	6a3b      	ldr	r3, [r7, #32]
 80077fa:	1ad3      	subs	r3, r2, r3
 80077fc:	627b      	str	r3, [r7, #36]	@ 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 80077fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007800:	4613      	mov	r3, r2
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	4413      	add	r3, r2
 8007806:	011b      	lsls	r3, r3, #4
 8007808:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8007810:	0b9b      	lsrs	r3, r3, #14
 8007812:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8007814:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007816:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007818:	4413      	add	r3, r2
 800781a:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800781c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800781e:	085b      	lsrs	r3, r3, #1
 8007820:	69ba      	ldr	r2, [r7, #24]
 8007822:	4413      	add	r3, r2
 8007824:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 8007826:	69ba      	ldr	r2, [r7, #24]
 8007828:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800782a:	fbb2 f3f3 	udiv	r3, r2, r3
 800782e:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	039b      	lsls	r3, r3, #14
 8007834:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	085b      	lsrs	r3, r3, #1
 800783a:	69ba      	ldr	r2, [r7, #24]
 800783c:	4413      	add	r3, r2
 800783e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 8007840:	69ba      	ldr	r2, [r7, #24]
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	fbb2 f3f3 	udiv	r3, r2, r3
 8007848:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800784a:	69bb      	ldr	r3, [r7, #24]
 800784c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800784e:	fb02 f303 	mul.w	r3, r2, r3
 8007852:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8007854:	69bb      	ldr	r3, [r7, #24]
 8007856:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800785a:	4a25      	ldr	r2, [pc, #148]	@ (80078f0 <VL53L0X_calc_dmax+0x234>)
 800785c:	fba2 2303 	umull	r2, r3, r2, r3
 8007860:	099b      	lsrs	r3, r3, #6
 8007862:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	011b      	lsls	r3, r3, #4
 8007868:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007870:	4a1f      	ldr	r2, [pc, #124]	@ (80078f0 <VL53L0X_calc_dmax+0x234>)
 8007872:	fba2 2303 	umull	r2, r3, r2, r3
 8007876:	099b      	lsrs	r3, r3, #6
 8007878:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800787a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800787c:	3380      	adds	r3, #128	@ 0x80
 800787e:	0a1b      	lsrs	r3, r3, #8
 8007880:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	2b00      	cmp	r3, #0
 8007886:	d008      	beq.n	800789a <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	085a      	lsrs	r2, r3, #1
 800788c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800788e:	441a      	add	r2, r3
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	fbb2 f3f3 	udiv	r3, r2, r3
 8007896:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007898:	e001      	b.n	800789e <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800789a:	2300      	movs	r3, #0
 800789c:	65bb      	str	r3, [r7, #88]	@ 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800789e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80078a0:	f7fe f9bb 	bl	8005c1a <VL53L0X_isqrt>
 80078a4:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d008      	beq.n	80078be <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	085a      	lsrs	r2, r3, #1
 80078b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078b2:	441a      	add	r2, r3
 80078b4:	69bb      	ldr	r3, [r7, #24]
 80078b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80078bc:	e001      	b.n	80078c2 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 80078be:	2300      	movs	r3, #0
 80078c0:	65fb      	str	r3, [r7, #92]	@ 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 80078c2:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80078c4:	f7fe f9a9 	bl	8005c1a <VL53L0X_isqrt>
 80078c8:	65f8      	str	r0, [r7, #92]	@ 0x5c

	*pdmax_mm = dmaxDark;
 80078ca:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80078cc:	693a      	ldr	r2, [r7, #16]
 80078ce:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d902      	bls.n	80078de <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 80078d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80078da:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80078dc:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 80078de:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 80078e2:	4618      	mov	r0, r3
 80078e4:	3768      	adds	r7, #104	@ 0x68
 80078e6:	46bd      	mov	sp, r7
 80078e8:	bd80      	pop	{r7, pc}
 80078ea:	bf00      	nop
 80078ec:	fff00000 	.word	0xfff00000
 80078f0:	10624dd3 	.word	0x10624dd3

080078f4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b0b2      	sub	sp, #200	@ 0xc8
 80078f8:	af04      	add	r7, sp, #16
 80078fa:	60f8      	str	r0, [r7, #12]
 80078fc:	60b9      	str	r1, [r7, #8]
 80078fe:	607a      	str	r2, [r7, #4]
 8007900:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 8007902:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8007906:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800790a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 800790e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 8007912:	2342      	movs	r3, #66	@ 0x42
 8007914:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 8007918:	f241 235c 	movw	r3, #4700	@ 0x125c
 800791c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 8007920:	4b6b      	ldr	r3, [pc, #428]	@ (8007ad0 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8007922:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 8007926:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800792a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800792e:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8007932:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007936:	fbb2 f3f3 	udiv	r3, r2, r3
 800793a:	67fb      	str	r3, [r7, #124]	@ 0x7c
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800793c:	4b65      	ldr	r3, [pc, #404]	@ (8007ad4 <VL53L0X_calc_sigma_estimate+0x1e0>)
 800793e:	67bb      	str	r3, [r7, #120]	@ 0x78
	const uint32_t c16BitRoundingParam		= 0x00008000;
 8007940:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007944:	677b      	str	r3, [r7, #116]	@ 0x74
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 8007946:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 800794a:	673b      	str	r3, [r7, #112]	@ 0x70
	const uint32_t cPllPeriod_ps			= 1655;
 800794c:	f240 6377 	movw	r3, #1655	@ 0x677
 8007950:	66fb      	str	r3, [r7, #108]	@ 0x6c
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007952:	2300      	movs	r3, #0
 8007954:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
	 *	- SigmaEstEffAmbWidth
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a1b      	ldr	r3, [r3, #32]
 800795c:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	691b      	ldr	r3, [r3, #16]
 8007962:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007966:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800796a:	0c1b      	lsrs	r3, r3, #16
 800796c:	66bb      	str	r3, [r7, #104]	@ 0x68

	correctedSignalRate_mcps =
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	667b      	str	r3, [r7, #100]	@ 0x64
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 8007974:	f107 0310 	add.w	r3, r7, #16
 8007978:	461a      	mov	r2, r3
 800797a:	68b9      	ldr	r1, [r7, #8]
 800797c:	68f8      	ldr	r0, [r7, #12]
 800797e:	f7ff fe78 	bl	8007672 <VL53L0X_get_total_signal_rate>
 8007982:	4603      	mov	r3, r0
 8007984:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 8007988:	f107 0314 	add.w	r3, r7, #20
 800798c:	461a      	mov	r2, r3
 800798e:	68b9      	ldr	r1, [r7, #8]
 8007990:	68f8      	ldr	r0, [r7, #12]
 8007992:	f7ff fe3f 	bl	8007614 <VL53L0X_get_total_xtalk_rate>
 8007996:	4603      	mov	r3, r0
 8007998:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800799c:	693b      	ldr	r3, [r7, #16]
 800799e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079a2:	fb02 f303 	mul.w	r3, r2, r3
 80079a6:	663b      	str	r3, [r7, #96]	@ 0x60
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80079a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079aa:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80079ae:	0c1b      	lsrs	r3, r3, #16
 80079b0:	663b      	str	r3, [r7, #96]	@ 0x60

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80079b2:	697b      	ldr	r3, [r7, #20]
 80079b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80079b8:	fb02 f303 	mul.w	r3, r2, r3
 80079bc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80079c0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80079c4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079c6:	429a      	cmp	r2, r3
 80079c8:	d902      	bls.n	80079d0 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 80079ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80079cc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

	if (Status == VL53L0X_ERROR_NONE) {
 80079d0:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d164      	bne.n	8007aa2 <VL53L0X_calc_sigma_estimate+0x1ae>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80079de:	65fb      	str	r3, [r7, #92]	@ 0x5c
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80079e6:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80079ea:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80079ee:	461a      	mov	r2, r3
 80079f0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f7fe feb2 	bl	800675c <VL53L0X_calc_timeout_mclks>
 80079f8:	6578      	str	r0, [r7, #84]	@ 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a00:	653b      	str	r3, [r7, #80]	@ 0x50
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8007a08:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8007a0c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007a10:	461a      	mov	r2, r3
 8007a12:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f7fe fea1 	bl	800675c <VL53L0X_calc_timeout_mclks>
 8007a1a:	64b8      	str	r0, [r7, #72]	@ 0x48
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		if (finalRangeVcselPCLKS == 8)
 8007a22:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8007a26:	2b08      	cmp	r3, #8
 8007a28:	d102      	bne.n	8007a30 <VL53L0X_calc_sigma_estimate+0x13c>
			vcselWidth = 2;
 8007a2a:	2302      	movs	r3, #2
 8007a2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8007a30:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a34:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 8007a36:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8007a3a:	fb02 f303 	mul.w	r3, r2, r3
 8007a3e:	02db      	lsls	r3, r3, #11
 8007a40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007a44:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a48:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007a4c:	4a22      	ldr	r2, [pc, #136]	@ (8007ad8 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8007a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a52:	099b      	lsrs	r3, r3, #6
 8007a54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		peakVcselDuration_us *= cPllPeriod_ps;
 8007a58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a5c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a5e:	fb02 f303 	mul.w	r3, r2, r3
 8007a62:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 8007a66:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a6a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8007a6e:	4a1a      	ldr	r2, [pc, #104]	@ (8007ad8 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8007a70:	fba2 2303 	umull	r2, r3, r2, r3
 8007a74:	099b      	lsrs	r3, r3, #6
 8007a76:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8007a7a:	693b      	ldr	r3, [r7, #16]
 8007a7c:	3380      	adds	r3, #128	@ 0x80
 8007a7e:	0a1b      	lsrs	r3, r3, #8
 8007a80:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007a88:	fb02 f303 	mul.w	r3, r2, r3
 8007a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8007a90:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007a94:	3380      	adds	r3, #128	@ 0x80
 8007a96:	0a1b      	lsrs	r3, r3, #8
 8007a98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 8007a9c:	693b      	ldr	r3, [r7, #16]
 8007a9e:	021b      	lsls	r3, r3, #8
 8007aa0:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 8007aa2:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d002      	beq.n	8007ab0 <VL53L0X_calc_sigma_estimate+0x1bc>
		LOG_FUNCTION_END(Status);
		return Status;
 8007aaa:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8007aae:	e127      	b.n	8007d00 <VL53L0X_calc_sigma_estimate+0x40c>
	}

	if (peakSignalRate_kcps == 0) {
 8007ab0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d112      	bne.n	8007adc <VL53L0X_calc_sigma_estimate+0x1e8>
		*pSigmaEstimate = cSigmaEstMax;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007abc:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8007ac4:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
		*pDmax_mm = 0;
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	2200      	movs	r2, #0
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	e115      	b.n	8007cfc <VL53L0X_calc_sigma_estimate+0x408>
 8007ad0:	028f87ae 	.word	0x028f87ae
 8007ad4:	0006999a 	.word	0x0006999a
 8007ad8:	10624dd3 	.word	0x10624dd3
	} else {
		if (vcselTotalEventsRtn < 1)
 8007adc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d102      	bne.n	8007aea <VL53L0X_calc_sigma_estimate+0x1f6>
			vcselTotalEventsRtn = 1;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
		 * deltaT_ps represents the time of flight in pico secs for the
		 * current range measurement, using the "TOF per mm" constant
		 * (in ps).
		 */

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8007aea:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007aee:	647b      	str	r3, [r7, #68]	@ 0x44

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 8007af0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007af2:	041a      	lsls	r2, r3, #16
 8007af4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007afa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8007afe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007b02:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b04:	429a      	cmp	r2, r3
 8007b06:	d902      	bls.n	8007b0e <VL53L0X_calc_sigma_estimate+0x21a>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 8007b08:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8007b0e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007b12:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
 8007b1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8007b1e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007b22:	4613      	mov	r3, r2
 8007b24:	005b      	lsls	r3, r3, #1
 8007b26:	4413      	add	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f7fe f875 	bl	8005c1a <VL53L0X_isqrt>
 8007b30:	4603      	mov	r3, r0
 8007b32:	005b      	lsls	r3, r3, #1
 8007b34:	643b      	str	r3, [r7, #64]	@ 0x40

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 8007b36:	68bb      	ldr	r3, [r7, #8]
 8007b38:	891b      	ldrh	r3, [r3, #8]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b3e:	fb02 f303 	mul.w	r3, r2, r3
 8007b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007b44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b46:	041a      	lsls	r2, r3, #16
 8007b48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b4c:	1ad3      	subs	r3, r2, r3
			xTalkCompRate_kcps) + 500)/1000;
 8007b4e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 8007b52:	4a6d      	ldr	r2, [pc, #436]	@ (8007d08 <VL53L0X_calc_sigma_estimate+0x414>)
 8007b54:	fba2 2303 	umull	r2, r3, r2, r3
 8007b58:	099b      	lsrs	r3, r3, #6
 8007b5a:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* vcselRate + xtalkCompRate */
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 8007b5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007b5e:	041a      	lsls	r2, r3, #16
 8007b60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007b64:	4413      	add	r3, r2
			xTalkCompRate_kcps) + 500)/1000;
 8007b66:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
		diff2_mcps = (((peakSignalRate_kcps << 16) +
 8007b6a:	4a67      	ldr	r2, [pc, #412]	@ (8007d08 <VL53L0X_calc_sigma_estimate+0x414>)
 8007b6c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b70:	099b      	lsrs	r3, r3, #6
 8007b72:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 8007b74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b76:	021b      	lsls	r3, r3, #8
 8007b78:	63bb      	str	r3, [r7, #56]	@ 0x38

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 8007b7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007b7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	bfb8      	it	lt
 8007b86:	425b      	neglt	r3, r3
 8007b88:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b8c:	021b      	lsls	r3, r3, #8
 8007b8e:	633b      	str	r3, [r7, #48]	@ 0x30

		/* FixPoint1616/uint32 = FixPoint1616 */
		pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 8007b90:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007b92:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b96:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
		/*
		 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
		 * values are small enough such that32 bits will not be
		 * exceeded.
		 */
		pwMult *= ((1 << 16) - xTalkCorrection);
 8007b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b9e:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8007ba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba4:	fb02 f303 	mul.w	r3, r2, r3
 8007ba8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint3232 >> 16) = FixPoint1616 */
		pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 8007baa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bae:	4413      	add	r3, r2
 8007bb0:	0c1b      	lsrs	r3, r3, #16
 8007bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
		pwMult += (1 << 16);
 8007bb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8007bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
		/*
		 * At this point the value will be 1.xx, therefore if we square
		 * the value this will exceed 32 bits. To address this perform
		 * a single shift to the right before the multiplication.
		 */
		pwMult >>= 1;
 8007bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bbe:	085b      	lsrs	r3, r3, #1
 8007bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
		pwMult = pwMult * pwMult;
 8007bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bc4:	fb03 f303 	mul.w	r3, r3, r3
 8007bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* (FixPoint3430 >> 14) = Fix1616 */
		pwMult >>= 14;
 8007bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bcc:	0b9b      	lsrs	r3, r3, #14
 8007bce:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 8007bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bd4:	fb02 f303 	mul.w	r3, r2, r3
 8007bd8:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 8007bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bdc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007be0:	0c1b      	lsrs	r3, r3, #16
 8007be2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 8007be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be6:	fb03 f303 	mul.w	r3, r3, r3
 8007bea:	62bb      	str	r3, [r7, #40]	@ 0x28

		sqr2 = sigmaEstimateP2;
 8007bec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8007bf8:	0c1b      	lsrs	r3, r3, #16
 8007bfa:	627b      	str	r3, [r7, #36]	@ 0x24

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfe:	fb03 f303 	mul.w	r3, r3, r3
 8007c02:	627b      	str	r3, [r7, #36]	@ 0x24

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 8007c04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	4413      	add	r3, r2
 8007c0a:	623b      	str	r3, [r7, #32]

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8007c0c:	6a38      	ldr	r0, [r7, #32]
 8007c0e:	f7fe f804 	bl	8005c1a <VL53L0X_isqrt>
 8007c12:	61f8      	str	r0, [r7, #28]

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	041b      	lsls	r3, r3, #16
 8007c18:	61fb      	str	r3, [r7, #28]
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 8007c1a:	69fb      	ldr	r3, [r7, #28]
 8007c1c:	3332      	adds	r3, #50	@ 0x32
 8007c1e:	4a3b      	ldr	r2, [pc, #236]	@ (8007d0c <VL53L0X_calc_sigma_estimate+0x418>)
 8007c20:	fba2 2303 	umull	r2, r3, r2, r3
 8007c24:	095a      	lsrs	r2, r3, #5
 8007c26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8007c30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c34:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8007c38:	fb02 f303 	mul.w	r3, r2, r3
 8007c3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 8007c40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c44:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8007c48:	3308      	adds	r3, #8
 8007c4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		sigmaEstRtn		 /= 10000;
 8007c4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c52:	4a2f      	ldr	r2, [pc, #188]	@ (8007d10 <VL53L0X_calc_sigma_estimate+0x41c>)
 8007c54:	fba2 2303 	umull	r2, r3, r2, r3
 8007c58:	0b5b      	lsrs	r3, r3, #13
 8007c5a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 8007c5e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007c62:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d903      	bls.n	8007c72 <VL53L0X_calc_sigma_estimate+0x37e>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 8007c6a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007c6e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		}

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 8007c72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c76:	fb03 f303 	mul.w	r3, r3, r3
 8007c7a:	62bb      	str	r3, [r7, #40]	@ 0x28
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = cSigmaEstRef * cSigmaEstRef;
 8007c7c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007c80:	fb03 f303 	mul.w	r3, r3, r3
 8007c84:	627b      	str	r3, [r7, #36]	@ 0x24

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8007c86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c8a:	4413      	add	r3, r2
 8007c8c:	4618      	mov	r0, r3
 8007c8e:	f7fd ffc4 	bl	8005c1a <VL53L0X_isqrt>
 8007c92:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 8007c94:	69bb      	ldr	r3, [r7, #24]
 8007c96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007c9a:	fb02 f303 	mul.w	r3, r2, r3
 8007c9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8007ca2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d009      	beq.n	8007cbc <VL53L0X_calc_sigma_estimate+0x3c8>
 8007ca8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007cac:	2b00      	cmp	r3, #0
 8007cae:	d005      	beq.n	8007cbc <VL53L0X_calc_sigma_estimate+0x3c8>
 8007cb0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d903      	bls.n	8007cc4 <VL53L0X_calc_sigma_estimate+0x3d0>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 8007cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cc0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007cca:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681a      	ldr	r2, [r3, #0]
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
		Status = VL53L0X_calc_dmax(
 8007cd6:	6939      	ldr	r1, [r7, #16]
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	9303      	str	r3, [sp, #12]
 8007cdc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ce0:	9302      	str	r3, [sp, #8]
 8007ce2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007ce6:	9301      	str	r3, [sp, #4]
 8007ce8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cea:	9300      	str	r3, [sp, #0]
 8007cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cee:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007cf0:	68f8      	ldr	r0, [r7, #12]
 8007cf2:	f7ff fce3 	bl	80076bc <VL53L0X_calc_dmax>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8007cfc:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	37b8      	adds	r7, #184	@ 0xb8
 8007d04:	46bd      	mov	sp, r7
 8007d06:	bd80      	pop	{r7, pc}
 8007d08:	10624dd3 	.word	0x10624dd3
 8007d0c:	51eb851f 	.word	0x51eb851f
 8007d10:	d1b71759 	.word	0xd1b71759

08007d14 <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b090      	sub	sp, #64	@ 0x40
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	607a      	str	r2, [r7, #4]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	460b      	mov	r3, r1
 8007d22:	72fb      	strb	r3, [r7, #11]
 8007d24:	4613      	mov	r3, r2
 8007d26:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t SignalRefClipflag = 0;
 8007d34:	2300      	movs	r3, #0
 8007d36:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 8007d40:	2300      	movs	r3, #0
 8007d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8007d46:	2300      	movs	r3, #0
 8007d48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8007d52:	2300      	movs	r3, #0
 8007d54:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	uint16_t tmpWord = 0;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 8007d62:	2300      	movs	r3, #0
 8007d64:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8007d66:	7afb      	ldrb	r3, [r7, #11]
 8007d68:	10db      	asrs	r3, r3, #3
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	f003 030f 	and.w	r3, r3, #15
 8007d70:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

	if (DeviceRangeStatusInternal == 0 ||
 8007d74:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d017      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
 8007d7c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d80:	2b05      	cmp	r3, #5
 8007d82:	d013      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 8007d84:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d88:	2b07      	cmp	r3, #7
 8007d8a:	d00f      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 8007d8c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d90:	2b0c      	cmp	r3, #12
 8007d92:	d00b      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 8007d94:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007d98:	2b0d      	cmp	r3, #13
 8007d9a:	d007      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8007d9c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007da0:	2b0e      	cmp	r3, #14
 8007da2:	d003      	beq.n	8007dac <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 8007da4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007da8:	2b0f      	cmp	r3, #15
 8007daa:	d103      	bne.n	8007db4 <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8007dac:	2301      	movs	r3, #1
 8007dae:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8007db2:	e002      	b.n	8007dba <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 8007db4:	2300      	movs	r3, #0
 8007db6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	}

	/* LastSignalRefMcps */
	if (Status == VL53L0X_ERROR_NONE)
 8007dba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d107      	bne.n	8007dd2 <VL53L0X_get_pal_range_status+0xbe>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	21ff      	movs	r1, #255	@ 0xff
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f000 fb72 	bl	80084b0 <VL53L0X_WrByte>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (Status == VL53L0X_ERROR_NONE)
 8007dd2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	d109      	bne.n	8007dee <VL53L0X_get_pal_range_status+0xda>
		Status = VL53L0X_RdWord(Dev,
 8007dda:	f107 0316 	add.w	r3, r7, #22
 8007dde:	461a      	mov	r2, r3
 8007de0:	21b6      	movs	r1, #182	@ 0xb6
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f000 faf2 	bl	80083cc <VL53L0X_RdWord>
 8007de8:	4603      	mov	r3, r0
 8007dea:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			&tmpWord);

	LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8007dee:	8afb      	ldrh	r3, [r7, #22]
 8007df0:	025b      	lsls	r3, r3, #9
 8007df2:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if (Status == VL53L0X_ERROR_NONE)
 8007df4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d107      	bne.n	8007e0c <VL53L0X_get_pal_range_status+0xf8>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	21ff      	movs	r1, #255	@ 0xff
 8007e00:	68f8      	ldr	r0, [r7, #12]
 8007e02:	f000 fb55 	bl	80084b0 <VL53L0X_WrByte>
 8007e06:	4603      	mov	r3, r0
 8007e08:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e10:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8007e14:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d109      	bne.n	8007e30 <VL53L0X_get_pal_range_status+0x11c>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007e1c:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8007e20:	461a      	mov	r2, r3
 8007e22:	2100      	movs	r1, #0
 8007e24:	68f8      	ldr	r0, [r7, #12]
 8007e26:	f7fc fa3f 	bl	80042a8 <VL53L0X_GetLimitCheckEnable>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8007e30:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d02e      	beq.n	8007e96 <VL53L0X_get_pal_range_status+0x182>
 8007e38:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d12a      	bne.n	8007e96 <VL53L0X_get_pal_range_status+0x182>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 8007e40:	f107 0310 	add.w	r3, r7, #16
 8007e44:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8007e48:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007e4a:	68f8      	ldr	r0, [r7, #12]
 8007e4c:	f7ff fd52 	bl	80078f4 <VL53L0X_calc_sigma_estimate>
 8007e50:	4603      	mov	r3, r0
 8007e52:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8007e56:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d103      	bne.n	8007e66 <VL53L0X_get_pal_range_status+0x152>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	b29a      	uxth	r2, r3
 8007e62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e64:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8007e66:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d113      	bne.n	8007e96 <VL53L0X_get_pal_range_status+0x182>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 8007e6e:	f107 0320 	add.w	r3, r7, #32
 8007e72:	461a      	mov	r2, r3
 8007e74:	2100      	movs	r1, #0
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f7fc fa9c 	bl	80043b4 <VL53L0X_GetLimitCheckValue>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8007e82:	6a3b      	ldr	r3, [r7, #32]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d006      	beq.n	8007e96 <VL53L0X_get_pal_range_status+0x182>
				(SigmaEstimate > SigmaLimitValue))
 8007e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e8a:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d902      	bls.n	8007e96 <VL53L0X_get_pal_range_status+0x182>
					/* Limit Fail */
					SigmaLimitflag = 1;
 8007e90:	2301      	movs	r3, #1
 8007e92:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8007e96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d109      	bne.n	8007eb2 <VL53L0X_get_pal_range_status+0x19e>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007e9e:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	2102      	movs	r1, #2
 8007ea6:	68f8      	ldr	r0, [r7, #12]
 8007ea8:	f7fc f9fe 	bl	80042a8 <VL53L0X_GetLimitCheckEnable>
 8007eac:	4603      	mov	r3, r0
 8007eae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 8007eb2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d017      	beq.n	8007eea <VL53L0X_get_pal_range_status+0x1d6>
 8007eba:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	d113      	bne.n	8007eea <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8007ec2:	f107 031c 	add.w	r3, r7, #28
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	2102      	movs	r1, #2
 8007eca:	68f8      	ldr	r0, [r7, #12]
 8007ecc:	f7fc fa72 	bl	80043b4 <VL53L0X_GetLimitCheckValue>
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		if ((SignalRefClipValue > 0) &&
 8007ed6:	69fb      	ldr	r3, [r7, #28]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d006      	beq.n	8007eea <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8007edc:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8007ede:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d902      	bls.n	8007eea <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8007eea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d109      	bne.n	8007f06 <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8007ef2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	2103      	movs	r1, #3
 8007efa:	68f8      	ldr	r0, [r7, #12]
 8007efc:	f7fc f9d4 	bl	80042a8 <VL53L0X_GetLimitCheckEnable>
 8007f00:	4603      	mov	r3, r0
 8007f02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8007f06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d023      	beq.n	8007f56 <VL53L0X_get_pal_range_status+0x242>
 8007f0e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d11f      	bne.n	8007f56 <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 8007f16:	893b      	ldrh	r3, [r7, #8]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d102      	bne.n	8007f22 <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f20:	e005      	b.n	8007f2e <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	021a      	lsls	r2, r3, #8
 8007f26:	893b      	ldrh	r3, [r7, #8]
 8007f28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f2c:	637b      	str	r3, [r7, #52]	@ 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8007f2e:	f107 0318 	add.w	r3, r7, #24
 8007f32:	461a      	mov	r2, r3
 8007f34:	2103      	movs	r1, #3
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f7fc fa3c 	bl	80043b4 <VL53L0X_GetLimitCheckValue>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d006      	beq.n	8007f56 <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8007f48:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 8007f4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d202      	bcs.n	8007f56 <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 8007f50:	2301      	movs	r3, #1
 8007f52:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 8007f56:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d14a      	bne.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 8007f5e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d103      	bne.n	8007f6e <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 8007f66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f68:	22ff      	movs	r2, #255	@ 0xff
 8007f6a:	701a      	strb	r2, [r3, #0]
 8007f6c:	e042      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 8007f6e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	d007      	beq.n	8007f86 <VL53L0X_get_pal_range_status+0x272>
 8007f76:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f7a:	2b02      	cmp	r3, #2
 8007f7c:	d003      	beq.n	8007f86 <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 8007f7e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f82:	2b03      	cmp	r3, #3
 8007f84:	d103      	bne.n	8007f8e <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 8007f86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f88:	2205      	movs	r2, #5
 8007f8a:	701a      	strb	r2, [r3, #0]
 8007f8c:	e032      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 8007f8e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f92:	2b06      	cmp	r3, #6
 8007f94:	d003      	beq.n	8007f9e <VL53L0X_get_pal_range_status+0x28a>
 8007f96:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007f9a:	2b09      	cmp	r3, #9
 8007f9c:	d103      	bne.n	8007fa6 <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8007f9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fa0:	2204      	movs	r2, #4
 8007fa2:	701a      	strb	r2, [r3, #0]
 8007fa4:	e026      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 8007fa6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007faa:	2b08      	cmp	r3, #8
 8007fac:	d007      	beq.n	8007fbe <VL53L0X_get_pal_range_status+0x2aa>
 8007fae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007fb2:	2b0a      	cmp	r3, #10
 8007fb4:	d003      	beq.n	8007fbe <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 8007fb6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8007fba:	2b01      	cmp	r3, #1
 8007fbc:	d103      	bne.n	8007fc6 <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8007fbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fc0:	2203      	movs	r2, #3
 8007fc2:	701a      	strb	r2, [r3, #0]
 8007fc4:	e016      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 8007fc6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8007fca:	2b04      	cmp	r3, #4
 8007fcc:	d003      	beq.n	8007fd6 <VL53L0X_get_pal_range_status+0x2c2>
 8007fce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d103      	bne.n	8007fde <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 8007fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fd8:	2202      	movs	r2, #2
 8007fda:	701a      	strb	r2, [r3, #0]
 8007fdc:	e00a      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8007fde:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8007fe2:	2b01      	cmp	r3, #1
 8007fe4:	d103      	bne.n	8007fee <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 8007fe6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007fe8:	2201      	movs	r2, #1
 8007fea:	701a      	strb	r2, [r3, #0]
 8007fec:	e002      	b.n	8007ff4 <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8007fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 8007ff4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d102      	bne.n	8008002 <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8007ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007ffe:	2200      	movs	r2, #0
 8008000:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 8008002:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8008006:	461a      	mov	r2, r3
 8008008:	2101      	movs	r1, #1
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f7fc f94c 	bl	80042a8 <VL53L0X_GetLimitCheckEnable>
 8008010:	4603      	mov	r3, r0
 8008012:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 8008016:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800801a:	2b00      	cmp	r3, #0
 800801c:	d14f      	bne.n	80080be <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 800801e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008022:	2b00      	cmp	r3, #0
 8008024:	d003      	beq.n	800802e <VL53L0X_get_pal_range_status+0x31a>
 8008026:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800802a:	2b01      	cmp	r3, #1
 800802c:	d103      	bne.n	8008036 <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 800802e:	2301      	movs	r3, #1
 8008030:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8008034:	e002      	b.n	800803c <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 8008036:	2300      	movs	r3, #0
 8008038:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008042:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 8008046:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800804a:	2b04      	cmp	r3, #4
 800804c:	d003      	beq.n	8008056 <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 800804e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 8008052:	2b00      	cmp	r3, #0
 8008054:	d103      	bne.n	800805e <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 8008056:	2301      	movs	r3, #1
 8008058:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800805c:	e002      	b.n	8008064 <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 800805e:	2300      	movs	r3, #0
 8008060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 800806a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 800806e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008072:	2b00      	cmp	r3, #0
 8008074:	d003      	beq.n	800807e <VL53L0X_get_pal_range_status+0x36a>
 8008076:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800807a:	2b01      	cmp	r3, #1
 800807c:	d103      	bne.n	8008086 <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 800807e:	2301      	movs	r3, #1
 8008080:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8008084:	e002      	b.n	800808c <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 8008086:	2300      	movs	r3, #0
 8008088:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8008092:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8008096:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800809a:	2b00      	cmp	r3, #0
 800809c:	d003      	beq.n	80080a6 <VL53L0X_get_pal_range_status+0x392>
 800809e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d103      	bne.n	80080ae <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 80080a6:	2301      	movs	r3, #1
 80080a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80080ac:	e002      	b.n	80080b4 <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 80080ae:	2300      	movs	r3, #0
 80080b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80080ba:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 80080be:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f

}
 80080c2:	4618      	mov	r0, r3
 80080c4:	3740      	adds	r7, #64	@ 0x40
 80080c6:	46bd      	mov	sp, r7
 80080c8:	bd80      	pop	{r7, pc}

080080ca <VL53L0X_check_part_used>:


VL53L0X_Error VL53L0X_check_part_used(VL53L0X_DEV Dev,
		uint8_t *Revision,
		VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 80080ca:	b580      	push	{r7, lr}
 80080cc:	b086      	sub	sp, #24
 80080ce:	af00      	add	r7, sp, #0
 80080d0:	60f8      	str	r0, [r7, #12]
 80080d2:	60b9      	str	r1, [r7, #8]
 80080d4:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80080d6:	2300      	movs	r3, #0
 80080d8:	75fb      	strb	r3, [r7, #23]
	uint8_t ModuleIdInt;
	char *ProductId_tmp;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 2);
 80080da:	2102      	movs	r1, #2
 80080dc:	68f8      	ldr	r0, [r7, #12]
 80080de:	f7fd fe11 	bl	8005d04 <VL53L0X_get_info_from_device>
 80080e2:	4603      	mov	r3, r0
 80080e4:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE) {
 80080e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d11c      	bne.n	8008128 <VL53L0X_check_part_used+0x5e>
		ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80080f4:	75bb      	strb	r3, [r7, #22]

	if (ModuleIdInt == 0) {
 80080f6:	7dbb      	ldrb	r3, [r7, #22]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d107      	bne.n	800810c <VL53L0X_check_part_used+0x42>
		*Revision = 0;
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	2200      	movs	r2, #0
 8008100:	701a      	strb	r2, [r3, #0]
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	3340      	adds	r3, #64	@ 0x40
 8008106:	2200      	movs	r2, #0
 8008108:	701a      	strb	r2, [r3, #0]
 800810a:	e00d      	b.n	8008128 <VL53L0X_check_part_used+0x5e>
	} else {
		*Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f893 20f2 	ldrb.w	r2, [r3, #242]	@ 0xf2
 8008112:	68bb      	ldr	r3, [r7, #8]
 8008114:	701a      	strb	r2, [r3, #0]
		ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	33f3      	adds	r3, #243	@ 0xf3
 800811a:	613b      	str	r3, [r7, #16]
			ProductId);
		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	3340      	adds	r3, #64	@ 0x40
 8008120:	6939      	ldr	r1, [r7, #16]
 8008122:	4618      	mov	r0, r3
 8008124:	f014 feeb 	bl	801cefe <strcpy>
	}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8008128:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800812c:	4618      	mov	r0, r3
 800812e:	3718      	adds	r7, #24
 8008130:	46bd      	mov	sp, r7
 8008132:	bd80      	pop	{r7, pc}

08008134 <VL53L0X_get_device_info>:


VL53L0X_Error VL53L0X_get_device_info(VL53L0X_DEV Dev,
				VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo)
{
 8008134:	b5b0      	push	{r4, r5, r7, lr}
 8008136:	b084      	sub	sp, #16
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
 800813c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800813e:	2300      	movs	r3, #0
 8008140:	73fb      	strb	r3, [r7, #15]
	uint8_t revision_id;
	uint8_t Revision;

	Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8008142:	f107 030d 	add.w	r3, r7, #13
 8008146:	683a      	ldr	r2, [r7, #0]
 8008148:	4619      	mov	r1, r3
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7ff ffbd 	bl	80080ca <VL53L0X_check_part_used>
 8008150:	4603      	mov	r3, r0
 8008152:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE) {
 8008154:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d13b      	bne.n	80081d4 <VL53L0X_get_device_info+0xa0>
		if (Revision == 0) {
 800815c:	7b7b      	ldrb	r3, [r7, #13]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d108      	bne.n	8008174 <VL53L0X_get_device_info+0x40>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	4a30      	ldr	r2, [pc, #192]	@ (8008228 <VL53L0X_get_device_info+0xf4>)
 8008166:	461c      	mov	r4, r3
 8008168:	4613      	mov	r3, r2
 800816a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800816c:	6020      	str	r0, [r4, #0]
 800816e:	6061      	str	r1, [r4, #4]
 8008170:	60a2      	str	r2, [r4, #8]
 8008172:	e027      	b.n	80081c4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
		} else if ((Revision <= 34) && (Revision != 32)) {
 8008174:	7b7b      	ldrb	r3, [r7, #13]
 8008176:	2b22      	cmp	r3, #34	@ 0x22
 8008178:	d80b      	bhi.n	8008192 <VL53L0X_get_device_info+0x5e>
 800817a:	7b7b      	ldrb	r3, [r7, #13]
 800817c:	2b20      	cmp	r3, #32
 800817e:	d008      	beq.n	8008192 <VL53L0X_get_device_info+0x5e>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	4a2a      	ldr	r2, [pc, #168]	@ (800822c <VL53L0X_get_device_info+0xf8>)
 8008184:	461c      	mov	r4, r3
 8008186:	4613      	mov	r3, r2
 8008188:	cb07      	ldmia	r3!, {r0, r1, r2}
 800818a:	6020      	str	r0, [r4, #0]
 800818c:	6061      	str	r1, [r4, #4]
 800818e:	60a2      	str	r2, [r4, #8]
 8008190:	e018      	b.n	80081c4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
		} else if (Revision < 39) {
 8008192:	7b7b      	ldrb	r3, [r7, #13]
 8008194:	2b26      	cmp	r3, #38	@ 0x26
 8008196:	d808      	bhi.n	80081aa <VL53L0X_get_device_info+0x76>
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8008198:	683b      	ldr	r3, [r7, #0]
 800819a:	4a25      	ldr	r2, [pc, #148]	@ (8008230 <VL53L0X_get_device_info+0xfc>)
 800819c:	461c      	mov	r4, r3
 800819e:	4613      	mov	r3, r2
 80081a0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80081a2:	6020      	str	r0, [r4, #0]
 80081a4:	6061      	str	r1, [r4, #4]
 80081a6:	60a2      	str	r2, [r4, #8]
 80081a8:	e00c      	b.n	80081c4 <VL53L0X_get_device_info+0x90>
					VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
		} else {
			VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80081aa:	683b      	ldr	r3, [r7, #0]
 80081ac:	4a21      	ldr	r2, [pc, #132]	@ (8008234 <VL53L0X_get_device_info+0x100>)
 80081ae:	461d      	mov	r5, r3
 80081b0:	4614      	mov	r4, r2
 80081b2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80081b4:	6028      	str	r0, [r5, #0]
 80081b6:	6069      	str	r1, [r5, #4]
 80081b8:	60aa      	str	r2, [r5, #8]
 80081ba:	60eb      	str	r3, [r5, #12]
 80081bc:	6820      	ldr	r0, [r4, #0]
 80081be:	6128      	str	r0, [r5, #16]
 80081c0:	7923      	ldrb	r3, [r4, #4]
 80081c2:	752b      	strb	r3, [r5, #20]
					VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
		}

		VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	3320      	adds	r3, #32
 80081c8:	491b      	ldr	r1, [pc, #108]	@ (8008238 <VL53L0X_get_device_info+0x104>)
 80081ca:	461a      	mov	r2, r3
 80081cc:	460b      	mov	r3, r1
 80081ce:	cb03      	ldmia	r3!, {r0, r1}
 80081d0:	6010      	str	r0, [r2, #0]
 80081d2:	6051      	str	r1, [r2, #4]
				VL53L0X_STRING_DEVICE_INFO_TYPE);

	}

	if (Status == VL53L0X_ERROR_NONE) {
 80081d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d108      	bne.n	80081ee <VL53L0X_get_device_info+0xba>
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	3360      	adds	r3, #96	@ 0x60
 80081e0:	461a      	mov	r2, r3
 80081e2:	21c0      	movs	r1, #192	@ 0xc0
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f86a 	bl	80082be <VL53L0X_RdByte>
 80081ea:	4603      	mov	r3, r0
 80081ec:	73fb      	strb	r3, [r7, #15]
				&pVL53L0X_DeviceInfo->ProductType);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80081ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d112      	bne.n	800821c <VL53L0X_get_device_info+0xe8>
		Status = VL53L0X_RdByte(Dev,
 80081f6:	f107 030e 	add.w	r3, r7, #14
 80081fa:	461a      	mov	r2, r3
 80081fc:	21c2      	movs	r1, #194	@ 0xc2
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 f85d 	bl	80082be <VL53L0X_RdByte>
 8008204:	4603      	mov	r3, r0
 8008206:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_IDENTIFICATION_REVISION_ID,
				&revision_id);
		pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	2201      	movs	r2, #1
 800820c:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
					(revision_id & 0xF0) >> 4;
 8008210:	7bbb      	ldrb	r3, [r7, #14]
 8008212:	091b      	lsrs	r3, r3, #4
 8008214:	b2da      	uxtb	r2, r3
		pVL53L0X_DeviceInfo->ProductRevisionMinor =
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
	}

	return Status;
 800821c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bdb0      	pop	{r4, r5, r7, pc}
 8008228:	0801f26c 	.word	0x0801f26c
 800822c:	0801f278 	.word	0x0801f278
 8008230:	0801f284 	.word	0x0801f284
 8008234:	0801f290 	.word	0x0801f290
 8008238:	0801f2a8 	.word	0x0801f2a8

0800823c <_I2CWrite>:
/* Private function prototypes -----------------------------------------------*/
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);
int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count);
/* Exported functions --------------------------------------------------------*/
    
int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800823c:	b580      	push	{r7, lr}
 800823e:	b088      	sub	sp, #32
 8008240:	af02      	add	r7, sp, #8
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	330a      	adds	r3, #10
 800824c:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 800825a:	4619      	mov	r1, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	b29a      	uxth	r2, r3
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	9300      	str	r3, [sp, #0]
 8008264:	4613      	mov	r3, r2
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	f009 f930 	bl	80114cc <HAL_I2C_Master_Transmit>
 800826c:	4603      	mov	r3, r0
 800826e:	613b      	str	r3, [r7, #16]
    
    return status;
 8008270:	693b      	ldr	r3, [r7, #16]
}
 8008272:	4618      	mov	r0, r3
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 800827a:	b580      	push	{r7, lr}
 800827c:	b088      	sub	sp, #32
 800827e:	af02      	add	r7, sp, #8
 8008280:	60f8      	str	r0, [r7, #12]
 8008282:	60b9      	str	r1, [r7, #8]
 8008284:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	330a      	adds	r3, #10
 800828a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8008298:	f043 0301 	orr.w	r3, r3, #1
 800829c:	b2db      	uxtb	r3, r3
 800829e:	4619      	mov	r1, r3
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	b29a      	uxth	r2, r3
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	9300      	str	r3, [sp, #0]
 80082a8:	4613      	mov	r3, r2
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	f009 fa26 	bl	80116fc <HAL_I2C_Master_Receive>
 80082b0:	4603      	mov	r3, r0
 80082b2:	613b      	str	r3, [r7, #16]
    
    return status;
 80082b4:	693b      	ldr	r3, [r7, #16]
}
 80082b6:	4618      	mov	r0, r3
 80082b8:	3718      	adds	r7, #24
 80082ba:	46bd      	mov	sp, r7
 80082bc:	bd80      	pop	{r7, pc}

080082be <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 80082be:	b580      	push	{r7, lr}
 80082c0:	b086      	sub	sp, #24
 80082c2:	af00      	add	r7, sp, #0
 80082c4:	60f8      	str	r0, [r7, #12]
 80082c6:	460b      	mov	r3, r1
 80082c8:	607a      	str	r2, [r7, #4]
 80082ca:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80082cc:	2300      	movs	r3, #0
 80082ce:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80082d0:	f107 030b 	add.w	r3, r7, #11
 80082d4:	2201      	movs	r2, #1
 80082d6:	4619      	mov	r1, r3
 80082d8:	68f8      	ldr	r0, [r7, #12]
 80082da:	f7ff ffaf 	bl	800823c <_I2CWrite>
 80082de:	6138      	str	r0, [r7, #16]
    
    if( status_int ){
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d002      	beq.n	80082ec <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80082e6:	23ec      	movs	r3, #236	@ 0xec
 80082e8:	75fb      	strb	r3, [r7, #23]
        goto done;
 80082ea:	e00c      	b.n	8008306 <VL53L0X_RdByte+0x48>
    }
    
    status_int = _I2CRead(Dev, data, 1);
 80082ec:	2201      	movs	r2, #1
 80082ee:	6879      	ldr	r1, [r7, #4]
 80082f0:	68f8      	ldr	r0, [r7, #12]
 80082f2:	f7ff ffc2 	bl	800827a <_I2CRead>
 80082f6:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d002      	beq.n	8008304 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80082fe:	23ec      	movs	r3, #236	@ 0xec
 8008300:	75fb      	strb	r3, [r7, #23]
 8008302:	e000      	b.n	8008306 <VL53L0X_RdByte+0x48>
    }
done:
 8008304:	bf00      	nop
    return Status;
 8008306:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800830a:	4618      	mov	r0, r3
 800830c:	3718      	adds	r7, #24
 800830e:	46bd      	mov	sp, r7
 8008310:	bd80      	pop	{r7, pc}
	...

08008314 <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];


// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008314:	b580      	push	{r7, lr}
 8008316:	b086      	sub	sp, #24
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	607a      	str	r2, [r7, #4]
 800831e:	603b      	str	r3, [r7, #0]
 8008320:	460b      	mov	r3, r1
 8008322:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008324:	2300      	movs	r3, #0
 8008326:	75fb      	strb	r3, [r7, #23]
    
    if (count > sizeof(_I2CBuffer) - 1) {
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	2b3f      	cmp	r3, #63	@ 0x3f
 800832c:	d902      	bls.n	8008334 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 800832e:	f06f 0303 	mvn.w	r3, #3
 8008332:	e016      	b.n	8008362 <VL53L0X_WriteMulti+0x4e>
    }
    
    _I2CBuffer[0] = index;
 8008334:	4a0d      	ldr	r2, [pc, #52]	@ (800836c <VL53L0X_WriteMulti+0x58>)
 8008336:	7afb      	ldrb	r3, [r7, #11]
 8008338:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 800833a:	683a      	ldr	r2, [r7, #0]
 800833c:	6879      	ldr	r1, [r7, #4]
 800833e:	480c      	ldr	r0, [pc, #48]	@ (8008370 <VL53L0X_WriteMulti+0x5c>)
 8008340:	f014 fde5 	bl	801cf0e <memcpy>
    
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	3301      	adds	r3, #1
 8008348:	461a      	mov	r2, r3
 800834a:	4908      	ldr	r1, [pc, #32]	@ (800836c <VL53L0X_WriteMulti+0x58>)
 800834c:	68f8      	ldr	r0, [r7, #12]
 800834e:	f7ff ff75 	bl	800823c <_I2CWrite>
 8008352:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d001      	beq.n	800835e <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800835a:	23ec      	movs	r3, #236	@ 0xec
 800835c:	75fb      	strb	r3, [r7, #23]
    }
    
    return Status;
 800835e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008362:	4618      	mov	r0, r3
 8008364:	3718      	adds	r7, #24
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}
 800836a:	bf00      	nop
 800836c:	20000af4 	.word	0x20000af4
 8008370:	20000af5 	.word	0x20000af5

08008374 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8008374:	b580      	push	{r7, lr}
 8008376:	b086      	sub	sp, #24
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	607a      	str	r2, [r7, #4]
 800837e:	603b      	str	r3, [r7, #0]
 8008380:	460b      	mov	r3, r1
 8008382:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008384:	2300      	movs	r3, #0
 8008386:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    
    status_int = _I2CWrite(Dev, &index, 1);
 8008388:	f107 030b 	add.w	r3, r7, #11
 800838c:	2201      	movs	r2, #1
 800838e:	4619      	mov	r1, r3
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f7ff ff53 	bl	800823c <_I2CWrite>
 8008396:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d002      	beq.n	80083a4 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800839e:	23ec      	movs	r3, #236	@ 0xec
 80083a0:	75fb      	strb	r3, [r7, #23]
        goto done;
 80083a2:	e00c      	b.n	80083be <VL53L0X_ReadMulti+0x4a>
    }
    
    status_int = _I2CRead(Dev, pdata, count);
 80083a4:	683a      	ldr	r2, [r7, #0]
 80083a6:	6879      	ldr	r1, [r7, #4]
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f7ff ff66 	bl	800827a <_I2CRead>
 80083ae:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 80083b0:	693b      	ldr	r3, [r7, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d002      	beq.n	80083bc <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80083b6:	23ec      	movs	r3, #236	@ 0xec
 80083b8:	75fb      	strb	r3, [r7, #23]
 80083ba:	e000      	b.n	80083be <VL53L0X_ReadMulti+0x4a>
    }
done:
 80083bc:	bf00      	nop
    return Status;
 80083be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80083c2:	4618      	mov	r0, r3
 80083c4:	3718      	adds	r7, #24
 80083c6:	46bd      	mov	sp, r7
 80083c8:	bd80      	pop	{r7, pc}
	...

080083cc <VL53L0X_RdWord>:


VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	460b      	mov	r3, r1
 80083d6:	607a      	str	r2, [r7, #4]
 80083d8:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80083da:	2300      	movs	r3, #0
 80083dc:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 80083de:	f107 030b 	add.w	r3, r7, #11
 80083e2:	2201      	movs	r2, #1
 80083e4:	4619      	mov	r1, r3
 80083e6:	68f8      	ldr	r0, [r7, #12]
 80083e8:	f7ff ff28 	bl	800823c <_I2CWrite>
 80083ec:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80083f4:	23ec      	movs	r3, #236	@ 0xec
 80083f6:	75fb      	strb	r3, [r7, #23]
        goto done;
 80083f8:	e015      	b.n	8008426 <VL53L0X_RdWord+0x5a>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80083fa:	2202      	movs	r2, #2
 80083fc:	490d      	ldr	r1, [pc, #52]	@ (8008434 <VL53L0X_RdWord+0x68>)
 80083fe:	68f8      	ldr	r0, [r7, #12]
 8008400:	f7ff ff3b 	bl	800827a <_I2CRead>
 8008404:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 800840c:	23ec      	movs	r3, #236	@ 0xec
 800840e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008410:	e009      	b.n	8008426 <VL53L0X_RdWord+0x5a>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 8008412:	4b08      	ldr	r3, [pc, #32]	@ (8008434 <VL53L0X_RdWord+0x68>)
 8008414:	781b      	ldrb	r3, [r3, #0]
 8008416:	021b      	lsls	r3, r3, #8
 8008418:	b29b      	uxth	r3, r3
 800841a:	4a06      	ldr	r2, [pc, #24]	@ (8008434 <VL53L0X_RdWord+0x68>)
 800841c:	7852      	ldrb	r2, [r2, #1]
 800841e:	4413      	add	r3, r2
 8008420:	b29a      	uxth	r2, r3
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	801a      	strh	r2, [r3, #0]
done:
    return Status;
 8008426:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800842a:	4618      	mov	r0, r3
 800842c:	3718      	adds	r7, #24
 800842e:	46bd      	mov	sp, r7
 8008430:	bd80      	pop	{r7, pc}
 8008432:	bf00      	nop
 8008434:	20000af4 	.word	0x20000af4

08008438 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8008438:	b580      	push	{r7, lr}
 800843a:	b086      	sub	sp, #24
 800843c:	af00      	add	r7, sp, #0
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	460b      	mov	r3, r1
 8008442:	607a      	str	r2, [r7, #4]
 8008444:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008446:	2300      	movs	r3, #0
 8008448:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    status_int = _I2CWrite(Dev, &index, 1);
 800844a:	f107 030b 	add.w	r3, r7, #11
 800844e:	2201      	movs	r2, #1
 8008450:	4619      	mov	r1, r3
 8008452:	68f8      	ldr	r0, [r7, #12]
 8008454:	f7ff fef2 	bl	800823c <_I2CWrite>
 8008458:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d002      	beq.n	8008466 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008460:	23ec      	movs	r3, #236	@ 0xec
 8008462:	75fb      	strb	r3, [r7, #23]
        goto done;
 8008464:	e01b      	b.n	800849e <VL53L0X_RdDWord+0x66>
    }
    
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8008466:	2204      	movs	r2, #4
 8008468:	4910      	ldr	r1, [pc, #64]	@ (80084ac <VL53L0X_RdDWord+0x74>)
 800846a:	68f8      	ldr	r0, [r7, #12]
 800846c:	f7ff ff05 	bl	800827a <_I2CRead>
 8008470:	6138      	str	r0, [r7, #16]
    
    if (status_int != 0) {
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008478:	23ec      	movs	r3, #236	@ 0xec
 800847a:	75fb      	strb	r3, [r7, #23]
        goto done;
 800847c:	e00f      	b.n	800849e <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 800847e:	4b0b      	ldr	r3, [pc, #44]	@ (80084ac <VL53L0X_RdDWord+0x74>)
 8008480:	781b      	ldrb	r3, [r3, #0]
 8008482:	061a      	lsls	r2, r3, #24
 8008484:	4b09      	ldr	r3, [pc, #36]	@ (80084ac <VL53L0X_RdDWord+0x74>)
 8008486:	785b      	ldrb	r3, [r3, #1]
 8008488:	041b      	lsls	r3, r3, #16
 800848a:	441a      	add	r2, r3
 800848c:	4b07      	ldr	r3, [pc, #28]	@ (80084ac <VL53L0X_RdDWord+0x74>)
 800848e:	789b      	ldrb	r3, [r3, #2]
 8008490:	021b      	lsls	r3, r3, #8
 8008492:	4413      	add	r3, r2
 8008494:	4a05      	ldr	r2, [pc, #20]	@ (80084ac <VL53L0X_RdDWord+0x74>)
 8008496:	78d2      	ldrb	r2, [r2, #3]
 8008498:	441a      	add	r2, r3
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	601a      	str	r2, [r3, #0]

done:
    return Status;
 800849e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}
 80084aa:	bf00      	nop
 80084ac:	20000af4 	.word	0x20000af4

080084b0 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
 80084b8:	460b      	mov	r3, r1
 80084ba:	70fb      	strb	r3, [r7, #3]
 80084bc:	4613      	mov	r3, r2
 80084be:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80084c0:	2300      	movs	r3, #0
 80084c2:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80084c4:	4a0b      	ldr	r2, [pc, #44]	@ (80084f4 <VL53L0X_WrByte+0x44>)
 80084c6:	78fb      	ldrb	r3, [r7, #3]
 80084c8:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 80084ca:	4a0a      	ldr	r2, [pc, #40]	@ (80084f4 <VL53L0X_WrByte+0x44>)
 80084cc:	78bb      	ldrb	r3, [r7, #2]
 80084ce:	7053      	strb	r3, [r2, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80084d0:	2202      	movs	r2, #2
 80084d2:	4908      	ldr	r1, [pc, #32]	@ (80084f4 <VL53L0X_WrByte+0x44>)
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f7ff feb1 	bl	800823c <_I2CWrite>
 80084da:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d001      	beq.n	80084e6 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80084e2:	23ec      	movs	r3, #236	@ 0xec
 80084e4:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 80084e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80084ea:	4618      	mov	r0, r3
 80084ec:	3710      	adds	r7, #16
 80084ee:	46bd      	mov	sp, r7
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	bf00      	nop
 80084f4:	20000af4 	.word	0x20000af4

080084f8 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
 8008500:	460b      	mov	r3, r1
 8008502:	70fb      	strb	r3, [r7, #3]
 8008504:	4613      	mov	r3, r2
 8008506:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008508:	2300      	movs	r3, #0
 800850a:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 800850c:	4a0e      	ldr	r2, [pc, #56]	@ (8008548 <VL53L0X_WrWord+0x50>)
 800850e:	78fb      	ldrb	r3, [r7, #3]
 8008510:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 8008512:	883b      	ldrh	r3, [r7, #0]
 8008514:	0a1b      	lsrs	r3, r3, #8
 8008516:	b29b      	uxth	r3, r3
 8008518:	b2da      	uxtb	r2, r3
 800851a:	4b0b      	ldr	r3, [pc, #44]	@ (8008548 <VL53L0X_WrWord+0x50>)
 800851c:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 800851e:	883b      	ldrh	r3, [r7, #0]
 8008520:	b2da      	uxtb	r2, r3
 8008522:	4b09      	ldr	r3, [pc, #36]	@ (8008548 <VL53L0X_WrWord+0x50>)
 8008524:	709a      	strb	r2, [r3, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8008526:	2203      	movs	r2, #3
 8008528:	4907      	ldr	r1, [pc, #28]	@ (8008548 <VL53L0X_WrWord+0x50>)
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f7ff fe86 	bl	800823c <_I2CWrite>
 8008530:	60b8      	str	r0, [r7, #8]
    
    if (status_int != 0) {
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d001      	beq.n	800853c <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8008538:	23ec      	movs	r3, #236	@ 0xec
 800853a:	73fb      	strb	r3, [r7, #15]
    }
    
    return Status;
 800853c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8008540:	4618      	mov	r0, r3
 8008542:	3710      	adds	r7, #16
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}
 8008548:	20000af4 	.word	0x20000af4

0800854c <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	4608      	mov	r0, r1
 8008556:	4611      	mov	r1, r2
 8008558:	461a      	mov	r2, r3
 800855a:	4603      	mov	r3, r0
 800855c:	70fb      	strb	r3, [r7, #3]
 800855e:	460b      	mov	r3, r1
 8008560:	70bb      	strb	r3, [r7, #2]
 8008562:	4613      	mov	r3, r2
 8008564:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8008566:	2300      	movs	r3, #0
 8008568:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 800856a:	f107 020e 	add.w	r2, r7, #14
 800856e:	78fb      	ldrb	r3, [r7, #3]
 8008570:	4619      	mov	r1, r3
 8008572:	6878      	ldr	r0, [r7, #4]
 8008574:	f7ff fea3 	bl	80082be <VL53L0X_RdByte>
 8008578:	4603      	mov	r3, r0
 800857a:	73fb      	strb	r3, [r7, #15]
    
    if (Status) {
 800857c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d110      	bne.n	80085a6 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    
    data = (data & AndData) | OrData;
 8008584:	7bba      	ldrb	r2, [r7, #14]
 8008586:	78bb      	ldrb	r3, [r7, #2]
 8008588:	4013      	ands	r3, r2
 800858a:	b2da      	uxtb	r2, r3
 800858c:	787b      	ldrb	r3, [r7, #1]
 800858e:	4313      	orrs	r3, r2
 8008590:	b2db      	uxtb	r3, r3
 8008592:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8008594:	7bba      	ldrb	r2, [r7, #14]
 8008596:	78fb      	ldrb	r3, [r7, #3]
 8008598:	4619      	mov	r1, r3
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	f7ff ff88 	bl	80084b0 <VL53L0X_WrByte>
 80085a0:	4603      	mov	r3, r0
 80085a2:	73fb      	strb	r3, [r7, #15]
 80085a4:	e000      	b.n	80085a8 <VL53L0X_UpdateByte+0x5c>
        goto done;
 80085a6:	bf00      	nop
done:
    return Status;
 80085a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085ac:	4618      	mov	r0, r3
 80085ae:	3710      	adds	r7, #16
 80085b0:	46bd      	mov	sp, r7
 80085b2:	bd80      	pop	{r7, pc}

080085b4 <VL53L0X_PollingDelay>:
    }

    return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80085bc:	2300      	movs	r3, #0
 80085be:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 80085c0:	2002      	movs	r0, #2
 80085c2:	f7f9 f937 	bl	8001834 <HAL_Delay>
    return status;
 80085c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3710      	adds	r7, #16
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
	...

080085d4 <SetupSingleShot>:

/**
 *  Setup all detected sensors for single shot mode and setup ranging configuration
 */
void SetupSingleShot(VL53L0X_DEV Dev)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b08a      	sub	sp, #40	@ 0x28
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  int status;
  uint8_t VhvSettings;
  uint8_t PhaseCal;
  uint32_t refSpadCount;
	uint8_t isApertureSpads;
	FixPoint1616_t signalLimit = (FixPoint1616_t)(0.25*65536);
 80085dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80085e0:	627b      	str	r3, [r7, #36]	@ 0x24
	FixPoint1616_t sigmaLimit = (FixPoint1616_t)(18*65536);
 80085e2:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80085e6:	623b      	str	r3, [r7, #32]
	uint32_t timingBudget = 33000;
 80085e8:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 80085ec:	61fb      	str	r3, [r7, #28]
	uint8_t preRangeVcselPeriod = 14;
 80085ee:	230e      	movs	r3, #14
 80085f0:	76fb      	strb	r3, [r7, #27]
	uint8_t finalRangeVcselPeriod = 10;
 80085f2:	230a      	movs	r3, #10
 80085f4:	76bb      	strb	r3, [r7, #26]

                          
  if( Dev->Present){
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	f000 80a4 	beq.w	800874a <SetupSingleShot+0x176>
    status=VL53L0X_StaticInit(Dev);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fb f8fa 	bl	80037fc <VL53L0X_StaticInit>
 8008608:	4603      	mov	r3, r0
 800860a:	617b      	str	r3, [r7, #20]
    if( status ){
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d002      	beq.n	8008618 <SetupSingleShot+0x44>
      printf("VL53L0X_StaticInit failed\n");
 8008612:	4850      	ldr	r0, [pc, #320]	@ (8008754 <SetupSingleShot+0x180>)
 8008614:	f014 faf2 	bl	801cbfc <puts>
    }
    
    
    status = VL53L0X_PerformRefCalibration(Dev, &VhvSettings, &PhaseCal);
 8008618:	f107 0212 	add.w	r2, r7, #18
 800861c:	f107 0313 	add.w	r3, r7, #19
 8008620:	4619      	mov	r1, r3
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7fb ffba 	bl	800459c <VL53L0X_PerformRefCalibration>
 8008628:	4603      	mov	r3, r0
 800862a:	617b      	str	r3, [r7, #20]
    if( status ){
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d002      	beq.n	8008638 <SetupSingleShot+0x64>
      printf("VL53L0X_PerformRefCalibration failed\n");
 8008632:	4849      	ldr	r0, [pc, #292]	@ (8008758 <SetupSingleShot+0x184>)
 8008634:	f014 fae2 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_PerformRefSpadManagement(Dev, &refSpadCount, &isApertureSpads);
 8008638:	f107 020b 	add.w	r2, r7, #11
 800863c:	f107 030c 	add.w	r3, r7, #12
 8008640:	4619      	mov	r1, r3
 8008642:	6878      	ldr	r0, [r7, #4]
 8008644:	f7fc fbf6 	bl	8004e34 <VL53L0X_PerformRefSpadManagement>
 8008648:	4603      	mov	r3, r0
 800864a:	617b      	str	r3, [r7, #20]
    if( status ){
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d002      	beq.n	8008658 <SetupSingleShot+0x84>
      printf("VL53L0X_PerformRefSpadManagement failed\n");
 8008652:	4842      	ldr	r0, [pc, #264]	@ (800875c <SetupSingleShot+0x188>)
 8008654:	f014 fad2 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING); // Setup in single ranging mode
 8008658:	2100      	movs	r1, #0
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f7fb fade 	bl	8003c1c <VL53L0X_SetDeviceMode>
 8008660:	4603      	mov	r3, r0
 8008662:	617b      	str	r3, [r7, #20]
    if( status ){
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d002      	beq.n	8008670 <SetupSingleShot+0x9c>
      printf("VL53L0X_SetDeviceMode failed\n");
 800866a:	483d      	ldr	r0, [pc, #244]	@ (8008760 <SetupSingleShot+0x18c>)
 800866c:	f014 fac6 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1); // Enable Sigma limit
 8008670:	2201      	movs	r2, #1
 8008672:	2100      	movs	r1, #0
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f7fb fd8b 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 800867a:	4603      	mov	r3, r0
 800867c:	617b      	str	r3, [r7, #20]
    if( status ){
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d002      	beq.n	800868a <SetupSingleShot+0xb6>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 8008684:	4837      	ldr	r0, [pc, #220]	@ (8008764 <SetupSingleShot+0x190>)
 8008686:	f014 fab9 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1); // Enable Signa limit
 800868a:	2201      	movs	r2, #1
 800868c:	2101      	movs	r1, #1
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7fb fd7e 	bl	8004190 <VL53L0X_SetLimitCheckEnable>
 8008694:	4603      	mov	r3, r0
 8008696:	617b      	str	r3, [r7, #20]
    if( status ){
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d002      	beq.n	80086a4 <SetupSingleShot+0xd0>
      printf("VL53L0X_SetLimitCheckEnable failed\n");
 800869e:	4831      	ldr	r0, [pc, #196]	@ (8008764 <SetupSingleShot+0x190>)
 80086a0:	f014 faac 	bl	801cbfc <puts>
    }
    
    /* Ranging configuration */
    signalLimit = (FixPoint1616_t)(0.1*65536);
 80086a4:	f641 1399 	movw	r3, #6553	@ 0x1999
 80086a8:	627b      	str	r3, [r7, #36]	@ 0x24
    sigmaLimit = (FixPoint1616_t)(60*65536);
 80086aa:	f44f 1370 	mov.w	r3, #3932160	@ 0x3c0000
 80086ae:	623b      	str	r3, [r7, #32]
    timingBudget = 33000;
 80086b0:	f248 03e8 	movw	r3, #33000	@ 0x80e8
 80086b4:	61fb      	str	r3, [r7, #28]
    preRangeVcselPeriod = 18;
 80086b6:	2312      	movs	r3, #18
 80086b8:	76fb      	strb	r3, [r7, #27]
    finalRangeVcselPeriod = 14;
 80086ba:	230e      	movs	r3, #14
 80086bc:	76bb      	strb	r3, [r7, #26]
    
    status = VL53L0X_SetLimitCheckValue(Dev,  VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, signalLimit);
 80086be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086c0:	2101      	movs	r1, #1
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f7fb fe14 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 80086c8:	4603      	mov	r3, r0
 80086ca:	617b      	str	r3, [r7, #20]
    
    if( status ){
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d002      	beq.n	80086d8 <SetupSingleShot+0x104>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 80086d2:	4825      	ldr	r0, [pc, #148]	@ (8008768 <SetupSingleShot+0x194>)
 80086d4:	f014 fa92 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetLimitCheckValue(Dev,  VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, sigmaLimit);
 80086d8:	6a3a      	ldr	r2, [r7, #32]
 80086da:	2100      	movs	r1, #0
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f7fb fe07 	bl	80042f0 <VL53L0X_SetLimitCheckValue>
 80086e2:	4603      	mov	r3, r0
 80086e4:	617b      	str	r3, [r7, #20]
    if( status ){
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d002      	beq.n	80086f2 <SetupSingleShot+0x11e>
      printf("VL53L0X_SetLimitCheckValue failed\n");
 80086ec:	481e      	ldr	r0, [pc, #120]	@ (8008768 <SetupSingleShot+0x194>)
 80086ee:	f014 fa85 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,  timingBudget);
 80086f2:	69f9      	ldr	r1, [r7, #28]
 80086f4:	6878      	ldr	r0, [r7, #4]
 80086f6:	f7fb faef 	bl	8003cd8 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80086fa:	4603      	mov	r3, r0
 80086fc:	617b      	str	r3, [r7, #20]
    if( status ){
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d002      	beq.n	800870a <SetupSingleShot+0x136>
      printf("VL53L0X_SetMeasurementTimingBudgetMicroSeconds failed\n");
 8008704:	4819      	ldr	r0, [pc, #100]	@ (800876c <SetupSingleShot+0x198>)
 8008706:	f014 fa79 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(Dev,  VL53L0X_VCSEL_PERIOD_PRE_RANGE, preRangeVcselPeriod);
 800870a:	7efb      	ldrb	r3, [r7, #27]
 800870c:	461a      	mov	r2, r3
 800870e:	2100      	movs	r1, #0
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f7fb fb07 	bl	8003d24 <VL53L0X_SetVcselPulsePeriod>
 8008716:	4603      	mov	r3, r0
 8008718:	617b      	str	r3, [r7, #20]
    if( status ){
 800871a:	697b      	ldr	r3, [r7, #20]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d002      	beq.n	8008726 <SetupSingleShot+0x152>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 8008720:	4813      	ldr	r0, [pc, #76]	@ (8008770 <SetupSingleShot+0x19c>)
 8008722:	f014 fa6b 	bl	801cbfc <puts>
    }
    
    status = VL53L0X_SetVcselPulsePeriod(Dev,  VL53L0X_VCSEL_PERIOD_FINAL_RANGE, finalRangeVcselPeriod);
 8008726:	7ebb      	ldrb	r3, [r7, #26]
 8008728:	461a      	mov	r2, r3
 800872a:	2101      	movs	r1, #1
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f7fb faf9 	bl	8003d24 <VL53L0X_SetVcselPulsePeriod>
 8008732:	4603      	mov	r3, r0
 8008734:	617b      	str	r3, [r7, #20]
    if( status ){
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	2b00      	cmp	r3, #0
 800873a:	d002      	beq.n	8008742 <SetupSingleShot+0x16e>
      printf("VL53L0X_SetVcselPulsePeriod failed\n");
 800873c:	480c      	ldr	r0, [pc, #48]	@ (8008770 <SetupSingleShot+0x19c>)
 800873e:	f014 fa5d 	bl	801cbfc <puts>
    }
    
    Dev->LeakyFirst=1;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2201      	movs	r2, #1
 8008746:	f8c3 2178 	str.w	r2, [r3, #376]	@ 0x178
  }
}
 800874a:	bf00      	nop
 800874c:	3728      	adds	r7, #40	@ 0x28
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop
 8008754:	0801f710 	.word	0x0801f710
 8008758:	0801f72c 	.word	0x0801f72c
 800875c:	0801f754 	.word	0x0801f754
 8008760:	0801f77c 	.word	0x0801f77c
 8008764:	0801f79c 	.word	0x0801f79c
 8008768:	0801f7c0 	.word	0x0801f7c0
 800876c:	0801f7e4 	.word	0x0801f7e4
 8008770:	0801f81c 	.word	0x0801f81c

08008774 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8008774:	b480      	push	{r7}
 8008776:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 8008778:	4b03      	ldr	r3, [pc, #12]	@ (8008788 <LL_FLASH_GetUDN+0x14>)
 800877a:	681b      	ldr	r3, [r3, #0]
}
 800877c:	4618      	mov	r0, r3
 800877e:	46bd      	mov	sp, r7
 8008780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008784:	4770      	bx	lr
 8008786:	bf00      	nop
 8008788:	1fff7580 	.word	0x1fff7580

0800878c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800878c:	b480      	push	{r7}
 800878e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8008790:	4b03      	ldr	r3, [pc, #12]	@ (80087a0 <LL_FLASH_GetDeviceID+0x14>)
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	b2db      	uxtb	r3, r3
}
 8008796:	4618      	mov	r0, r3
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr
 80087a0:	1fff7584 	.word	0x1fff7584

080087a4 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 80087a4:	b480      	push	{r7}
 80087a6:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 80087a8:	4b03      	ldr	r3, [pc, #12]	@ (80087b8 <LL_FLASH_GetSTCompanyID+0x14>)
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	0a1b      	lsrs	r3, r3, #8
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	1fff7584 	.word	0x1fff7584

080087bc <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 80087bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087be:	b0b3      	sub	sp, #204	@ 0xcc
 80087c0:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80087c2:	2392      	movs	r3, #146	@ 0x92
 80087c4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 80087c8:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80087cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 80087d0:	463b      	mov	r3, r7
 80087d2:	2243      	movs	r2, #67	@ 0x43
 80087d4:	2100      	movs	r1, #0
 80087d6:	4618      	mov	r0, r3
 80087d8:	f014 fb12 	bl	801ce00 <memset>
 80087dc:	2344      	movs	r3, #68	@ 0x44
 80087de:	82bb      	strh	r3, [r7, #20]
 80087e0:	2308      	movs	r3, #8
 80087e2:	82fb      	strh	r3, [r7, #22]
 80087e4:	f44f 63a8 	mov.w	r3, #1344	@ 0x540
 80087e8:	833b      	strh	r3, [r7, #24]
 80087ea:	2302      	movs	r3, #2
 80087ec:	76bb      	strb	r3, [r7, #26]
 80087ee:	2301      	movs	r3, #1
 80087f0:	76fb      	strb	r3, [r7, #27]
 80087f2:	2312      	movs	r3, #18
 80087f4:	773b      	strb	r3, [r7, #28]
 80087f6:	2329      	movs	r3, #41	@ 0x29
 80087f8:	777b      	strb	r3, [r7, #29]
 80087fa:	239c      	movs	r3, #156	@ 0x9c
 80087fc:	83fb      	strh	r3, [r7, #30]
 80087fe:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8008802:	843b      	strh	r3, [r7, #32]
 8008804:	2302      	movs	r3, #2
 8008806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800880a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800880e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008810:	f44f 73a4 	mov.w	r3, #328	@ 0x148
 8008814:	853b      	strh	r3, [r7, #40]	@ 0x28
 8008816:	2301      	movs	r3, #1
 8008818:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800881c:	2320      	movs	r3, #32
 800881e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8008822:	23d8      	movs	r3, #216	@ 0xd8
 8008824:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8008828:	2306      	movs	r3, #6
 800882a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800882e:	2303      	movs	r3, #3
 8008830:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8008834:	f240 6372 	movw	r3, #1650	@ 0x672
 8008838:	867b      	strh	r3, [r7, #50]	@ 0x32
 800883a:	230d      	movs	r3, #13
 800883c:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 8008840:	2304      	movs	r3, #4
 8008842:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8008846:	f000 facd 	bl	8008de4 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800884a:	2101      	movs	r1, #1
 800884c:	2002      	movs	r0, #2
 800884e:	f013 f959 	bl	801bb04 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8008852:	4a8a      	ldr	r2, [pc, #552]	@ (8008a7c <APP_BLE_Init+0x2c0>)
 8008854:	2100      	movs	r1, #0
 8008856:	2002      	movs	r0, #2
 8008858:	f013 fb06 	bl	801be68 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800885c:	463b      	mov	r3, r7
 800885e:	4618      	mov	r0, r3
 8008860:	f011 fb56 	bl	8019f10 <SHCI_C2_BLE_Init>
 8008864:	4603      	mov	r3, r0
 8008866:	f887 30af 	strb.w	r3, [r7, #175]	@ 0xaf
  if (status != SHCI_Success)
 800886a:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 800886e:	2b00      	cmp	r3, #0
 8008870:	d008      	beq.n	8008884 <APP_BLE_Init+0xc8>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 8008872:	f897 30af 	ldrb.w	r3, [r7, #175]	@ 0xaf
 8008876:	4619      	mov	r1, r3
 8008878:	4881      	ldr	r0, [pc, #516]	@ (8008a80 <APP_BLE_Init+0x2c4>)
 800887a:	f014 f957 	bl	801cb2c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800887e:	f7fa fc2f 	bl	80030e0 <Error_Handler>
 8008882:	e002      	b.n	800888a <APP_BLE_Init+0xce>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 8008884:	487f      	ldr	r0, [pc, #508]	@ (8008a84 <APP_BLE_Init+0x2c8>)
 8008886:	f014 f951 	bl	801cb2c <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800888a:	f000 fac1 	bl	8008e10 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800888e:	f012 fa93 	bl	801adb8 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8008892:	4b7d      	ldr	r3, [pc, #500]	@ (8008a88 <APP_BLE_Init+0x2cc>)
 8008894:	2200      	movs	r2, #0
 8008896:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800889a:	4b7b      	ldr	r3, [pc, #492]	@ (8008a88 <APP_BLE_Init+0x2cc>)
 800889c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80088a0:	819a      	strh	r2, [r3, #12]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 80088a2:	4a7a      	ldr	r2, [pc, #488]	@ (8008a8c <APP_BLE_Init+0x2d0>)
 80088a4:	2100      	movs	r1, #0
 80088a6:	2001      	movs	r0, #1
 80088a8:	f013 fade 	bl	801be68 <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 80088ac:	2006      	movs	r0, #6
 80088ae:	f010 fdfb 	bl	80194a8 <aci_hal_set_radio_activity_mask>
 80088b2:	4603      	mov	r3, r0
 80088b4:	f887 30b7 	strb.w	r3, [r7, #183]	@ 0xb7
  if (ret != BLE_STATUS_SUCCESS)
 80088b8:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d006      	beq.n	80088ce <APP_BLE_Init+0x112>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 80088c0:	f897 30b7 	ldrb.w	r3, [r7, #183]	@ 0xb7
 80088c4:	4619      	mov	r1, r3
 80088c6:	4872      	ldr	r0, [pc, #456]	@ (8008a90 <APP_BLE_Init+0x2d4>)
 80088c8:	f014 f930 	bl	801cb2c <iprintf>
 80088cc:	e002      	b.n	80088d4 <APP_BLE_Init+0x118>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 80088ce:	4871      	ldr	r0, [pc, #452]	@ (8008a94 <APP_BLE_Init+0x2d8>)
 80088d0:	f014 f92c 	bl	801cb2c <iprintf>
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 80088d4:	f001 faa6 	bl	8009e24 <P2PS_APP_Init>

  /* USER CODE BEGIN APP_BLE_Init_3 */
  /**
  * Initialize MOTENV Server Application
  */
  MOTENV_APP_Init();
 80088d8:	f000 ffa8 	bl	800982c <MOTENV_APP_Init>
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the Advertising Stop
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
 80088dc:	4b6e      	ldr	r3, [pc, #440]	@ (8008a98 <APP_BLE_Init+0x2dc>)
 80088de:	2200      	movs	r2, #0
 80088e0:	496e      	ldr	r1, [pc, #440]	@ (8008a9c <APP_BLE_Init+0x2e0>)
 80088e2:	2000      	movs	r0, #0
 80088e4:	f7f9 fe38 	bl	8002558 <HW_TS_Create>
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 80088e8:	4b6d      	ldr	r3, [pc, #436]	@ (8008aa0 <APP_BLE_Init+0x2e4>)
 80088ea:	2200      	movs	r2, #0
 80088ec:	496d      	ldr	r1, [pc, #436]	@ (8008aa4 <APP_BLE_Init+0x2e8>)
 80088ee:	2000      	movs	r0, #0
 80088f0:	f7f9 fe32 	bl	8002558 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 80088f4:	4b64      	ldr	r3, [pc, #400]	@ (8008a88 <APP_BLE_Init+0x2cc>)
 80088f6:	2200      	movs	r2, #0
 80088f8:	73da      	strb	r2, [r3, #15]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 80088fa:	4b63      	ldr	r3, [pc, #396]	@ (8008a88 <APP_BLE_Init+0x2cc>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	739a      	strb	r2, [r3, #14]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8008900:	4b69      	ldr	r3, [pc, #420]	@ (8008aa8 <APP_BLE_Init+0x2ec>)
 8008902:	2280      	movs	r2, #128	@ 0x80
 8008904:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8008906:	4b69      	ldr	r3, [pc, #420]	@ (8008aac <APP_BLE_Init+0x2f0>)
 8008908:	22a0      	movs	r2, #160	@ 0xa0
 800890a:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800890c:	2001      	movs	r0, #1
 800890e:	f000 fc21 	bl	8009154 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8008912:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8008916:	f011 fb3f 	bl	8019f98 <SHCI_GetWirelessFwInfo>
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	f040 8092 	bne.w	8008a46 <APP_BLE_Init+0x28a>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 8008922:	f000 fcc3 	bl	80092ac <BleGetBdAddress>
 8008926:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800892a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800892e:	3305      	adds	r3, #5
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	461d      	mov	r5, r3
 8008934:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008938:	3304      	adds	r3, #4
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	461e      	mov	r6, r3
 800893e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008942:	3303      	adds	r3, #3
 8008944:	781b      	ldrb	r3, [r3, #0]
 8008946:	461a      	mov	r2, r3
 8008948:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800894c:	3302      	adds	r3, #2
 800894e:	781b      	ldrb	r3, [r3, #0]
 8008950:	4619      	mov	r1, r3
 8008952:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008956:	3301      	adds	r3, #1
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	461c      	mov	r4, r3
 800895c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	f107 0084 	add.w	r0, r7, #132	@ 0x84
 8008966:	9303      	str	r3, [sp, #12]
 8008968:	9402      	str	r4, [sp, #8]
 800896a:	9101      	str	r1, [sp, #4]
 800896c:	9200      	str	r2, [sp, #0]
 800896e:	4633      	mov	r3, r6
 8008970:	462a      	mov	r2, r5
 8008972:	494f      	ldr	r1, [pc, #316]	@ (8008ab0 <APP_BLE_Init+0x2f4>)
 8008974:	f014 f94a 	bl	801cc0c <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8008978:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800897c:	781b      	ldrb	r3, [r3, #0]
 800897e:	461a      	mov	r2, r3
 8008980:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008984:	785b      	ldrb	r3, [r3, #1]
 8008986:	4619      	mov	r1, r3
 8008988:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800898c:	789b      	ldrb	r3, [r3, #2]
 800898e:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	460b      	mov	r3, r1
 8008996:	4947      	ldr	r1, [pc, #284]	@ (8008ab4 <APP_BLE_Init+0x2f8>)
 8008998:	f014 f938 	bl	801cc0c <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 800899c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089a0:	78db      	ldrb	r3, [r3, #3]
 80089a2:	461a      	mov	r2, r3
 80089a4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089a8:	791b      	ldrb	r3, [r3, #4]
 80089aa:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80089ae:	4942      	ldr	r1, [pc, #264]	@ (8008ab8 <APP_BLE_Init+0x2fc>)
 80089b0:	f014 f92c 	bl	801cc0c <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 80089b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089b8:	7a9b      	ldrb	r3, [r3, #10]
 80089ba:	461a      	mov	r2, r3
 80089bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089c0:	7adb      	ldrb	r3, [r3, #11]
 80089c2:	4619      	mov	r1, r3
 80089c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80089c8:	7b1b      	ldrb	r3, [r3, #12]
 80089ca:	f107 0044 	add.w	r0, r7, #68	@ 0x44
 80089ce:	9300      	str	r3, [sp, #0]
 80089d0:	460b      	mov	r3, r1
 80089d2:	493a      	ldr	r1, [pc, #232]	@ (8008abc <APP_BLE_Init+0x300>)
 80089d4:	f014 f91a 	bl	801cc0c <siprintf>
     
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80089d8:	2100      	movs	r1, #0
 80089da:	2000      	movs	r0, #0
 80089dc:	f006 fffe 	bl	800f9dc <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 80089e0:	2000      	movs	r0, #0
 80089e2:	f006 fed3 	bl	800f78c <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 80089e6:	f107 0284 	add.w	r2, r7, #132	@ 0x84
 80089ea:	2303      	movs	r3, #3
 80089ec:	2100      	movs	r1, #0
 80089ee:	2000      	movs	r0, #0
 80089f0:	f012 fe1e 	bl	801b630 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 80089f4:	f012 fd8c 	bl	801b510 <UTIL_LCD_GetFont>
 80089f8:	4603      	mov	r3, r0
 80089fa:	88db      	ldrh	r3, [r3, #6]
 80089fc:	4619      	mov	r1, r3
 80089fe:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 8008a02:	2303      	movs	r3, #3
 8008a04:	2000      	movs	r0, #0
 8008a06:	f012 fe13 	bl	801b630 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 8008a0a:	f012 fd81 	bl	801b510 <UTIL_LCD_GetFont>
 8008a0e:	4603      	mov	r3, r0
 8008a10:	88db      	ldrh	r3, [r3, #6]
 8008a12:	005b      	lsls	r3, r3, #1
 8008a14:	4619      	mov	r1, r3
 8008a16:	f107 0258 	add.w	r2, r7, #88	@ 0x58
 8008a1a:	2303      	movs	r3, #3
 8008a1c:	2000      	movs	r0, #0
 8008a1e:	f012 fe07 	bl	801b630 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 8008a22:	f012 fd75 	bl	801b510 <UTIL_LCD_GetFont>
 8008a26:	4603      	mov	r3, r0
 8008a28:	88db      	ldrh	r3, [r3, #6]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	4413      	add	r3, r2
 8008a32:	4619      	mov	r1, r3
 8008a34:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8008a38:	2303      	movs	r3, #3
 8008a3a:	2000      	movs	r0, #0
 8008a3c:	f012 fdf8 	bl	801b630 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8008a40:	2000      	movs	r0, #0
 8008a42:	f006 fea3 	bl	800f78c <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 8008a46:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8008a4a:	f7f8 fef3 	bl	8001834 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8008a4e:	2100      	movs	r1, #0
 8008a50:	2000      	movs	r0, #0
 8008a52:	f006 ffc3 	bl	800f9dc <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8008a56:	2000      	movs	r0, #0
 8008a58:	f006 fe98 	bl	800f78c <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"WB BLE Sensor", CENTER_MODE);
 8008a5c:	2301      	movs	r3, #1
 8008a5e:	4a18      	ldr	r2, [pc, #96]	@ (8008ac0 <APP_BLE_Init+0x304>)
 8008a60:	2100      	movs	r1, #0
 8008a62:	2000      	movs	r0, #0
 8008a64:	f012 fde4 	bl	801b630 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 8008a68:	2000      	movs	r0, #0
 8008a6a:	f006 fe8f 	bl	800f78c <BSP_LCD_Refresh>
   
   VL53L0X_Start_Measure();
 8008a6e:	f7f9 f81d 	bl	8001aac <VL53L0X_Start_Measure>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 8008a72:	bf00      	nop
}
 8008a74:	37bc      	adds	r7, #188	@ 0xbc
 8008a76:	46bd      	mov	sp, r7
 8008a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a7a:	bf00      	nop
 8008a7c:	08019935 	.word	0x08019935
 8008a80:	0801f840 	.word	0x0801f840
 8008a84:	0801f878 	.word	0x0801f878
 8008a88:	20000b3c 	.word	0x20000b3c
 8008a8c:	08009335 	.word	0x08009335
 8008a90:	0801f8a0 	.word	0x0801f8a0
 8008a94:	0801f8e4 	.word	0x0801f8e4
 8008a98:	0800938d 	.word	0x0800938d
 8008a9c:	20000bb1 	.word	0x20000bb1
 8008aa0:	0800939d 	.word	0x0800939d
 8008aa4:	20000bb2 	.word	0x20000bb2
 8008aa8:	20000bb4 	.word	0x20000bb4
 8008aac:	20000bb6 	.word	0x20000bb6
 8008ab0:	0801f91c 	.word	0x0801f91c
 8008ab4:	0801f93c 	.word	0x0801f93c
 8008ab8:	0801f950 	.word	0x0801f950
 8008abc:	0801f964 	.word	0x0801f964
 8008ac0:	0801f974 	.word	0x0801f974

08008ac4 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8008ac4:	b5b0      	push	{r4, r5, r7, lr}
 8008ac6:	b090      	sub	sp, #64	@ 0x40
 8008ac8:	af04      	add	r7, sp, #16
 8008aca:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8008acc:	2392      	movs	r3, #146	@ 0x92
 8008ace:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* USER CODE BEGIN SVCCTL_App_Notification */

  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch (p_event_pckt->evt)
 8008ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ada:	781b      	ldrb	r3, [r3, #0]
 8008adc:	2bff      	cmp	r3, #255	@ 0xff
 8008ade:	f000 8124 	beq.w	8008d2a <SVCCTL_App_Notification+0x266>
 8008ae2:	2bff      	cmp	r3, #255	@ 0xff
 8008ae4:	f300 814e 	bgt.w	8008d84 <SVCCTL_App_Notification+0x2c0>
 8008ae8:	2b05      	cmp	r3, #5
 8008aea:	d002      	beq.n	8008af2 <SVCCTL_App_Notification+0x2e>
 8008aec:	2b3e      	cmp	r3, #62	@ 0x3e
 8008aee:	d030      	beq.n	8008b52 <SVCCTL_App_Notification+0x8e>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8008af0:	e148      	b.n	8008d84 <SVCCTL_App_Notification+0x2c0>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8008af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008af4:	3302      	adds	r3, #2
 8008af6:	613b      	str	r3, [r7, #16]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008afe:	b29a      	uxth	r2, r3
 8008b00:	4ba4      	ldr	r3, [pc, #656]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008b02:	899b      	ldrh	r3, [r3, #12]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d114      	bne.n	8008b32 <SVCCTL_App_Notification+0x6e>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8008b08:	4ba2      	ldr	r3, [pc, #648]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	819a      	strh	r2, [r3, #12]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8008b0e:	4ba1      	ldr	r3, [pc, #644]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8008b16:	48a0      	ldr	r0, [pc, #640]	@ (8008d98 <SVCCTL_App_Notification+0x2d4>)
 8008b18:	f014 f870 	bl	801cbfc <puts>
                    p_disconnection_complete_event->Connection_Handle,
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008b22:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8008b24:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	489b      	ldr	r0, [pc, #620]	@ (8008d9c <SVCCTL_App_Notification+0x2d8>)
 8008b2e:	f013 fffd 	bl	801cb2c <iprintf>
      Adv_Request(APP_BLE_FAST_ADV);
 8008b32:	2001      	movs	r0, #1
 8008b34:	f000 fb0e 	bl	8009154 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 8008b38:	4b99      	ldr	r3, [pc, #612]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008b3a:	2201      	movs	r2, #1
 8008b3c:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8008b3e:	4b95      	ldr	r3, [pc, #596]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008b40:	899a      	ldrh	r2, [r3, #12]
 8008b42:	4b97      	ldr	r3, [pc, #604]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008b44:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 8008b46:	4896      	ldr	r0, [pc, #600]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008b48:	f001 f958 	bl	8009dfc <P2PS_APP_Notification>
      VL53L0X_Start_Measure();
 8008b4c:	f7f8 ffae 	bl	8001aac <VL53L0X_Start_Measure>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8008b50:	e11b      	b.n	8008d8a <SVCCTL_App_Notification+0x2c6>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8008b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b54:	3302      	adds	r3, #2
 8008b56:	623b      	str	r3, [r7, #32]
      switch (p_meta_evt->subevent)
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	781b      	ldrb	r3, [r3, #0]
 8008b5c:	2b0c      	cmp	r3, #12
 8008b5e:	d033      	beq.n	8008bc8 <SVCCTL_App_Notification+0x104>
 8008b60:	2b0c      	cmp	r3, #12
 8008b62:	f300 80e0 	bgt.w	8008d26 <SVCCTL_App_Notification+0x262>
 8008b66:	2b01      	cmp	r3, #1
 8008b68:	d06c      	beq.n	8008c44 <SVCCTL_App_Notification+0x180>
 8008b6a:	2b03      	cmp	r3, #3
 8008b6c:	f040 80db 	bne.w	8008d26 <SVCCTL_App_Notification+0x262>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8008b70:	6a3b      	ldr	r3, [r7, #32]
 8008b72:	3301      	adds	r3, #1
 8008b74:	61bb      	str	r3, [r7, #24]
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 8008b76:	488b      	ldr	r0, [pc, #556]	@ (8008da4 <SVCCTL_App_Notification+0x2e0>)
 8008b78:	f014 f840 	bl	801cbfc <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8008b82:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008b84:	4618      	mov	r0, r3
 8008b86:	f7f7 fcb5 	bl	80004f4 <__aeabi_i2d>
 8008b8a:	f04f 0200 	mov.w	r2, #0
 8008b8e:	4b86      	ldr	r3, [pc, #536]	@ (8008da8 <SVCCTL_App_Notification+0x2e4>)
 8008b90:	f7f7 fd1a 	bl	80005c8 <__aeabi_dmul>
 8008b94:	4602      	mov	r2, r0
 8008b96:	460b      	mov	r3, r1
 8008b98:	4610      	mov	r0, r2
 8008b9a:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 8008b9c:	69bb      	ldr	r3, [r7, #24]
 8008b9e:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8008ba2:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008ba4:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8008bac:	b29b      	uxth	r3, r3
 8008bae:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	009b      	lsls	r3, r3, #2
 8008bb4:	4413      	add	r3, r2
 8008bb6:	005b      	lsls	r3, r3, #1
 8008bb8:	9301      	str	r3, [sp, #4]
 8008bba:	9400      	str	r4, [sp, #0]
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	460b      	mov	r3, r1
 8008bc0:	487a      	ldr	r0, [pc, #488]	@ (8008dac <SVCCTL_App_Notification+0x2e8>)
 8008bc2:	f013 ffb3 	bl	801cb2c <iprintf>
          break;
 8008bc6:	e0af      	b.n	8008d28 <SVCCTL_App_Notification+0x264>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8008bc8:	6a3b      	ldr	r3, [r7, #32]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	61fb      	str	r3, [r7, #28]
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8008bce:	4878      	ldr	r0, [pc, #480]	@ (8008db0 <SVCCTL_App_Notification+0x2ec>)
 8008bd0:	f013 ffac 	bl	801cb2c <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	781b      	ldrb	r3, [r3, #0]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d103      	bne.n	8008be4 <SVCCTL_App_Notification+0x120>
            APP_DBG_MSG("status ok \n");
 8008bdc:	4875      	ldr	r0, [pc, #468]	@ (8008db4 <SVCCTL_App_Notification+0x2f0>)
 8008bde:	f014 f80d 	bl	801cbfc <puts>
 8008be2:	e002      	b.n	8008bea <SVCCTL_App_Notification+0x126>
            APP_DBG_MSG("status nok \n");
 8008be4:	4874      	ldr	r0, [pc, #464]	@ (8008db8 <SVCCTL_App_Notification+0x2f4>)
 8008be6:	f014 f809 	bl	801cbfc <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8008bea:	4b6a      	ldr	r3, [pc, #424]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008bec:	899b      	ldrh	r3, [r3, #12]
 8008bee:	f107 020e 	add.w	r2, r7, #14
 8008bf2:	f107 010f 	add.w	r1, r7, #15
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f010 fcce 	bl	8019598 <hci_le_read_phy>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          if (ret != BLE_STATUS_SUCCESS)
 8008c02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <SVCCTL_App_Notification+0x14e>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8008c0a:	486c      	ldr	r0, [pc, #432]	@ (8008dbc <SVCCTL_App_Notification+0x2f8>)
 8008c0c:	f013 ff8e 	bl	801cb2c <iprintf>
          break;
 8008c10:	e08a      	b.n	8008d28 <SVCCTL_App_Notification+0x264>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 8008c12:	486b      	ldr	r0, [pc, #428]	@ (8008dc0 <SVCCTL_App_Notification+0x2fc>)
 8008c14:	f013 fff2 	bl	801cbfc <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8008c18:	7bfb      	ldrb	r3, [r7, #15]
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	d10a      	bne.n	8008c34 <SVCCTL_App_Notification+0x170>
 8008c1e:	7bbb      	ldrb	r3, [r7, #14]
 8008c20:	2b02      	cmp	r3, #2
 8008c22:	d107      	bne.n	8008c34 <SVCCTL_App_Notification+0x170>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8008c24:	7bfb      	ldrb	r3, [r7, #15]
 8008c26:	4619      	mov	r1, r3
 8008c28:	7bbb      	ldrb	r3, [r7, #14]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	4865      	ldr	r0, [pc, #404]	@ (8008dc4 <SVCCTL_App_Notification+0x300>)
 8008c2e:	f013 ff7d 	bl	801cb2c <iprintf>
          break;
 8008c32:	e079      	b.n	8008d28 <SVCCTL_App_Notification+0x264>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8008c34:	7bfb      	ldrb	r3, [r7, #15]
 8008c36:	4619      	mov	r1, r3
 8008c38:	7bbb      	ldrb	r3, [r7, #14]
 8008c3a:	461a      	mov	r2, r3
 8008c3c:	4861      	ldr	r0, [pc, #388]	@ (8008dc4 <SVCCTL_App_Notification+0x300>)
 8008c3e:	f013 ff75 	bl	801cb2c <iprintf>
          break;
 8008c42:	e071      	b.n	8008d28 <SVCCTL_App_Notification+0x264>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8008c44:	6a3b      	ldr	r3, [r7, #32]
 8008c46:	3301      	adds	r3, #1
 8008c48:	617b      	str	r3, [r7, #20]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8008c4a:	4b52      	ldr	r3, [pc, #328]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008c4c:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8008c50:	4618      	mov	r0, r3
 8008c52:	f7f9 fcfb 	bl	800264c <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008c5c:	b29b      	uxth	r3, r3
 8008c5e:	4619      	mov	r1, r3
 8008c60:	4859      	ldr	r0, [pc, #356]	@ (8008dc8 <SVCCTL_App_Notification+0x304>)
 8008c62:	f013 ff63 	bl	801cb2c <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c6a:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 8008c6c:	697b      	ldr	r3, [r7, #20]
 8008c6e:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c70:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c76:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 8008c78:	697b      	ldr	r3, [r7, #20]
 8008c7a:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c7c:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c82:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 8008c84:	697b      	ldr	r3, [r7, #20]
 8008c86:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8008c88:	9302      	str	r3, [sp, #8]
 8008c8a:	9101      	str	r1, [sp, #4]
 8008c8c:	9200      	str	r2, [sp, #0]
 8008c8e:	462b      	mov	r3, r5
 8008c90:	4622      	mov	r2, r4
 8008c92:	4601      	mov	r1, r0
 8008c94:	484d      	ldr	r0, [pc, #308]	@ (8008dcc <SVCCTL_App_Notification+0x308>)
 8008c96:	f013 ff49 	bl	801cb2c <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8008ca0:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7f7 fc26 	bl	80004f4 <__aeabi_i2d>
 8008ca8:	f04f 0200 	mov.w	r2, #0
 8008cac:	4b3e      	ldr	r3, [pc, #248]	@ (8008da8 <SVCCTL_App_Notification+0x2e4>)
 8008cae:	f7f7 fc8b 	bl	80005c8 <__aeabi_dmul>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	460b      	mov	r3, r1
 8008cb6:	4610      	mov	r0, r2
 8008cb8:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 8008cba:	697b      	ldr	r3, [r7, #20]
 8008cbc:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8008cc0:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008cc2:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 8008cc4:	697b      	ldr	r3, [r7, #20]
 8008cc6:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 8008cce:	4613      	mov	r3, r2
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	4413      	add	r3, r2
 8008cd4:	005b      	lsls	r3, r3, #1
 8008cd6:	9301      	str	r3, [sp, #4]
 8008cd8:	9400      	str	r4, [sp, #0]
 8008cda:	4602      	mov	r2, r0
 8008cdc:	460b      	mov	r3, r1
 8008cde:	4833      	ldr	r0, [pc, #204]	@ (8008dac <SVCCTL_App_Notification+0x2e8>)
 8008ce0:	f013 ff24 	bl	801cb2c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8008ce4:	4b2b      	ldr	r3, [pc, #172]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008ce6:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d104      	bne.n	8008cf8 <SVCCTL_App_Notification+0x234>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8008cee:	4b29      	ldr	r3, [pc, #164]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008cf0:	2206      	movs	r2, #6
 8008cf2:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
 8008cf6:	e003      	b.n	8008d00 <SVCCTL_App_Notification+0x23c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8008cf8:	4b26      	ldr	r3, [pc, #152]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008cfa:	2205      	movs	r2, #5
 8008cfc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	4b22      	ldr	r3, [pc, #136]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008d0a:	819a      	strh	r2, [r3, #12]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 8008d0c:	4b24      	ldr	r3, [pc, #144]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008d0e:	2200      	movs	r2, #0
 8008d10:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 8008d12:	4b20      	ldr	r3, [pc, #128]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008d14:	899a      	ldrh	r2, [r3, #12]
 8008d16:	4b22      	ldr	r3, [pc, #136]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008d18:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 8008d1a:	4821      	ldr	r0, [pc, #132]	@ (8008da0 <SVCCTL_App_Notification+0x2dc>)
 8008d1c:	f001 f86e 	bl	8009dfc <P2PS_APP_Notification>
          VL53L0X_Stop_Measure();
 8008d20:	f7f8 fed2 	bl	8001ac8 <VL53L0X_Stop_Measure>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8008d24:	e000      	b.n	8008d28 <SVCCTL_App_Notification+0x264>
          break;
 8008d26:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8008d28:	e02f      	b.n	8008d8a <SVCCTL_App_Notification+0x2c6>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8008d2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d2c:	3302      	adds	r3, #2
 8008d2e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch (p_blecore_evt->ecode)
 8008d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d32:	881b      	ldrh	r3, [r3, #0]
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	f641 0204 	movw	r2, #6148	@ 0x1804
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d020      	beq.n	8008d80 <SVCCTL_App_Notification+0x2bc>
 8008d3e:	f641 0204 	movw	r2, #6148	@ 0x1804
 8008d42:	4293      	cmp	r3, r2
 8008d44:	dc20      	bgt.n	8008d88 <SVCCTL_App_Notification+0x2c4>
 8008d46:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d00f      	beq.n	8008d6e <SVCCTL_App_Notification+0x2aa>
 8008d4e:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8008d52:	4293      	cmp	r3, r2
 8008d54:	dc18      	bgt.n	8008d88 <SVCCTL_App_Notification+0x2c4>
 8008d56:	f240 4207 	movw	r2, #1031	@ 0x407
 8008d5a:	4293      	cmp	r3, r2
 8008d5c:	d003      	beq.n	8008d66 <SVCCTL_App_Notification+0x2a2>
 8008d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008d62:	d111      	bne.n	8008d88 <SVCCTL_App_Notification+0x2c4>
          break;
 8008d64:	e00d      	b.n	8008d82 <SVCCTL_App_Notification+0x2be>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8008d66:	481a      	ldr	r0, [pc, #104]	@ (8008dd0 <SVCCTL_App_Notification+0x30c>)
 8008d68:	f013 fee0 	bl	801cb2c <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8008d6c:	e009      	b.n	8008d82 <SVCCTL_App_Notification+0x2be>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8008d6e:	4819      	ldr	r0, [pc, #100]	@ (8008dd4 <SVCCTL_App_Notification+0x310>)
 8008d70:	f013 fedc 	bl	801cb2c <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8008d74:	4b07      	ldr	r3, [pc, #28]	@ (8008d94 <SVCCTL_App_Notification+0x2d0>)
 8008d76:	899b      	ldrh	r3, [r3, #12]
 8008d78:	4618      	mov	r0, r3
 8008d7a:	f010 f9c2 	bl	8019102 <aci_gatt_confirm_indication>
        break;
 8008d7e:	e000      	b.n	8008d82 <SVCCTL_App_Notification+0x2be>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 8008d80:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8008d82:	e001      	b.n	8008d88 <SVCCTL_App_Notification+0x2c4>
      break;
 8008d84:	bf00      	nop
 8008d86:	e000      	b.n	8008d8a <SVCCTL_App_Notification+0x2c6>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8008d88:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8008d8a:	2301      	movs	r3, #1
}
 8008d8c:	4618      	mov	r0, r3
 8008d8e:	3730      	adds	r7, #48	@ 0x30
 8008d90:	46bd      	mov	sp, r7
 8008d92:	bdb0      	pop	{r4, r5, r7, pc}
 8008d94:	20000b3c 	.word	0x20000b3c
 8008d98:	0801f984 	.word	0x0801f984
 8008d9c:	0801f9b0 	.word	0x0801f9b0
 8008da0:	20000bb8 	.word	0x20000bb8
 8008da4:	0801f9ec 	.word	0x0801f9ec
 8008da8:	3ff40000 	.word	0x3ff40000
 8008dac:	0801fa20 	.word	0x0801fa20
 8008db0:	0801fa8c 	.word	0x0801fa8c
 8008db4:	0801fabc 	.word	0x0801fabc
 8008db8:	0801fac8 	.word	0x0801fac8
 8008dbc:	0801fad4 	.word	0x0801fad4
 8008dc0:	0801faf4 	.word	0x0801faf4
 8008dc4:	0801fb14 	.word	0x0801fb14
 8008dc8:	0801fb38 	.word	0x0801fb38
 8008dcc:	0801fb80 	.word	0x0801fb80
 8008dd0:	0801fbd0 	.word	0x0801fbd0
 8008dd4:	0801fbf8 	.word	0x0801fbf8

08008dd8 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	af00      	add	r7, sp, #0
  P2PS_APP_SW1_Button_Action();
 8008ddc:	f001 f848 	bl	8009e70 <P2PS_APP_SW1_Button_Action>
}
 8008de0:	bf00      	nop
 8008de2:	bd80      	pop	{r7, pc}

08008de4 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b082      	sub	sp, #8
 8008de8:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 8008dea:	4b06      	ldr	r3, [pc, #24]	@ (8008e04 <Ble_Tl_Init+0x20>)
 8008dec:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 8008dee:	4b06      	ldr	r3, [pc, #24]	@ (8008e08 <Ble_Tl_Init+0x24>)
 8008df0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 8008df2:	463b      	mov	r3, r7
 8008df4:	4619      	mov	r1, r3
 8008df6:	4805      	ldr	r0, [pc, #20]	@ (8008e0c <Ble_Tl_Init+0x28>)
 8008df8:	f010 fd80 	bl	80198fc <hci_init>

  return;
 8008dfc:	bf00      	nop
}
 8008dfe:	3708      	adds	r7, #8
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}
 8008e04:	20030028 	.word	0x20030028
 8008e08:	08009427 	.word	0x08009427
 8008e0c:	080093ef 	.word	0x080093ef

08008e10 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 8008e10:	b5b0      	push	{r4, r5, r7, lr}
 8008e12:	b08c      	sub	sp, #48	@ 0x30
 8008e14:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 8008e16:	2300      	movs	r3, #0
 8008e18:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8008e1a:	2392      	movs	r3, #146	@ 0x92
 8008e1c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 8008e1e:	48af      	ldr	r0, [pc, #700]	@ (80090dc <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 8008e20:	f013 feec 	bl	801cbfc <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8008e24:	f010 fb94 	bl	8019550 <hci_reset>
 8008e28:	4603      	mov	r3, r0
 8008e2a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008e2c:	7dfb      	ldrb	r3, [r7, #23]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d005      	beq.n	8008e3e <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8008e32:	7dfb      	ldrb	r3, [r7, #23]
 8008e34:	4619      	mov	r1, r3
 8008e36:	48aa      	ldr	r0, [pc, #680]	@ (80090e0 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 8008e38:	f013 fe78 	bl	801cb2c <iprintf>
 8008e3c:	e002      	b.n	8008e44 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8008e3e:	48a9      	ldr	r0, [pc, #676]	@ (80090e4 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 8008e40:	f013 fedc 	bl	801cbfc <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8008e44:	f000 fa32 	bl	80092ac <BleGetBdAddress>
 8008e48:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, CONFIG_DATA_PUBLIC_ADDRESS_LEN, (uint8_t*) p_bd_addr);
 8008e4a:	693a      	ldr	r2, [r7, #16]
 8008e4c:	2106      	movs	r1, #6
 8008e4e:	2000      	movs	r0, #0
 8008e50:	f010 fa3e 	bl	80192d0 <aci_hal_write_config_data>
 8008e54:	4603      	mov	r3, r0
 8008e56:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008e58:	7dfb      	ldrb	r3, [r7, #23]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d005      	beq.n	8008e6a <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET, result: 0x%x \n", ret);
 8008e5e:	7dfb      	ldrb	r3, [r7, #23]
 8008e60:	4619      	mov	r1, r3
 8008e62:	48a1      	ldr	r0, [pc, #644]	@ (80090e8 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8008e64:	f013 fe62 	bl	801cb2c <iprintf>
 8008e68:	e021      	b.n	8008eae <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBLIC_ADDRESS_OFFSET\n");
 8008e6a:	48a0      	ldr	r0, [pc, #640]	@ (80090ec <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8008e6c:	f013 fec6 	bl	801cbfc <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	3305      	adds	r3, #5
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	4618      	mov	r0, r3
 8008e78:	693b      	ldr	r3, [r7, #16]
 8008e7a:	3304      	adds	r3, #4
 8008e7c:	781b      	ldrb	r3, [r3, #0]
 8008e7e:	461c      	mov	r4, r3
 8008e80:	693b      	ldr	r3, [r7, #16]
 8008e82:	3303      	adds	r3, #3
 8008e84:	781b      	ldrb	r3, [r3, #0]
 8008e86:	461d      	mov	r5, r3
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	3302      	adds	r3, #2
 8008e8c:	781b      	ldrb	r3, [r3, #0]
 8008e8e:	461a      	mov	r2, r3
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	3301      	adds	r3, #1
 8008e94:	781b      	ldrb	r3, [r3, #0]
 8008e96:	4619      	mov	r1, r3
 8008e98:	693b      	ldr	r3, [r7, #16]
 8008e9a:	781b      	ldrb	r3, [r3, #0]
 8008e9c:	9302      	str	r3, [sp, #8]
 8008e9e:	9101      	str	r1, [sp, #4]
 8008ea0:	9200      	str	r2, [sp, #0]
 8008ea2:	462b      	mov	r3, r5
 8008ea4:	4622      	mov	r2, r4
 8008ea6:	4601      	mov	r1, r0
 8008ea8:	4891      	ldr	r0, [pc, #580]	@ (80090f0 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8008eaa:	f013 fe3f 	bl	801cb2c <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 8008eae:	693b      	ldr	r3, [r7, #16]
 8008eb0:	3305      	adds	r3, #5
 8008eb2:	781a      	ldrb	r2, [r3, #0]
 8008eb4:	4b8f      	ldr	r3, [pc, #572]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008eb6:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	3304      	adds	r3, #4
 8008ebc:	781a      	ldrb	r2, [r3, #0]
 8008ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008ec0:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8008ec2:	693b      	ldr	r3, [r7, #16]
 8008ec4:	3303      	adds	r3, #3
 8008ec6:	781a      	ldrb	r2, [r3, #0]
 8008ec8:	4b8a      	ldr	r3, [pc, #552]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008eca:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 8008ecc:	693b      	ldr	r3, [r7, #16]
 8008ece:	3302      	adds	r3, #2
 8008ed0:	781a      	ldrb	r2, [r3, #0]
 8008ed2:	4b88      	ldr	r3, [pc, #544]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008ed4:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8008ed6:	693b      	ldr	r3, [r7, #16]
 8008ed8:	3301      	adds	r3, #1
 8008eda:	781a      	ldrb	r2, [r3, #0]
 8008edc:	4b85      	ldr	r3, [pc, #532]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008ede:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	781a      	ldrb	r2, [r3, #0]
 8008ee4:	4b83      	ldr	r3, [pc, #524]	@ (80090f4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 8008ee6:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8008ee8:	4a83      	ldr	r2, [pc, #524]	@ (80090f8 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 8008eea:	2110      	movs	r1, #16
 8008eec:	2018      	movs	r0, #24
 8008eee:	f010 f9ef 	bl	80192d0 <aci_hal_write_config_data>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008ef6:	7dfb      	ldrb	r3, [r7, #23]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d005      	beq.n	8008f08 <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 8008efc:	7dfb      	ldrb	r3, [r7, #23]
 8008efe:	4619      	mov	r1, r3
 8008f00:	487e      	ldr	r0, [pc, #504]	@ (80090fc <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8008f02:	f013 fe13 	bl	801cb2c <iprintf>
 8008f06:	e002      	b.n	8008f0e <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 8008f08:	487d      	ldr	r0, [pc, #500]	@ (8009100 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 8008f0a:	f013 fe77 	bl	801cbfc <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8008f0e:	4a7d      	ldr	r2, [pc, #500]	@ (8009104 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8008f10:	2110      	movs	r1, #16
 8008f12:	2008      	movs	r0, #8
 8008f14:	f010 f9dc 	bl	80192d0 <aci_hal_write_config_data>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008f1c:	7dfb      	ldrb	r3, [r7, #23]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d005      	beq.n	8008f2e <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8008f22:	7dfb      	ldrb	r3, [r7, #23]
 8008f24:	4619      	mov	r1, r3
 8008f26:	4878      	ldr	r0, [pc, #480]	@ (8009108 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 8008f28:	f013 fe00 	bl	801cb2c <iprintf>
 8008f2c:	e002      	b.n	8008f34 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 8008f2e:	4877      	ldr	r0, [pc, #476]	@ (800910c <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8008f30:	f013 fe64 	bl	801cbfc <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 8008f34:	2118      	movs	r1, #24
 8008f36:	2001      	movs	r0, #1
 8008f38:	f010 fa4f 	bl	80193da <aci_hal_set_tx_power_level>
 8008f3c:	4603      	mov	r3, r0
 8008f3e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008f40:	7dfb      	ldrb	r3, [r7, #23]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d005      	beq.n	8008f52 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 8008f46:	7dfb      	ldrb	r3, [r7, #23]
 8008f48:	4619      	mov	r1, r3
 8008f4a:	4871      	ldr	r0, [pc, #452]	@ (8009110 <Ble_Hci_Gap_Gatt_Init+0x300>)
 8008f4c:	f013 fdee 	bl	801cb2c <iprintf>
 8008f50:	e002      	b.n	8008f58 <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 8008f52:	4870      	ldr	r0, [pc, #448]	@ (8009114 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8008f54:	f013 fe52 	bl	801cbfc <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8008f58:	f00f fe27 	bl	8018baa <aci_gatt_init>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8008f60:	7dfb      	ldrb	r3, [r7, #23]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d005      	beq.n	8008f72 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8008f66:	7dfb      	ldrb	r3, [r7, #23]
 8008f68:	4619      	mov	r1, r3
 8008f6a:	486b      	ldr	r0, [pc, #428]	@ (8009118 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8008f6c:	f013 fdde 	bl	801cb2c <iprintf>
 8008f70:	e002      	b.n	8008f78 <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8008f72:	486a      	ldr	r0, [pc, #424]	@ (800911c <Ble_Hci_Gap_Gatt_Init+0x30c>)
 8008f74:	f013 fe42 	bl	801cbfc <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 8008f7c:	7bfb      	ldrb	r3, [r7, #15]
 8008f7e:	f043 0301 	orr.w	r3, r3, #1
 8008f82:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8008f84:	7bfb      	ldrb	r3, [r7, #15]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d02b      	beq.n	8008fe2 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "WB5M DK";
 8008f8a:	4b65      	ldr	r3, [pc, #404]	@ (8009120 <Ble_Hci_Gap_Gatt_Init+0x310>)
 8008f8c:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8008f8e:	1dba      	adds	r2, r7, #6
 8008f90:	7bf8      	ldrb	r0, [r7, #15]
 8008f92:	1cbb      	adds	r3, r7, #2
 8008f94:	9301      	str	r3, [sp, #4]
 8008f96:	1d3b      	adds	r3, r7, #4
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	f00f fcc0 	bl	8018924 <aci_gap_init>
 8008fa4:	4603      	mov	r3, r0
 8008fa6:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 8008fa8:	7dfb      	ldrb	r3, [r7, #23]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d005      	beq.n	8008fba <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8008fae:	7dfb      	ldrb	r3, [r7, #23]
 8008fb0:	4619      	mov	r1, r3
 8008fb2:	485c      	ldr	r0, [pc, #368]	@ (8009124 <Ble_Hci_Gap_Gatt_Init+0x314>)
 8008fb4:	f013 fdba 	bl	801cb2c <iprintf>
 8008fb8:	e002      	b.n	8008fc0 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8008fba:	485b      	ldr	r0, [pc, #364]	@ (8009128 <Ble_Hci_Gap_Gatt_Init+0x318>)
 8008fbc:	f013 fe1e 	bl	801cbfc <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8008fc0:	88fc      	ldrh	r4, [r7, #6]
 8008fc2:	88bd      	ldrh	r5, [r7, #4]
 8008fc4:	68b8      	ldr	r0, [r7, #8]
 8008fc6:	f7f7 f93b 	bl	8000240 <strlen>
 8008fca:	4603      	mov	r3, r0
 8008fcc:	b2da      	uxtb	r2, r3
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	9300      	str	r3, [sp, #0]
 8008fd2:	4613      	mov	r3, r2
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	4629      	mov	r1, r5
 8008fd8:	4620      	mov	r0, r4
 8008fda:	f00f ffe9 	bl	8018fb0 <aci_gatt_update_char_value>
 8008fde:	4603      	mov	r3, r0
 8008fe0:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8008fe2:	88f8      	ldrh	r0, [r7, #6]
 8008fe4:	8879      	ldrh	r1, [r7, #2]
 8008fe6:	463b      	mov	r3, r7
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	2302      	movs	r3, #2
 8008fec:	2200      	movs	r2, #0
 8008fee:	f00f ffdf 	bl	8018fb0 <aci_gatt_update_char_value>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8008ff6:	2202      	movs	r2, #2
 8008ff8:	2102      	movs	r1, #2
 8008ffa:	2000      	movs	r0, #0
 8008ffc:	f010 fb4a 	bl	8019694 <hci_le_set_default_phy>
 8009000:	4603      	mov	r3, r0
 8009002:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8009004:	7dfb      	ldrb	r3, [r7, #23]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d005      	beq.n	8009016 <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800900a:	7dfb      	ldrb	r3, [r7, #23]
 800900c:	4619      	mov	r1, r3
 800900e:	4847      	ldr	r0, [pc, #284]	@ (800912c <Ble_Hci_Gap_Gatt_Init+0x31c>)
 8009010:	f013 fd8c 	bl	801cb2c <iprintf>
 8009014:	e002      	b.n	800901c <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 8009016:	4846      	ldr	r0, [pc, #280]	@ (8009130 <Ble_Hci_Gap_Gatt_Init+0x320>)
 8009018:	f013 fdf0 	bl	801cbfc <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800901c:	4b45      	ldr	r3, [pc, #276]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800901e:	2201      	movs	r2, #1
 8009020:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 8009022:	4b44      	ldr	r3, [pc, #272]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	4618      	mov	r0, r3
 8009028:	f00f fb64 	bl	80186f4 <aci_gap_set_io_capability>
 800902c:	4603      	mov	r3, r0
 800902e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8009030:	7dfb      	ldrb	r3, [r7, #23]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d005      	beq.n	8009042 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 8009036:	7dfb      	ldrb	r3, [r7, #23]
 8009038:	4619      	mov	r1, r3
 800903a:	483f      	ldr	r0, [pc, #252]	@ (8009138 <Ble_Hci_Gap_Gatt_Init+0x328>)
 800903c:	f013 fd76 	bl	801cb2c <iprintf>
 8009040:	e002      	b.n	8009048 <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 8009042:	483e      	ldr	r0, [pc, #248]	@ (800913c <Ble_Hci_Gap_Gatt_Init+0x32c>)
 8009044:	f013 fdda 	bl	801cbfc <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 8009048:	4b3a      	ldr	r3, [pc, #232]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800904a:	2201      	movs	r2, #1
 800904c:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800904e:	4b39      	ldr	r3, [pc, #228]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8009050:	2208      	movs	r2, #8
 8009052:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8009054:	4b37      	ldr	r3, [pc, #220]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8009056:	2210      	movs	r2, #16
 8009058:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800905a:	4b36      	ldr	r3, [pc, #216]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800905c:	2201      	movs	r2, #1
 800905e:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8009060:	4b34      	ldr	r3, [pc, #208]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8009062:	7898      	ldrb	r0, [r3, #2]
 8009064:	4b33      	ldr	r3, [pc, #204]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8009066:	7859      	ldrb	r1, [r3, #1]
 8009068:	4b32      	ldr	r3, [pc, #200]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800906a:	78db      	ldrb	r3, [r3, #3]
 800906c:	4a31      	ldr	r2, [pc, #196]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 800906e:	7912      	ldrb	r2, [r2, #4]
 8009070:	2400      	movs	r4, #0
 8009072:	9404      	str	r4, [sp, #16]
 8009074:	2400      	movs	r4, #0
 8009076:	9403      	str	r4, [sp, #12]
 8009078:	2401      	movs	r4, #1
 800907a:	9402      	str	r4, [sp, #8]
 800907c:	9201      	str	r2, [sp, #4]
 800907e:	9300      	str	r3, [sp, #0]
 8009080:	2300      	movs	r3, #0
 8009082:	2201      	movs	r2, #1
 8009084:	f00f fb8a 	bl	801879c <aci_gap_set_authentication_requirement>
 8009088:	4603      	mov	r3, r0
 800908a:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               USE_FIXED_PIN_FOR_PAIRING_FORBIDDEN, /* deprecated feature */
                                               0,                                   /* deprecated feature */
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800908c:	7dfb      	ldrb	r3, [r7, #23]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d005      	beq.n	800909e <Ble_Hci_Gap_Gatt_Init+0x28e>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8009092:	7dfb      	ldrb	r3, [r7, #23]
 8009094:	4619      	mov	r1, r3
 8009096:	482a      	ldr	r0, [pc, #168]	@ (8009140 <Ble_Hci_Gap_Gatt_Init+0x330>)
 8009098:	f013 fd48 	bl	801cb2c <iprintf>
 800909c:	e002      	b.n	80090a4 <Ble_Hci_Gap_Gatt_Init+0x294>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800909e:	4829      	ldr	r0, [pc, #164]	@ (8009144 <Ble_Hci_Gap_Gatt_Init+0x334>)
 80090a0:	f013 fdac 	bl	801cbfc <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 80090a4:	4b23      	ldr	r3, [pc, #140]	@ (8009134 <Ble_Hci_Gap_Gatt_Init+0x324>)
 80090a6:	789b      	ldrb	r3, [r3, #2]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d00f      	beq.n	80090cc <Ble_Hci_Gap_Gatt_Init+0x2bc>
  {
    ret = aci_gap_configure_whitelist();
 80090ac:	f00f fd59 	bl	8018b62 <aci_gap_configure_filter_accept_list>
 80090b0:	4603      	mov	r3, r0
 80090b2:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 80090b4:	7dfb      	ldrb	r3, [r7, #23]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d005      	beq.n	80090c6 <Ble_Hci_Gap_Gatt_Init+0x2b6>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 80090ba:	7dfb      	ldrb	r3, [r7, #23]
 80090bc:	4619      	mov	r1, r3
 80090be:	4822      	ldr	r0, [pc, #136]	@ (8009148 <Ble_Hci_Gap_Gatt_Init+0x338>)
 80090c0:	f013 fd34 	bl	801cb2c <iprintf>
 80090c4:	e002      	b.n	80090cc <Ble_Hci_Gap_Gatt_Init+0x2bc>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 80090c6:	4821      	ldr	r0, [pc, #132]	@ (800914c <Ble_Hci_Gap_Gatt_Init+0x33c>)
 80090c8:	f013 fd98 	bl	801cbfc <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 80090cc:	4820      	ldr	r0, [pc, #128]	@ (8009150 <Ble_Hci_Gap_Gatt_Init+0x340>)
 80090ce:	f013 fd2d 	bl	801cb2c <iprintf>
}
 80090d2:	bf00      	nop
 80090d4:	3718      	adds	r7, #24
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bdb0      	pop	{r4, r5, r7, pc}
 80090da:	bf00      	nop
 80090dc:	0801fc20 	.word	0x0801fc20
 80090e0:	0801fc4c 	.word	0x0801fc4c
 80090e4:	0801fc7c 	.word	0x0801fc7c
 80090e8:	0801fc9c 	.word	0x0801fc9c
 80090ec:	0801fd00 	.word	0x0801fd00
 80090f0:	0801fd54 	.word	0x0801fd54
 80090f4:	2000044c 	.word	0x2000044c
 80090f8:	080209b4 	.word	0x080209b4
 80090fc:	0801fd90 	.word	0x0801fd90
 8009100:	0801fde8 	.word	0x0801fde8
 8009104:	080209c4 	.word	0x080209c4
 8009108:	0801fe30 	.word	0x0801fe30
 800910c:	0801fe88 	.word	0x0801fe88
 8009110:	0801fed0 	.word	0x0801fed0
 8009114:	0801ff10 	.word	0x0801ff10
 8009118:	0801ff40 	.word	0x0801ff40
 800911c:	0801ff74 	.word	0x0801ff74
 8009120:	0801ff98 	.word	0x0801ff98
 8009124:	0801ffa0 	.word	0x0801ffa0
 8009128:	0801ffd0 	.word	0x0801ffd0
 800912c:	0801fff0 	.word	0x0801fff0
 8009130:	0802002c 	.word	0x0802002c
 8009134:	20000b3c 	.word	0x20000b3c
 8009138:	08020058 	.word	0x08020058
 800913c:	08020098 	.word	0x08020098
 8009140:	080200c8 	.word	0x080200c8
 8009144:	08020114 	.word	0x08020114
 8009148:	08020150 	.word	0x08020150
 800914c:	08020190 	.word	0x08020190
 8009150:	080201c0 	.word	0x080201c0

08009154 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8009154:	b580      	push	{r7, lr}
 8009156:	b08c      	sub	sp, #48	@ 0x30
 8009158:	af08      	add	r7, sp, #32
 800915a:	4603      	mov	r3, r0
 800915c:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800915e:	2392      	movs	r3, #146	@ 0x92
 8009160:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 8009162:	79fb      	ldrb	r3, [r7, #7]
 8009164:	2b01      	cmp	r3, #1
 8009166:	d106      	bne.n	8009176 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8009168:	4b41      	ldr	r3, [pc, #260]	@ (8009270 <Adv_Request+0x11c>)
 800916a:	881b      	ldrh	r3, [r3, #0]
 800916c:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800916e:	4b41      	ldr	r3, [pc, #260]	@ (8009274 <Adv_Request+0x120>)
 8009170:	881b      	ldrh	r3, [r3, #0]
 8009172:	81bb      	strh	r3, [r7, #12]
 8009174:	e005      	b.n	8009182 <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8009176:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 800917a:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800917c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8009180:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8009182:	4b3d      	ldr	r3, [pc, #244]	@ (8009278 <Adv_Request+0x124>)
 8009184:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8009188:	4618      	mov	r0, r3
 800918a:	f7f9 fa5f 	bl	800264c <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 800918e:	79fb      	ldrb	r3, [r7, #7]
 8009190:	2b02      	cmp	r3, #2
 8009192:	d119      	bne.n	80091c8 <Adv_Request+0x74>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8009194:	4b38      	ldr	r3, [pc, #224]	@ (8009278 <Adv_Request+0x124>)
 8009196:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 800919a:	2b01      	cmp	r3, #1
 800919c:	d004      	beq.n	80091a8 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800919e:	4b36      	ldr	r3, [pc, #216]	@ (8009278 <Adv_Request+0x124>)
 80091a0:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80091a4:	2b02      	cmp	r3, #2
 80091a6:	d10f      	bne.n	80091c8 <Adv_Request+0x74>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 80091a8:	f00f f986 	bl	80184b8 <aci_gap_set_non_discoverable>
 80091ac:	4603      	mov	r3, r0
 80091ae:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 80091b0:	7afb      	ldrb	r3, [r7, #11]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d005      	beq.n	80091c2 <Adv_Request+0x6e>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 80091b6:	7afb      	ldrb	r3, [r7, #11]
 80091b8:	4619      	mov	r1, r3
 80091ba:	4830      	ldr	r0, [pc, #192]	@ (800927c <Adv_Request+0x128>)
 80091bc:	f013 fcb6 	bl	801cb2c <iprintf>
 80091c0:	e002      	b.n	80091c8 <Adv_Request+0x74>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 80091c2:	482f      	ldr	r0, [pc, #188]	@ (8009280 <Adv_Request+0x12c>)
 80091c4:	f013 fd1a 	bl	801cbfc <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80091c8:	4a2b      	ldr	r2, [pc, #172]	@ (8009278 <Adv_Request+0x124>)
 80091ca:	79fb      	ldrb	r3, [r7, #7]
 80091cc:	f882 3074 	strb.w	r3, [r2, #116]	@ 0x74
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 80091d0:	4b29      	ldr	r3, [pc, #164]	@ (8009278 <Adv_Request+0x124>)
 80091d2:	7b9b      	ldrb	r3, [r3, #14]
 80091d4:	89ba      	ldrh	r2, [r7, #12]
 80091d6:	89f9      	ldrh	r1, [r7, #14]
 80091d8:	2000      	movs	r0, #0
 80091da:	9006      	str	r0, [sp, #24]
 80091dc:	2000      	movs	r0, #0
 80091de:	9005      	str	r0, [sp, #20]
 80091e0:	4828      	ldr	r0, [pc, #160]	@ (8009284 <Adv_Request+0x130>)
 80091e2:	9004      	str	r0, [sp, #16]
 80091e4:	9303      	str	r3, [sp, #12]
 80091e6:	4b28      	ldr	r3, [pc, #160]	@ (8009288 <Adv_Request+0x134>)
 80091e8:	9302      	str	r3, [sp, #8]
 80091ea:	2308      	movs	r3, #8
 80091ec:	9301      	str	r3, [sp, #4]
 80091ee:	2300      	movs	r3, #0
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	2300      	movs	r3, #0
 80091f4:	2000      	movs	r0, #0
 80091f6:	f00f f983 	bl	8018500 <aci_gap_set_discoverable>
 80091fa:	4603      	mov	r3, r0
 80091fc:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 80091fe:	7afb      	ldrb	r3, [r7, #11]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d005      	beq.n	8009210 <Adv_Request+0xbc>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8009204:	7afb      	ldrb	r3, [r7, #11]
 8009206:	4619      	mov	r1, r3
 8009208:	4820      	ldr	r0, [pc, #128]	@ (800928c <Adv_Request+0x138>)
 800920a:	f013 fc8f 	bl	801cb2c <iprintf>
 800920e:	e002      	b.n	8009216 <Adv_Request+0xc2>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8009210:	481f      	ldr	r0, [pc, #124]	@ (8009290 <Adv_Request+0x13c>)
 8009212:	f013 fcf3 	bl	801cbfc <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8009216:	491f      	ldr	r1, [pc, #124]	@ (8009294 <Adv_Request+0x140>)
 8009218:	200e      	movs	r0, #14
 800921a:	f00f fc30 	bl	8018a7e <aci_gap_update_adv_data>
 800921e:	4603      	mov	r3, r0
 8009220:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8009222:	7afb      	ldrb	r3, [r7, #11]
 8009224:	2b00      	cmp	r3, #0
 8009226:	d00e      	beq.n	8009246 <Adv_Request+0xf2>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8009228:	79fb      	ldrb	r3, [r7, #7]
 800922a:	2b01      	cmp	r3, #1
 800922c:	d105      	bne.n	800923a <Adv_Request+0xe6>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800922e:	7afb      	ldrb	r3, [r7, #11]
 8009230:	4619      	mov	r1, r3
 8009232:	4819      	ldr	r0, [pc, #100]	@ (8009298 <Adv_Request+0x144>)
 8009234:	f013 fc7a 	bl	801cb2c <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8009238:	e017      	b.n	800926a <Adv_Request+0x116>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 800923a:	7afb      	ldrb	r3, [r7, #11]
 800923c:	4619      	mov	r1, r3
 800923e:	4817      	ldr	r0, [pc, #92]	@ (800929c <Adv_Request+0x148>)
 8009240:	f013 fc74 	bl	801cb2c <iprintf>
  return;
 8009244:	e011      	b.n	800926a <Adv_Request+0x116>
    if (NewStatus == APP_BLE_FAST_ADV)
 8009246:	79fb      	ldrb	r3, [r7, #7]
 8009248:	2b01      	cmp	r3, #1
 800924a:	d10a      	bne.n	8009262 <Adv_Request+0x10e>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800924c:	4814      	ldr	r0, [pc, #80]	@ (80092a0 <Adv_Request+0x14c>)
 800924e:	f013 fc6d 	bl	801cb2c <iprintf>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8009252:	4b09      	ldr	r3, [pc, #36]	@ (8009278 <Adv_Request+0x124>)
 8009254:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8009258:	4912      	ldr	r1, [pc, #72]	@ (80092a4 <Adv_Request+0x150>)
 800925a:	4618      	mov	r0, r3
 800925c:	f7f9 fa7a 	bl	8002754 <HW_TS_Start>
  return;
 8009260:	e003      	b.n	800926a <Adv_Request+0x116>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8009262:	4811      	ldr	r0, [pc, #68]	@ (80092a8 <Adv_Request+0x154>)
 8009264:	f013 fc62 	bl	801cb2c <iprintf>
  return;
 8009268:	bf00      	nop
}
 800926a:	3710      	adds	r7, #16
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	20000bb4 	.word	0x20000bb4
 8009274:	20000bb6 	.word	0x20000bb6
 8009278:	20000b3c 	.word	0x20000b3c
 800927c:	080201ec 	.word	0x080201ec
 8009280:	08020238 	.word	0x08020238
 8009284:	20000b4b 	.word	0x20000b4b
 8009288:	080209d4 	.word	0x080209d4
 800928c:	08020280 	.word	0x08020280
 8009290:	080202b8 	.word	0x080202b8
 8009294:	2000044c 	.word	0x2000044c
 8009298:	080202e0 	.word	0x080202e0
 800929c:	08020314 	.word	0x08020314
 80092a0:	0802034c 	.word	0x0802034c
 80092a4:	0001e046 	.word	0x0001e046
 80092a8:	08020374 	.word	0x08020374

080092ac <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b086      	sub	sp, #24
 80092b0:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 80092b2:	f7ff fa5f 	bl	8008774 <LL_FLASH_GetUDN>
 80092b6:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 80092b8:	693b      	ldr	r3, [r7, #16]
 80092ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80092be:	d023      	beq.n	8009308 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 80092c0:	f7ff fa70 	bl	80087a4 <LL_FLASH_GetSTCompanyID>
 80092c4:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 80092c6:	f7ff fa61 	bl	800878c <LL_FLASH_GetDeviceID>
 80092ca:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	b2da      	uxtb	r2, r3
 80092d0:	4b16      	ldr	r3, [pc, #88]	@ (800932c <BleGetBdAddress+0x80>)
 80092d2:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	0a1b      	lsrs	r3, r3, #8
 80092d8:	b2da      	uxtb	r2, r3
 80092da:	4b14      	ldr	r3, [pc, #80]	@ (800932c <BleGetBdAddress+0x80>)
 80092dc:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	b2da      	uxtb	r2, r3
 80092e2:	4b12      	ldr	r3, [pc, #72]	@ (800932c <BleGetBdAddress+0x80>)
 80092e4:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 80092e6:	68bb      	ldr	r3, [r7, #8]
 80092e8:	b2da      	uxtb	r2, r3
 80092ea:	4b10      	ldr	r3, [pc, #64]	@ (800932c <BleGetBdAddress+0x80>)
 80092ec:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	0a1b      	lsrs	r3, r3, #8
 80092f2:	b2da      	uxtb	r2, r3
 80092f4:	4b0d      	ldr	r3, [pc, #52]	@ (800932c <BleGetBdAddress+0x80>)
 80092f6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	0c1b      	lsrs	r3, r3, #16
 80092fc:	b2da      	uxtb	r2, r3
 80092fe:	4b0b      	ldr	r3, [pc, #44]	@ (800932c <BleGetBdAddress+0x80>)
 8009300:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8009302:	4b0a      	ldr	r3, [pc, #40]	@ (800932c <BleGetBdAddress+0x80>)
 8009304:	617b      	str	r3, [r7, #20]
 8009306:	e00b      	b.n	8009320 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8009308:	2000      	movs	r0, #0
 800930a:	f010 fcb3 	bl	8019c74 <OTP_Read>
 800930e:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d002      	beq.n	800931c <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	617b      	str	r3, [r7, #20]
 800931a:	e001      	b.n	8009320 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800931c:	4b04      	ldr	r3, [pc, #16]	@ (8009330 <BleGetBdAddress+0x84>)
 800931e:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8009320:	697b      	ldr	r3, [r7, #20]
}
 8009322:	4618      	mov	r0, r3
 8009324:	3718      	adds	r7, #24
 8009326:	46bd      	mov	sp, r7
 8009328:	bd80      	pop	{r7, pc}
 800932a:	bf00      	nop
 800932c:	20000b34 	.word	0x20000b34
 8009330:	080209ac 	.word	0x080209ac

08009334 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b082      	sub	sp, #8
 8009338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800933a:	4b10      	ldr	r3, [pc, #64]	@ (800937c <Adv_Cancel+0x48>)
 800933c:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8009340:	2b05      	cmp	r3, #5
 8009342:	d017      	beq.n	8009374 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8009344:	2392      	movs	r3, #146	@ 0x92
 8009346:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 8009348:	f00f f8b6 	bl	80184b8 <aci_gap_set_non_discoverable>
 800934c:	4603      	mov	r3, r0
 800934e:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8009350:	4b0a      	ldr	r3, [pc, #40]	@ (800937c <Adv_Cancel+0x48>)
 8009352:	2200      	movs	r2, #0
 8009354:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
    if (ret != BLE_STATUS_SUCCESS)
 8009358:	79fb      	ldrb	r3, [r7, #7]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d003      	beq.n	8009366 <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800935e:	4808      	ldr	r0, [pc, #32]	@ (8009380 <Adv_Cancel+0x4c>)
 8009360:	f013 fbe4 	bl	801cb2c <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 8009364:	e006      	b.n	8009374 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 8009366:	4807      	ldr	r0, [pc, #28]	@ (8009384 <Adv_Cancel+0x50>)
 8009368:	f013 fbe0 	bl	801cb2c <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800936c:	4806      	ldr	r0, [pc, #24]	@ (8009388 <Adv_Cancel+0x54>)
 800936e:	f013 fbdd 	bl	801cb2c <iprintf>
  return;
 8009372:	bf00      	nop
 8009374:	bf00      	nop
}
 8009376:	3708      	adds	r7, #8
 8009378:	46bd      	mov	sp, r7
 800937a:	bd80      	pop	{r7, pc}
 800937c:	20000b3c 	.word	0x20000b3c
 8009380:	080203a4 	.word	0x080203a4
 8009384:	080203c8 	.word	0x080203c8
 8009388:	080203d0 	.word	0x080203d0

0800938c <Adv_Cancel_Req>:

static void Adv_Cancel_Req(void)
{
 800938c:	b580      	push	{r7, lr}
 800938e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_Req_1 */

  /* USER CODE END Adv_Cancel_Req_1 */

  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
 8009390:	2100      	movs	r1, #0
 8009392:	2001      	movs	r0, #1
 8009394:	f012 fd8a 	bl	801beac <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN Adv_Cancel_Req_2 */

  /* USER CODE END Adv_Cancel_Req_2 */

  return;
 8009398:	bf00      	nop
}
 800939a:	bd80      	pop	{r7, pc}

0800939c <Switch_OFF_GPIO>:

static void Switch_OFF_GPIO()
{
 800939c:	b480      	push	{r7}
 800939e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 80093a0:	bf00      	nop
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 80093aa:	b580      	push	{r7, lr}
 80093ac:	b082      	sub	sp, #8
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80093b2:	2100      	movs	r1, #0
 80093b4:	2002      	movs	r0, #2
 80093b6:	f012 fd79 	bl	801beac <UTIL_SEQ_SetTask>

  return;
 80093ba:	bf00      	nop
}
 80093bc:	3708      	adds	r7, #8
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd80      	pop	{r7, pc}

080093c2 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b082      	sub	sp, #8
 80093c6:	af00      	add	r7, sp, #0
 80093c8:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80093ca:	2001      	movs	r0, #1
 80093cc:	f012 fdda 	bl	801bf84 <UTIL_SEQ_SetEvt>

  return;
 80093d0:	bf00      	nop
}
 80093d2:	3708      	adds	r7, #8
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b082      	sub	sp, #8
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 80093e0:	2001      	movs	r0, #1
 80093e2:	f012 fdef 	bl	801bfc4 <UTIL_SEQ_WaitEvt>

  return;
 80093e6:	bf00      	nop
}
 80093e8:	3708      	adds	r7, #8
 80093ea:	46bd      	mov	sp, r7
 80093ec:	bd80      	pop	{r7, pc}

080093ee <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 80093ee:	b580      	push	{r7, lr}
 80093f0:	b084      	sub	sp, #16
 80093f2:	af00      	add	r7, sp, #0
 80093f4:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	685b      	ldr	r3, [r3, #4]
 80093fe:	3308      	adds	r3, #8
 8009400:	4618      	mov	r0, r3
 8009402:	f011 fd2b 	bl	801ae5c <SVCCTL_UserEvtRx>
 8009406:	4603      	mov	r3, r0
 8009408:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800940a:	7afb      	ldrb	r3, [r7, #11]
 800940c:	2b00      	cmp	r3, #0
 800940e:	d003      	beq.n	8009418 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2201      	movs	r2, #1
 8009414:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8009416:	e003      	b.n	8009420 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	2200      	movs	r2, #0
 800941c:	701a      	strb	r2, [r3, #0]
  return;
 800941e:	bf00      	nop
}
 8009420:	3710      	adds	r7, #16
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b084      	sub	sp, #16
 800942a:	af00      	add	r7, sp, #0
 800942c:	4603      	mov	r3, r0
 800942e:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8009430:	79fb      	ldrb	r3, [r7, #7]
 8009432:	2b00      	cmp	r3, #0
 8009434:	d002      	beq.n	800943c <BLE_StatusNot+0x16>
 8009436:	2b01      	cmp	r3, #1
 8009438:	d006      	beq.n	8009448 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800943a:	e00b      	b.n	8009454 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800943c:	231f      	movs	r3, #31
 800943e:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8009440:	68f8      	ldr	r0, [r7, #12]
 8009442:	f012 fd5f 	bl	801bf04 <UTIL_SEQ_PauseTask>
      break;
 8009446:	e005      	b.n	8009454 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8009448:	231f      	movs	r3, #31
 800944a:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800944c:	68f8      	ldr	r0, [r7, #12]
 800944e:	f012 fd79 	bl	801bf44 <UTIL_SEQ_ResumeTask>
      break;
 8009452:	bf00      	nop
  }

  return;
 8009454:	bf00      	nop
}
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}

0800945c <ENV_Context_Init>:
 * @brief  Init the HW/Environmental Service/Char Context
 * @param  None
 * @retval None
 */
void ENV_Context_Init(void)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	af00      	add	r7, sp, #0
  /* Env Sensors */

  ENV_Server_App_Context.hasPressure = 0;
 8009460:	4b07      	ldr	r3, [pc, #28]	@ (8009480 <ENV_Context_Init+0x24>)
 8009462:	2200      	movs	r2, #0
 8009464:	731a      	strb	r2, [r3, #12]
  ENV_Server_App_Context.hasHumidity = 0;
 8009466:	4b06      	ldr	r3, [pc, #24]	@ (8009480 <ENV_Context_Init+0x24>)
 8009468:	2200      	movs	r2, #0
 800946a:	735a      	strb	r2, [r3, #13]
  ENV_Server_App_Context.hasTemperature = 0;
 800946c:	4b04      	ldr	r3, [pc, #16]	@ (8009480 <ENV_Context_Init+0x24>)
 800946e:	2200      	movs	r2, #0
 8009470:	739a      	strb	r2, [r3, #14]

  ENV_Set_Notification_Status(0);
 8009472:	2000      	movs	r0, #0
 8009474:	f000 f806 	bl	8009484 <ENV_Set_Notification_Status>

  /* Check Env caps */
  EnvSensor_GetCaps();
 8009478:	f000 f8e8 	bl	800964c <EnvSensor_GetCaps>
}
 800947c:	bf00      	nop
 800947e:	bd80      	pop	{r7, pc}
 8009480:	20000bbc 	.word	0x20000bbc

08009484 <ENV_Set_Notification_Status>:
 * @brief  Set the notification status (enabled/disabled)
 * @param  status The new notification status
 * @retval None
 */
void ENV_Set_Notification_Status(uint8_t status)
{
 8009484:	b480      	push	{r7}
 8009486:	b083      	sub	sp, #12
 8009488:	af00      	add	r7, sp, #0
 800948a:	4603      	mov	r3, r0
 800948c:	71fb      	strb	r3, [r7, #7]
  ENV_Server_App_Context.NotificationStatus = status;
 800948e:	4a04      	ldr	r2, [pc, #16]	@ (80094a0 <ENV_Set_Notification_Status+0x1c>)
 8009490:	79fb      	ldrb	r3, [r7, #7]
 8009492:	7013      	strb	r3, [r2, #0]
}
 8009494:	bf00      	nop
 8009496:	370c      	adds	r7, #12
 8009498:	46bd      	mov	sp, r7
 800949a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949e:	4770      	bx	lr
 80094a0:	20000bbc 	.word	0x20000bbc

080094a4 <ENV_Send_Notification_Task>:
 * @brief  Send a notification for Environmental char
 * @param  None
 * @retval None
 */
void ENV_Send_Notification_Task(void)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	af00      	add	r7, sp, #0

  if(ENV_Server_App_Context.NotificationStatus)
 80094a8:	4b0d      	ldr	r3, [pc, #52]	@ (80094e0 <ENV_Send_Notification_Task+0x3c>)
 80094aa:	781b      	ldrb	r3, [r3, #0]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d00c      	beq.n	80094ca <ENV_Send_Notification_Task+0x26>
  {
    if(debug_trace_enabled == 1){
 80094b0:	4b0c      	ldr	r3, [pc, #48]	@ (80094e4 <ENV_Send_Notification_Task+0x40>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d105      	bne.n	80094c4 <ENV_Send_Notification_Task+0x20>
      APP_DBG_MSG("-- ENV APPLICATION SERVER : NOTIFY CLIENT WITH NEW ENV PARAMETER VALUE \n ");
 80094b8:	480b      	ldr	r0, [pc, #44]	@ (80094e8 <ENV_Send_Notification_Task+0x44>)
 80094ba:	f013 fb37 	bl	801cb2c <iprintf>
      APP_DBG_MSG(" \n\r");
 80094be:	480b      	ldr	r0, [pc, #44]	@ (80094ec <ENV_Send_Notification_Task+0x48>)
 80094c0:	f013 fb34 	bl	801cb2c <iprintf>
    }
    ENV_Update();
 80094c4:	f000 f816 	bl	80094f4 <ENV_Update>
    if(debug_trace_enabled == 1){
      APP_DBG_MSG("-- ENV APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
    }
  }

  return;
 80094c8:	e007      	b.n	80094da <ENV_Send_Notification_Task+0x36>
    if(debug_trace_enabled == 1){
 80094ca:	4b06      	ldr	r3, [pc, #24]	@ (80094e4 <ENV_Send_Notification_Task+0x40>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d103      	bne.n	80094da <ENV_Send_Notification_Task+0x36>
      APP_DBG_MSG("-- ENV APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
 80094d2:	4807      	ldr	r0, [pc, #28]	@ (80094f0 <ENV_Send_Notification_Task+0x4c>)
 80094d4:	f013 fb2a 	bl	801cb2c <iprintf>
  return;
 80094d8:	bf00      	nop
 80094da:	bf00      	nop
}
 80094dc:	bd80      	pop	{r7, pc}
 80094de:	bf00      	nop
 80094e0:	20000bbc 	.word	0x20000bbc
 80094e4:	200007dc 	.word	0x200007dc
 80094e8:	080203ec 	.word	0x080203ec
 80094ec:	08020438 	.word	0x08020438
 80094f0:	0802043c 	.word	0x0802043c

080094f4 <ENV_Update>:
 * @brief  Update the Environmental char value
 * @param  None
 * @retval None
 */
void ENV_Update(void)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
  uint8_t tempIndex = 0;
 80094fa:	2300      	movs	r3, #0
 80094fc:	71fb      	strb	r3, [r7, #7]
  uint8_t value[VALUE_LEN_ENV];
  uint8_t BuffPos = 2;
 80094fe:	2302      	movs	r3, #2
 8009500:	71bb      	strb	r3, [r7, #6]
  /* Read ENV values */
  ENV_Handle_Sensor();
 8009502:	f000 f843 	bl	800958c <ENV_Handle_Sensor>

  /* Timestamp */
  STORE_LE_16(value, (HAL_GetTick()>>3));
 8009506:	f006 ff15 	bl	8010334 <HAL_GetTick>
 800950a:	4603      	mov	r3, r0
 800950c:	08db      	lsrs	r3, r3, #3
 800950e:	b2db      	uxtb	r3, r3
 8009510:	703b      	strb	r3, [r7, #0]
 8009512:	f006 ff0f 	bl	8010334 <HAL_GetTick>
 8009516:	4603      	mov	r3, r0
 8009518:	0adb      	lsrs	r3, r3, #11
 800951a:	b2db      	uxtb	r3, r3
 800951c:	707b      	strb	r3, [r7, #1]

  for(tempIndex = 0; tempIndex < ENV_Server_App_Context.hasTemperature; tempIndex++)
 800951e:	2300      	movs	r3, #0
 8009520:	71fb      	strb	r3, [r7, #7]
 8009522:	e021      	b.n	8009568 <ENV_Update+0x74>
  {
    STORE_LE_16(&value[BuffPos], ENV_Server_App_Context.TemperatureValue[tempIndex]);
 8009524:	79fb      	ldrb	r3, [r7, #7]
 8009526:	4a18      	ldr	r2, [pc, #96]	@ (8009588 <ENV_Update+0x94>)
 8009528:	3304      	adds	r3, #4
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	4413      	add	r3, r2
 800952e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8009532:	79bb      	ldrb	r3, [r7, #6]
 8009534:	b2d2      	uxtb	r2, r2
 8009536:	3308      	adds	r3, #8
 8009538:	443b      	add	r3, r7
 800953a:	f803 2c08 	strb.w	r2, [r3, #-8]
 800953e:	79fb      	ldrb	r3, [r7, #7]
 8009540:	4a11      	ldr	r2, [pc, #68]	@ (8009588 <ENV_Update+0x94>)
 8009542:	3304      	adds	r3, #4
 8009544:	005b      	lsls	r3, r3, #1
 8009546:	4413      	add	r3, r2
 8009548:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800954c:	121b      	asrs	r3, r3, #8
 800954e:	b219      	sxth	r1, r3
 8009550:	79bb      	ldrb	r3, [r7, #6]
 8009552:	463a      	mov	r2, r7
 8009554:	4413      	add	r3, r2
 8009556:	3301      	adds	r3, #1
 8009558:	b2ca      	uxtb	r2, r1
 800955a:	701a      	strb	r2, [r3, #0]
    BuffPos += TEMPERATURE_BYTES;
 800955c:	79bb      	ldrb	r3, [r7, #6]
 800955e:	3302      	adds	r3, #2
 8009560:	71bb      	strb	r3, [r7, #6]
  for(tempIndex = 0; tempIndex < ENV_Server_App_Context.hasTemperature; tempIndex++)
 8009562:	79fb      	ldrb	r3, [r7, #7]
 8009564:	3301      	adds	r3, #1
 8009566:	71fb      	strb	r3, [r7, #7]
 8009568:	4b07      	ldr	r3, [pc, #28]	@ (8009588 <ENV_Update+0x94>)
 800956a:	7b9b      	ldrb	r3, [r3, #14]
 800956c:	79fa      	ldrb	r2, [r7, #7]
 800956e:	429a      	cmp	r2, r3
 8009570:	d3d8      	bcc.n	8009524 <ENV_Update+0x30>
  }
  
  MOTENV_STM_App_Update_Char(ENV_CHAR_UUID, VALUE_LEN_ENV, (uint8_t *)&value);
 8009572:	463b      	mov	r3, r7
 8009574:	461a      	mov	r2, r3
 8009576:	2104      	movs	r1, #4
 8009578:	f44f 50e8 	mov.w	r0, #7424	@ 0x1d00
 800957c:	f000 fe0a 	bl	800a194 <MOTENV_STM_App_Update_Char>

  return;
 8009580:	bf00      	nop
}
 8009582:	3708      	adds	r7, #8
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}
 8009588:	20000bbc 	.word	0x20000bbc

0800958c <ENV_Handle_Sensor>:
 * @brief  Parse the values read by Environmental sensors
 * @param  None
 * @retval None
 */
static void ENV_Handle_Sensor(void)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b088      	sub	sp, #32
 8009590:	af00      	add	r7, sp, #0
  float temperature = 0.0;
 8009592:	f04f 0300 	mov.w	r3, #0
 8009596:	617b      	str	r3, [r7, #20]
  int32_t decPart= 0, intPart=0;
 8009598:	2300      	movs	r3, #0
 800959a:	61fb      	str	r3, [r7, #28]
 800959c:	2300      	movs	r3, #0
 800959e:	61bb      	str	r3, [r7, #24]

  char tempValue[16];
  
  UTIL_LCD_ClearStringLine(2);
 80095a0:	2002      	movs	r0, #2
 80095a2:	f011 ffe1 	bl	801b568 <UTIL_LCD_ClearStringLine>
  UTIL_LCD_ClearStringLine(3);
 80095a6:	2003      	movs	r0, #3
 80095a8:	f011 ffde 	bl	801b568 <UTIL_LCD_ClearStringLine>
  UTIL_LCD_ClearStringLine(4);
 80095ac:	2004      	movs	r0, #4
 80095ae:	f011 ffdb 	bl	801b568 <UTIL_LCD_ClearStringLine>
  
  if(ENV_Server_App_Context.hasTemperature >= 1)
 80095b2:	4b24      	ldr	r3, [pc, #144]	@ (8009644 <ENV_Handle_Sensor+0xb8>)
 80095b4:	7b9b      	ldrb	r3, [r3, #14]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d03c      	beq.n	8009634 <ENV_Handle_Sensor+0xa8>
  {    
    BSP_ENV_SENSOR_GetValue(ENV_SENSOR_STTS22H_0, ENV_TEMPERATURE, &temperature);
 80095ba:	f107 0314 	add.w	r3, r7, #20
 80095be:	461a      	mov	r2, r3
 80095c0:	2101      	movs	r1, #1
 80095c2:	2000      	movs	r0, #0
 80095c4:	f005 fee2 	bl	800f38c <BSP_ENV_SENSOR_GetValue>
    sprintf(tempValue,"Temp 1 : %2.1f C",(double)temperature);
 80095c8:	697b      	ldr	r3, [r7, #20]
 80095ca:	4618      	mov	r0, r3
 80095cc:	f7f6 ffa4 	bl	8000518 <__aeabi_f2d>
 80095d0:	4602      	mov	r2, r0
 80095d2:	460b      	mov	r3, r1
 80095d4:	1d38      	adds	r0, r7, #4
 80095d6:	491c      	ldr	r1, [pc, #112]	@ (8009648 <ENV_Handle_Sensor+0xbc>)
 80095d8:	f013 fb18 	bl	801cc0c <siprintf>
    UTIL_LCD_DisplayStringAtLine(3,(uint8_t*)tempValue);
 80095dc:	1d3b      	adds	r3, r7, #4
 80095de:	4619      	mov	r1, r3
 80095e0:	2003      	movs	r0, #3
 80095e2:	f012 f8d3 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
    MCR_BLUEMS_F2I_1D(temperature, intPart, decPart);
 80095e6:	edd7 7a05 	vldr	s15, [r7, #20]
 80095ea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80095ee:	ee17 3a90 	vmov	r3, s15
 80095f2:	61bb      	str	r3, [r7, #24]
 80095f4:	ed97 7a05 	vldr	s14, [r7, #20]
 80095f8:	69bb      	ldr	r3, [r7, #24]
 80095fa:	ee07 3a90 	vmov	s15, r3
 80095fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009602:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009606:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800960a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800960e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009612:	ee17 3a90 	vmov	r3, s15
 8009616:	61fb      	str	r3, [r7, #28]
    ENV_Server_App_Context.TemperatureValue[0] = intPart*10+decPart;    
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	b29b      	uxth	r3, r3
 800961c:	461a      	mov	r2, r3
 800961e:	0092      	lsls	r2, r2, #2
 8009620:	4413      	add	r3, r2
 8009622:	005b      	lsls	r3, r3, #1
 8009624:	b29a      	uxth	r2, r3
 8009626:	69fb      	ldr	r3, [r7, #28]
 8009628:	b29b      	uxth	r3, r3
 800962a:	4413      	add	r3, r2
 800962c:	b29b      	uxth	r3, r3
 800962e:	b21a      	sxth	r2, r3
 8009630:	4b04      	ldr	r3, [pc, #16]	@ (8009644 <ENV_Handle_Sensor+0xb8>)
 8009632:	815a      	strh	r2, [r3, #10]
  }
  BSP_LCD_Refresh(0);
 8009634:	2000      	movs	r0, #0
 8009636:	f006 f8a9 	bl	800f78c <BSP_LCD_Refresh>
}
 800963a:	bf00      	nop
 800963c:	3720      	adds	r7, #32
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}
 8009642:	bf00      	nop
 8009644:	20000bbc 	.word	0x20000bbc
 8009648:	08020488 	.word	0x08020488

0800964c <EnvSensor_GetCaps>:
 * @brief  Check the Environmental active capabilities and set the ADV data accordingly
 * @param  None
 * @retval None
 */
static void EnvSensor_GetCaps(void)
{
 800964c:	b480      	push	{r7}
 800964e:	af00      	add	r7, sp, #0
 
  ENV_Server_App_Context.hasPressure = 0;
 8009650:	4b1d      	ldr	r3, [pc, #116]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 8009652:	2200      	movs	r2, #0
 8009654:	731a      	strb	r2, [r3, #12]
  ENV_Server_App_Context.hasHumidity = 0;
 8009656:	4b1c      	ldr	r3, [pc, #112]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 8009658:	2200      	movs	r2, #0
 800965a:	735a      	strb	r2, [r3, #13]
  ENV_Server_App_Context.hasTemperature = 1;
 800965c:	4b1a      	ldr	r3, [pc, #104]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 800965e:	2201      	movs	r2, #1
 8009660:	739a      	strb	r2, [r3, #14]

  /* Update BLE ADV field (Env) */
  if(ENV_Server_App_Context.hasTemperature > 1)
 8009662:	4b19      	ldr	r3, [pc, #100]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 8009664:	7b9b      	ldrb	r3, [r3, #14]
 8009666:	2b01      	cmp	r3, #1
 8009668:	d907      	bls.n	800967a <EnvSensor_GetCaps+0x2e>
  {
    a_ManufData[5] |= 0x05; /* Two Temperature values*/
 800966a:	4b18      	ldr	r3, [pc, #96]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 800966c:	795b      	ldrb	r3, [r3, #5]
 800966e:	f043 0305 	orr.w	r3, r3, #5
 8009672:	b2da      	uxtb	r2, r3
 8009674:	4b15      	ldr	r3, [pc, #84]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 8009676:	715a      	strb	r2, [r3, #5]
 8009678:	e00a      	b.n	8009690 <EnvSensor_GetCaps+0x44>
  }
  else if(ENV_Server_App_Context.hasTemperature == 1)
 800967a:	4b13      	ldr	r3, [pc, #76]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 800967c:	7b9b      	ldrb	r3, [r3, #14]
 800967e:	2b01      	cmp	r3, #1
 8009680:	d106      	bne.n	8009690 <EnvSensor_GetCaps+0x44>
  {
    a_ManufData[5] |= 0x04; /* One Temperature value*/
 8009682:	4b12      	ldr	r3, [pc, #72]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 8009684:	795b      	ldrb	r3, [r3, #5]
 8009686:	f043 0304 	orr.w	r3, r3, #4
 800968a:	b2da      	uxtb	r2, r3
 800968c:	4b0f      	ldr	r3, [pc, #60]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 800968e:	715a      	strb	r2, [r3, #5]
  }

  if(ENV_Server_App_Context.hasHumidity)
 8009690:	4b0d      	ldr	r3, [pc, #52]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 8009692:	7b5b      	ldrb	r3, [r3, #13]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d006      	beq.n	80096a6 <EnvSensor_GetCaps+0x5a>
  {
    a_ManufData[5] |= 0x08; /* Humidity value */
 8009698:	4b0c      	ldr	r3, [pc, #48]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 800969a:	795b      	ldrb	r3, [r3, #5]
 800969c:	f043 0308 	orr.w	r3, r3, #8
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	4b0a      	ldr	r3, [pc, #40]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 80096a4:	715a      	strb	r2, [r3, #5]
  }

  if(ENV_Server_App_Context.hasPressure)
 80096a6:	4b08      	ldr	r3, [pc, #32]	@ (80096c8 <EnvSensor_GetCaps+0x7c>)
 80096a8:	7b1b      	ldrb	r3, [r3, #12]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d006      	beq.n	80096bc <EnvSensor_GetCaps+0x70>
  {
    a_ManufData[5] |= 0x10; /* Pressure value*/
 80096ae:	4b07      	ldr	r3, [pc, #28]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 80096b0:	795b      	ldrb	r3, [r3, #5]
 80096b2:	f043 0310 	orr.w	r3, r3, #16
 80096b6:	b2da      	uxtb	r2, r3
 80096b8:	4b04      	ldr	r3, [pc, #16]	@ (80096cc <EnvSensor_GetCaps+0x80>)
 80096ba:	715a      	strb	r2, [r3, #5]
  }
}
 80096bc:	bf00      	nop
 80096be:	46bd      	mov	sp, r7
 80096c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c4:	4770      	bx	lr
 80096c6:	bf00      	nop
 80096c8:	20000bbc 	.word	0x20000bbc
 80096cc:	2000044c 	.word	0x2000044c

080096d0 <MOTENV_STM_App_Notification>:
 *         (e.g., on notification enabling/disabling request, start/stop the timer)
 * @param  pNotification: Request data coming from the GATT Client
 * @retval None
 */
void MOTENV_STM_App_Notification(MOTENV_STM_App_Notification_evt_t *pNotification)
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b082      	sub	sp, #8
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
  switch(pNotification->Motenv_Evt_Opcode)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	781b      	ldrb	r3, [r3, #0]
 80096dc:	2b04      	cmp	r3, #4
 80096de:	f200 808d 	bhi.w	80097fc <MOTENV_STM_App_Notification+0x12c>
 80096e2:	a201      	add	r2, pc, #4	@ (adr r2, 80096e8 <MOTENV_STM_App_Notification+0x18>)
 80096e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096e8:	08009727 	.word	0x08009727
 80096ec:	080097a5 	.word	0x080097a5
 80096f0:	080096fd 	.word	0x080096fd
 80096f4:	08009767 	.word	0x08009767
 80096f8:	080097e3 	.word	0x080097e3
  {
    /*
     * Env char notification enabled
     */
    case HW_ENV_NOTIFY_ENABLED_EVT:
      ENV_Set_Notification_Status(1);
 80096fc:	2001      	movs	r0, #1
 80096fe:	f7ff fec1 	bl	8009484 <ENV_Set_Notification_Status>
      if(debug_trace_enabled == 1){
 8009702:	4b42      	ldr	r3, [pc, #264]	@ (800980c <MOTENV_STM_App_Notification+0x13c>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	2b01      	cmp	r3, #1
 8009708:	d105      	bne.n	8009716 <MOTENV_STM_App_Notification+0x46>
        APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : ENV NOTIFICATION ENABLED\n");
 800970a:	4841      	ldr	r0, [pc, #260]	@ (8009810 <MOTENV_STM_App_Notification+0x140>)
 800970c:	f013 fa76 	bl	801cbfc <puts>
        APP_DBG_MSG(" \n\r");
 8009710:	4840      	ldr	r0, [pc, #256]	@ (8009814 <MOTENV_STM_App_Notification+0x144>)
 8009712:	f013 fa0b 	bl	801cb2c <iprintf>
      }
      /* Start the timer used to update the Env characteristic */
      HW_TS_Start(MOTENV_Server_App_Context.Env_Update_Timer_Id, ENVIRONMENT_UPDATE_PERIOD);
 8009716:	4b40      	ldr	r3, [pc, #256]	@ (8009818 <MOTENV_STM_App_Notification+0x148>)
 8009718:	785b      	ldrb	r3, [r3, #1]
 800971a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800971e:	4618      	mov	r0, r3
 8009720:	f7f9 f818 	bl	8002754 <HW_TS_Start>
      break; /* HW_ENV_NOTIFY_ENABLED_EVT */
 8009724:	e06d      	b.n	8009802 <MOTENV_STM_App_Notification+0x132>

    /*
     * Motion char notification enabled
     */
    case HW_MOTION_NOTIFY_ENABLED_EVT:
      UTIL_LCD_ClearStringLine(2);
 8009726:	2002      	movs	r0, #2
 8009728:	f011 ff1e 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(3);
 800972c:	2003      	movs	r0, #3
 800972e:	f011 ff1b 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(4);
 8009732:	2004      	movs	r0, #4
 8009734:	f011 ff18 	bl	801b568 <UTIL_LCD_ClearStringLine>
      BSP_LCD_Refresh(0);
 8009738:	2000      	movs	r0, #0
 800973a:	f006 f827 	bl	800f78c <BSP_LCD_Refresh>
      MOTION_Set_Notification_Status(1);
 800973e:	2001      	movs	r0, #1
 8009740:	f000 f8cc 	bl	80098dc <MOTION_Set_Notification_Status>
      if(debug_trace_enabled == 1){
 8009744:	4b31      	ldr	r3, [pc, #196]	@ (800980c <MOTENV_STM_App_Notification+0x13c>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	2b01      	cmp	r3, #1
 800974a:	d105      	bne.n	8009758 <MOTENV_STM_App_Notification+0x88>
        APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : MOTION NOTIFICATION ENABLED\n");
 800974c:	4833      	ldr	r0, [pc, #204]	@ (800981c <MOTENV_STM_App_Notification+0x14c>)
 800974e:	f013 fa55 	bl	801cbfc <puts>
        APP_DBG_MSG(" \n\r");
 8009752:	4830      	ldr	r0, [pc, #192]	@ (8009814 <MOTENV_STM_App_Notification+0x144>)
 8009754:	f013 f9ea 	bl	801cb2c <iprintf>
      }
      /* Start the timer used to update the AccGyroMag characteristic */
      HW_TS_Start(MOTENV_Server_App_Context.AccGyroMag_Update_Timer_Id, ACC_GYRO_MAG_UPDATE_PERIOD);
 8009758:	4b2f      	ldr	r3, [pc, #188]	@ (8009818 <MOTENV_STM_App_Notification+0x148>)
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	2166      	movs	r1, #102	@ 0x66
 800975e:	4618      	mov	r0, r3
 8009760:	f7f8 fff8 	bl	8002754 <HW_TS_Start>
      break; /* HW_MOTION_NOTIFY_ENABLED_EVT */
 8009764:	e04d      	b.n	8009802 <MOTENV_STM_App_Notification+0x132>

    /*
     * Env char notification disabled
     */
    case HW_ENV_NOTIFY_DISABLED_EVT:
      UTIL_LCD_ClearStringLine(2);
 8009766:	2002      	movs	r0, #2
 8009768:	f011 fefe 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(3);
 800976c:	2003      	movs	r0, #3
 800976e:	f011 fefb 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(4);
 8009772:	2004      	movs	r0, #4
 8009774:	f011 fef8 	bl	801b568 <UTIL_LCD_ClearStringLine>
      BSP_LCD_Refresh(0);
 8009778:	2000      	movs	r0, #0
 800977a:	f006 f807 	bl	800f78c <BSP_LCD_Refresh>
      ENV_Set_Notification_Status(0);
 800977e:	2000      	movs	r0, #0
 8009780:	f7ff fe80 	bl	8009484 <ENV_Set_Notification_Status>
      if(debug_trace_enabled == 1){
 8009784:	4b21      	ldr	r3, [pc, #132]	@ (800980c <MOTENV_STM_App_Notification+0x13c>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2b01      	cmp	r3, #1
 800978a:	d105      	bne.n	8009798 <MOTENV_STM_App_Notification+0xc8>
        APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : ENV NOTIFICATION DISABLED\n");
 800978c:	4824      	ldr	r0, [pc, #144]	@ (8009820 <MOTENV_STM_App_Notification+0x150>)
 800978e:	f013 fa35 	bl	801cbfc <puts>
        APP_DBG_MSG(" \n\r");
 8009792:	4820      	ldr	r0, [pc, #128]	@ (8009814 <MOTENV_STM_App_Notification+0x144>)
 8009794:	f013 f9ca 	bl	801cb2c <iprintf>
      }
      /* Stop the timer used to update the Env characteristic */
      HW_TS_Stop(MOTENV_Server_App_Context.Env_Update_Timer_Id);
 8009798:	4b1f      	ldr	r3, [pc, #124]	@ (8009818 <MOTENV_STM_App_Notification+0x148>)
 800979a:	785b      	ldrb	r3, [r3, #1]
 800979c:	4618      	mov	r0, r3
 800979e:	f7f8 ff55 	bl	800264c <HW_TS_Stop>
      break; /* HW_ENV_NOTIFY_DISABLED_EVT */
 80097a2:	e02e      	b.n	8009802 <MOTENV_STM_App_Notification+0x132>

    /*
     * Motion char notification disabled
     */
    case HW_MOTION_NOTIFY_DISABLED_EVT:
      UTIL_LCD_ClearStringLine(2);
 80097a4:	2002      	movs	r0, #2
 80097a6:	f011 fedf 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(3);
 80097aa:	2003      	movs	r0, #3
 80097ac:	f011 fedc 	bl	801b568 <UTIL_LCD_ClearStringLine>
      UTIL_LCD_ClearStringLine(4);
 80097b0:	2004      	movs	r0, #4
 80097b2:	f011 fed9 	bl	801b568 <UTIL_LCD_ClearStringLine>
      BSP_LCD_Refresh(0);
 80097b6:	2000      	movs	r0, #0
 80097b8:	f005 ffe8 	bl	800f78c <BSP_LCD_Refresh>
      MOTION_Set_Notification_Status(0);
 80097bc:	2000      	movs	r0, #0
 80097be:	f000 f88d 	bl	80098dc <MOTION_Set_Notification_Status>
      if(debug_trace_enabled == 1){
 80097c2:	4b12      	ldr	r3, [pc, #72]	@ (800980c <MOTENV_STM_App_Notification+0x13c>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d105      	bne.n	80097d6 <MOTENV_STM_App_Notification+0x106>
        APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : MOTION NOTIFICATION DISABLED\n");
 80097ca:	4816      	ldr	r0, [pc, #88]	@ (8009824 <MOTENV_STM_App_Notification+0x154>)
 80097cc:	f013 fa16 	bl	801cbfc <puts>
        APP_DBG_MSG(" \n\r");
 80097d0:	4810      	ldr	r0, [pc, #64]	@ (8009814 <MOTENV_STM_App_Notification+0x144>)
 80097d2:	f013 f9ab 	bl	801cb2c <iprintf>
      }
      /* Stop the timer used to update the Motion characteristic */
      HW_TS_Stop(MOTENV_Server_App_Context.AccGyroMag_Update_Timer_Id);
 80097d6:	4b10      	ldr	r3, [pc, #64]	@ (8009818 <MOTENV_STM_App_Notification+0x148>)
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	4618      	mov	r0, r3
 80097dc:	f7f8 ff36 	bl	800264c <HW_TS_Stop>
      break; /* HW_ENV_NOTIFY_DISABLED_EVT */
 80097e0:	e00f      	b.n	8009802 <MOTENV_STM_App_Notification+0x132>

    /*
     * Env char read request
     */
    case HW_ENV_READ_EVT:
      ENV_Update();
 80097e2:	f7ff fe87 	bl	80094f4 <ENV_Update>
      if(debug_trace_enabled == 1){
 80097e6:	4b09      	ldr	r3, [pc, #36]	@ (800980c <MOTENV_STM_App_Notification+0x13c>)
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	2b01      	cmp	r3, #1
 80097ec:	d108      	bne.n	8009800 <MOTENV_STM_App_Notification+0x130>
        APP_DBG_MSG("-- TEMPLATE APPLICATION SERVER : ENV READ\n");
 80097ee:	480e      	ldr	r0, [pc, #56]	@ (8009828 <MOTENV_STM_App_Notification+0x158>)
 80097f0:	f013 fa04 	bl	801cbfc <puts>
        APP_DBG_MSG(" \n\r");
 80097f4:	4807      	ldr	r0, [pc, #28]	@ (8009814 <MOTENV_STM_App_Notification+0x144>)
 80097f6:	f013 f999 	bl	801cb2c <iprintf>
      }
      break; /* HW_ENV_READ_EVT */
 80097fa:	e001      	b.n	8009800 <MOTENV_STM_App_Notification+0x130>
      
    default:
      break; /* DEFAULT */
 80097fc:	bf00      	nop
 80097fe:	e000      	b.n	8009802 <MOTENV_STM_App_Notification+0x132>
      break; /* HW_ENV_READ_EVT */
 8009800:	bf00      	nop
  }

  return;
 8009802:	bf00      	nop
}
 8009804:	3708      	adds	r7, #8
 8009806:	46bd      	mov	sp, r7
 8009808:	bd80      	pop	{r7, pc}
 800980a:	bf00      	nop
 800980c:	200007dc 	.word	0x200007dc
 8009810:	0802049c 	.word	0x0802049c
 8009814:	080204d8 	.word	0x080204d8
 8009818:	20000bcc 	.word	0x20000bcc
 800981c:	080204dc 	.word	0x080204dc
 8009820:	0802051c 	.word	0x0802051c
 8009824:	08020558 	.word	0x08020558
 8009828:	08020598 	.word	0x08020598

0800982c <MOTENV_APP_Init>:
 * @brief  Init the MOTENV APP (Register Tasks, Create Notification timers)
 * @param  None
 * @retval None
 */
void MOTENV_APP_Init(void)
{
 800982c:	b580      	push	{r7, lr}
 800982e:	af00      	add	r7, sp, #0
  UTIL_SEQ_RegTask( 1<<CFG_TASK_NOTIFY_ACC_GYRO_MAG_ID, UTIL_SEQ_RFU, MOTION_Send_Notification_Task);
 8009830:	4a0c      	ldr	r2, [pc, #48]	@ (8009864 <MOTENV_APP_Init+0x38>)
 8009832:	2100      	movs	r1, #0
 8009834:	2004      	movs	r0, #4
 8009836:	f012 fb17 	bl	801be68 <UTIL_SEQ_RegTask>
  /* Create timer to get the AccGyroMag params and update charecteristic */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 800983a:	4b0b      	ldr	r3, [pc, #44]	@ (8009868 <MOTENV_APP_Init+0x3c>)
 800983c:	2201      	movs	r2, #1
 800983e:	490b      	ldr	r1, [pc, #44]	@ (800986c <MOTENV_APP_Init+0x40>)
 8009840:	2000      	movs	r0, #0
 8009842:	f7f8 fe89 	bl	8002558 <HW_TS_Create>
        &(MOTENV_Server_App_Context.AccGyroMag_Update_Timer_Id),
        hw_ts_Repeated,
        MOTENV_AccGyroMagUpdate_Timer_Callback);

  UTIL_SEQ_RegTask( 1<<CFG_TASK_NOTIFY_ENVIRONMENT_ID, UTIL_SEQ_RFU, ENV_Send_Notification_Task);
 8009846:	4a0a      	ldr	r2, [pc, #40]	@ (8009870 <MOTENV_APP_Init+0x44>)
 8009848:	2100      	movs	r1, #0
 800984a:	2008      	movs	r0, #8
 800984c:	f012 fb0c 	bl	801be68 <UTIL_SEQ_RegTask>
  /* Create timer to change the Environment params and update charecteristic */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR,
 8009850:	4b08      	ldr	r3, [pc, #32]	@ (8009874 <MOTENV_APP_Init+0x48>)
 8009852:	2201      	movs	r2, #1
 8009854:	4908      	ldr	r1, [pc, #32]	@ (8009878 <MOTENV_APP_Init+0x4c>)
 8009856:	2000      	movs	r0, #0
 8009858:	f7f8 fe7e 	bl	8002558 <HW_TS_Create>
        MOTENV_EnvUpdate_Timer_Callback);

  /**
   * Initialize MOTENV application context
   */
  MOTENV_APP_context_Init();
 800985c:	f000 f81e 	bl	800989c <MOTENV_APP_context_Init>

  return;
 8009860:	bf00      	nop
}
 8009862:	bd80      	pop	{r7, pc}
 8009864:	08009915 	.word	0x08009915
 8009868:	0800987d 	.word	0x0800987d
 800986c:	20000bcc 	.word	0x20000bcc
 8009870:	080094a5 	.word	0x080094a5
 8009874:	0800988d 	.word	0x0800988d
 8009878:	20000bcd 	.word	0x20000bcd

0800987c <MOTENV_AccGyroMagUpdate_Timer_Callback>:
 *         for Motion Char (Acc-Gyro-Mag) notification
 * @param  None
 * @retval None
 */
static void MOTENV_AccGyroMagUpdate_Timer_Callback(void)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask(1<<CFG_TASK_NOTIFY_ACC_GYRO_MAG_ID, CFG_SCH_PRIO_0);
 8009880:	2100      	movs	r1, #0
 8009882:	2004      	movs	r0, #4
 8009884:	f012 fb12 	bl	801beac <UTIL_SEQ_SetTask>
}
 8009888:	bf00      	nop
 800988a:	bd80      	pop	{r7, pc}

0800988c <MOTENV_EnvUpdate_Timer_Callback>:
 *         for Environmental Char notification
 * @param  None
 * @retval None
 */
static void MOTENV_EnvUpdate_Timer_Callback(void)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask(1<<CFG_TASK_NOTIFY_ENVIRONMENT_ID, CFG_SCH_PRIO_0);
 8009890:	2100      	movs	r1, #0
 8009892:	2008      	movs	r0, #8
 8009894:	f012 fb0a 	bl	801beac <UTIL_SEQ_SetTask>
}
 8009898:	bf00      	nop
 800989a:	bd80      	pop	{r7, pc}

0800989c <MOTENV_APP_context_Init>:
 * @brief  Init Context for each Service exposed by MOTENV Server App
 * @param  None
 * @retval None
 */
static void MOTENV_APP_context_Init(void)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	af00      	add	r7, sp, #0
  /* Init ENV context */
  ENV_Context_Init();
 80098a0:	f7ff fddc 	bl	800945c <ENV_Context_Init>

  /* Init MOTION Context */
  MOTION_Context_Init();
 80098a4:	f000 f802 	bl	80098ac <MOTION_Context_Init>

}
 80098a8:	bf00      	nop
 80098aa:	bd80      	pop	{r7, pc}

080098ac <MOTION_Context_Init>:
 * @brief  Init the HW/Motion Service/Char Context
 * @param  None
 * @retval None
 */
void MOTION_Context_Init(void)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	af00      	add	r7, sp, #0
  /* Motion Sensors */
  MOTION_Server_App_Context.hasAcc = 0;
 80098b0:	4b09      	ldr	r3, [pc, #36]	@ (80098d8 <MOTION_Context_Init+0x2c>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  MOTION_Server_App_Context.hasGyro = 0;
 80098b8:	4b07      	ldr	r3, [pc, #28]	@ (80098d8 <MOTION_Context_Init+0x2c>)
 80098ba:	2200      	movs	r2, #0
 80098bc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  MOTION_Server_App_Context.hasMag = 0;
 80098c0:	4b05      	ldr	r3, [pc, #20]	@ (80098d8 <MOTION_Context_Init+0x2c>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  MOTION_Set_Notification_Status(0);
 80098c8:	2000      	movs	r0, #0
 80098ca:	f000 f807 	bl	80098dc <MOTION_Set_Notification_Status>

  /* Check Motion caps */
  MOTION_GetCaps();
 80098ce:	f000 f9b3 	bl	8009c38 <MOTION_GetCaps>
}
 80098d2:	bf00      	nop
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	20000bd0 	.word	0x20000bd0

080098dc <MOTION_Set_Notification_Status>:
 * @brief  Set the notification status (enabled/disabled)
 * @param  status The new notification status
 * @retval None
 */
void MOTION_Set_Notification_Status(uint8_t status)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	4603      	mov	r3, r0
 80098e4:	71fb      	strb	r3, [r7, #7]
  MOTION_Server_App_Context.NotificationStatus = status;
 80098e6:	4a09      	ldr	r2, [pc, #36]	@ (800990c <MOTION_Set_Notification_Status+0x30>)
 80098e8:	79fb      	ldrb	r3, [r7, #7]
 80098ea:	7013      	strb	r3, [r2, #0]
  if(status == 0){
 80098ec:	79fb      	ldrb	r3, [r7, #7]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d103      	bne.n	80098fa <MOTION_Set_Notification_Status+0x1e>
    stopPrintValue = 1;
 80098f2:	4b07      	ldr	r3, [pc, #28]	@ (8009910 <MOTION_Set_Notification_Status+0x34>)
 80098f4:	2201      	movs	r2, #1
 80098f6:	601a      	str	r2, [r3, #0]
  }else{
    stopPrintValue = 0;
  }
}
 80098f8:	e002      	b.n	8009900 <MOTION_Set_Notification_Status+0x24>
    stopPrintValue = 0;
 80098fa:	4b05      	ldr	r3, [pc, #20]	@ (8009910 <MOTION_Set_Notification_Status+0x34>)
 80098fc:	2200      	movs	r2, #0
 80098fe:	601a      	str	r2, [r3, #0]
}
 8009900:	bf00      	nop
 8009902:	370c      	adds	r7, #12
 8009904:	46bd      	mov	sp, r7
 8009906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990a:	4770      	bx	lr
 800990c:	20000bd0 	.word	0x20000bd0
 8009910:	20000bfc 	.word	0x20000bfc

08009914 <MOTION_Send_Notification_Task>:
 * @brief  Send a notification for Motion (Acc/Gyro/Mag) char
 * @param  None
 * @retval None
 */
void MOTION_Send_Notification_Task(void)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b084      	sub	sp, #16
 8009918:	af00      	add	r7, sp, #0
  uint8_t value[VALUE_LEN_MOTION];

  /* Read Motion values */
  MOTION_Handle_Sensor();
 800991a:	f000 f899 	bl	8009a50 <MOTION_Handle_Sensor>

  /* Timestamp */
  STORE_LE_16(value, (HAL_GetTick()>>3));
 800991e:	f006 fd09 	bl	8010334 <HAL_GetTick>
 8009922:	4603      	mov	r3, r0
 8009924:	08db      	lsrs	r3, r3, #3
 8009926:	b2db      	uxtb	r3, r3
 8009928:	703b      	strb	r3, [r7, #0]
 800992a:	f006 fd03 	bl	8010334 <HAL_GetTick>
 800992e:	4603      	mov	r3, r0
 8009930:	0adb      	lsrs	r3, r3, #11
 8009932:	b2db      	uxtb	r3, r3
 8009934:	707b      	strb	r3, [r7, #1]

  if(MOTION_Server_App_Context.hasAcc == 1)
 8009936:	4b40      	ldr	r3, [pc, #256]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009938:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800993c:	2b01      	cmp	r3, #1
 800993e:	d11a      	bne.n	8009976 <MOTION_Send_Notification_Task+0x62>
  {
    STORE_LE_16(value+2, MOTION_Server_App_Context.acceleration.x);
 8009940:	4b3d      	ldr	r3, [pc, #244]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	b2db      	uxtb	r3, r3
 8009946:	70bb      	strb	r3, [r7, #2]
 8009948:	4b3b      	ldr	r3, [pc, #236]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 800994a:	685b      	ldr	r3, [r3, #4]
 800994c:	121b      	asrs	r3, r3, #8
 800994e:	b2db      	uxtb	r3, r3
 8009950:	70fb      	strb	r3, [r7, #3]
    STORE_LE_16(value+4, MOTION_Server_App_Context.acceleration.y);
 8009952:	4b39      	ldr	r3, [pc, #228]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	b2db      	uxtb	r3, r3
 8009958:	713b      	strb	r3, [r7, #4]
 800995a:	4b37      	ldr	r3, [pc, #220]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 800995c:	689b      	ldr	r3, [r3, #8]
 800995e:	121b      	asrs	r3, r3, #8
 8009960:	b2db      	uxtb	r3, r3
 8009962:	717b      	strb	r3, [r7, #5]
    STORE_LE_16(value+6, MOTION_Server_App_Context.acceleration.z);
 8009964:	4b34      	ldr	r3, [pc, #208]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009966:	68db      	ldr	r3, [r3, #12]
 8009968:	b2db      	uxtb	r3, r3
 800996a:	71bb      	strb	r3, [r7, #6]
 800996c:	4b32      	ldr	r3, [pc, #200]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 800996e:	68db      	ldr	r3, [r3, #12]
 8009970:	121b      	asrs	r3, r3, #8
 8009972:	b2db      	uxtb	r3, r3
 8009974:	71fb      	strb	r3, [r7, #7]
  }

  if(MOTION_Server_App_Context.hasGyro == 1)
 8009976:	4b30      	ldr	r3, [pc, #192]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009978:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800997c:	2b01      	cmp	r3, #1
 800997e:	d138      	bne.n	80099f2 <MOTION_Send_Notification_Task+0xde>
  {
    MOTION_Server_App_Context.angular_velocity.x/=100;
 8009980:	4b2d      	ldr	r3, [pc, #180]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	4a2d      	ldr	r2, [pc, #180]	@ (8009a3c <MOTION_Send_Notification_Task+0x128>)
 8009986:	fb82 1203 	smull	r1, r2, r2, r3
 800998a:	1152      	asrs	r2, r2, #5
 800998c:	17db      	asrs	r3, r3, #31
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	4a29      	ldr	r2, [pc, #164]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009992:	6113      	str	r3, [r2, #16]
    MOTION_Server_App_Context.angular_velocity.y/=100;
 8009994:	4b28      	ldr	r3, [pc, #160]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 8009996:	695b      	ldr	r3, [r3, #20]
 8009998:	4a28      	ldr	r2, [pc, #160]	@ (8009a3c <MOTION_Send_Notification_Task+0x128>)
 800999a:	fb82 1203 	smull	r1, r2, r2, r3
 800999e:	1152      	asrs	r2, r2, #5
 80099a0:	17db      	asrs	r3, r3, #31
 80099a2:	1ad3      	subs	r3, r2, r3
 80099a4:	4a24      	ldr	r2, [pc, #144]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099a6:	6153      	str	r3, [r2, #20]
    MOTION_Server_App_Context.angular_velocity.z/=100;
 80099a8:	4b23      	ldr	r3, [pc, #140]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	4a23      	ldr	r2, [pc, #140]	@ (8009a3c <MOTION_Send_Notification_Task+0x128>)
 80099ae:	fb82 1203 	smull	r1, r2, r2, r3
 80099b2:	1152      	asrs	r2, r2, #5
 80099b4:	17db      	asrs	r3, r3, #31
 80099b6:	1ad3      	subs	r3, r2, r3
 80099b8:	4a1f      	ldr	r2, [pc, #124]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099ba:	6193      	str	r3, [r2, #24]

    STORE_LE_16(value+8, MOTION_Server_App_Context.angular_velocity.x);
 80099bc:	4b1e      	ldr	r3, [pc, #120]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099be:	691b      	ldr	r3, [r3, #16]
 80099c0:	b2db      	uxtb	r3, r3
 80099c2:	723b      	strb	r3, [r7, #8]
 80099c4:	4b1c      	ldr	r3, [pc, #112]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099c6:	691b      	ldr	r3, [r3, #16]
 80099c8:	121b      	asrs	r3, r3, #8
 80099ca:	b2db      	uxtb	r3, r3
 80099cc:	727b      	strb	r3, [r7, #9]
    STORE_LE_16(value+10, MOTION_Server_App_Context.angular_velocity.y);
 80099ce:	4b1a      	ldr	r3, [pc, #104]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099d0:	695b      	ldr	r3, [r3, #20]
 80099d2:	b2db      	uxtb	r3, r3
 80099d4:	72bb      	strb	r3, [r7, #10]
 80099d6:	4b18      	ldr	r3, [pc, #96]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099d8:	695b      	ldr	r3, [r3, #20]
 80099da:	121b      	asrs	r3, r3, #8
 80099dc:	b2db      	uxtb	r3, r3
 80099de:	72fb      	strb	r3, [r7, #11]
    STORE_LE_16(value+12, MOTION_Server_App_Context.angular_velocity.z);
 80099e0:	4b15      	ldr	r3, [pc, #84]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099e2:	699b      	ldr	r3, [r3, #24]
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	733b      	strb	r3, [r7, #12]
 80099e8:	4b13      	ldr	r3, [pc, #76]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099ea:	699b      	ldr	r3, [r3, #24]
 80099ec:	121b      	asrs	r3, r3, #8
 80099ee:	b2db      	uxtb	r3, r3
 80099f0:	737b      	strb	r3, [r7, #13]
  }

  if(MOTION_Server_App_Context.NotificationStatus)
 80099f2:	4b11      	ldr	r3, [pc, #68]	@ (8009a38 <MOTION_Send_Notification_Task+0x124>)
 80099f4:	781b      	ldrb	r3, [r3, #0]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d011      	beq.n	8009a1e <MOTION_Send_Notification_Task+0x10a>
  {
    if(debug_trace_enabled == 1){
 80099fa:	4b11      	ldr	r3, [pc, #68]	@ (8009a40 <MOTION_Send_Notification_Task+0x12c>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d105      	bne.n	8009a0e <MOTION_Send_Notification_Task+0xfa>
      APP_DBG_MSG("-- MOTION APPLICATION SERVER : NOTIFY CLIENT WITH NEW MOTION PARAMETER VALUE \n ");
 8009a02:	4810      	ldr	r0, [pc, #64]	@ (8009a44 <MOTION_Send_Notification_Task+0x130>)
 8009a04:	f013 f892 	bl	801cb2c <iprintf>
      APP_DBG_MSG(" \n\r");
 8009a08:	480f      	ldr	r0, [pc, #60]	@ (8009a48 <MOTION_Send_Notification_Task+0x134>)
 8009a0a:	f013 f88f 	bl	801cb2c <iprintf>
    }
    MOTENV_STM_App_Update_Char(MOTION_CHAR_UUID, VALUE_LEN_MOTION, (uint8_t *)&value);
 8009a0e:	463b      	mov	r3, r7
 8009a10:	461a      	mov	r2, r3
 8009a12:	210e      	movs	r1, #14
 8009a14:	f44f 4060 	mov.w	r0, #57344	@ 0xe000
 8009a18:	f000 fbbc 	bl	800a194 <MOTENV_STM_App_Update_Char>
    if(debug_trace_enabled == 1){
      APP_DBG_MSG("-- MOTION APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
    }
  }

  return;
 8009a1c:	e007      	b.n	8009a2e <MOTION_Send_Notification_Task+0x11a>
    if(debug_trace_enabled == 1){
 8009a1e:	4b08      	ldr	r3, [pc, #32]	@ (8009a40 <MOTION_Send_Notification_Task+0x12c>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2b01      	cmp	r3, #1
 8009a24:	d103      	bne.n	8009a2e <MOTION_Send_Notification_Task+0x11a>
      APP_DBG_MSG("-- MOTION APPLICATION SERVER : CAN'T INFORM CLIENT - NOTIFICATION DISABLED\n ");
 8009a26:	4809      	ldr	r0, [pc, #36]	@ (8009a4c <MOTION_Send_Notification_Task+0x138>)
 8009a28:	f013 f880 	bl	801cb2c <iprintf>
  return;
 8009a2c:	bf00      	nop
 8009a2e:	bf00      	nop
}
 8009a30:	3710      	adds	r7, #16
 8009a32:	46bd      	mov	sp, r7
 8009a34:	bd80      	pop	{r7, pc}
 8009a36:	bf00      	nop
 8009a38:	20000bd0 	.word	0x20000bd0
 8009a3c:	51eb851f 	.word	0x51eb851f
 8009a40:	200007dc 	.word	0x200007dc
 8009a44:	080205c4 	.word	0x080205c4
 8009a48:	08020614 	.word	0x08020614
 8009a4c:	08020618 	.word	0x08020618

08009a50 <MOTION_Handle_Sensor>:
 * @brief  Parse the values read by Motion sensors
 * @param  None
 * @retval None
 */
static void MOTION_Handle_Sensor(void)
{
 8009a50:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009a54:	b09e      	sub	sp, #120	@ 0x78
 8009a56:	af04      	add	r7, sp, #16
  
  char accValue[18];
  char gyroValue[18];
  float accX,accY,accZ,gyroX,gyroY,gyroZ;
  
  if(MOTION_Server_App_Context.hasAcc == 1)
 8009a58:	4b72      	ldr	r3, [pc, #456]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009a5a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009a5e:	2b01      	cmp	r3, #1
 8009a60:	d143      	bne.n	8009aea <MOTION_Handle_Sensor+0x9a>
  {
    memset(&acceleration, 0, sizeof(MOTION_SENSOR_Axes_t));
 8009a62:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8009a66:	220c      	movs	r2, #12
 8009a68:	2100      	movs	r1, #0
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f013 f9c8 	bl	801ce00 <memset>
    BSP_MOTION_SENSOR_GetAxes(MOTION_SENSOR_ISM330DHCX_0, MOTION_ACCELERO, &acceleration);
 8009a70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8009a74:	461a      	mov	r2, r3
 8009a76:	2102      	movs	r1, #2
 8009a78:	2000      	movs	r0, #0
 8009a7a:	f006 fa7b 	bl	800ff74 <BSP_MOTION_SENSOR_GetAxes>
  
    accX = (float)acceleration.x;
 8009a7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009a80:	ee07 3a90 	vmov	s15, r3
 8009a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a88:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    accY = (float)acceleration.y;
 8009a8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a8e:	ee07 3a90 	vmov	s15, r3
 8009a92:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a96:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    accZ = (float)acceleration.z;
 8009a9a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a9c:	ee07 3a90 	vmov	s15, r3
 8009aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009aa4:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    sprintf(accValue,"%5.0f|%5.0f|%5.0f",(double)accX,(double)accY,(double)accZ);
 8009aa8:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8009aaa:	f7f6 fd35 	bl	8000518 <__aeabi_f2d>
 8009aae:	4680      	mov	r8, r0
 8009ab0:	4689      	mov	r9, r1
 8009ab2:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8009ab4:	f7f6 fd30 	bl	8000518 <__aeabi_f2d>
 8009ab8:	4604      	mov	r4, r0
 8009aba:	460d      	mov	r5, r1
 8009abc:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8009abe:	f7f6 fd2b 	bl	8000518 <__aeabi_f2d>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	f107 0018 	add.w	r0, r7, #24
 8009aca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009ace:	e9cd 4500 	strd	r4, r5, [sp]
 8009ad2:	4642      	mov	r2, r8
 8009ad4:	464b      	mov	r3, r9
 8009ad6:	4954      	ldr	r1, [pc, #336]	@ (8009c28 <MOTION_Handle_Sensor+0x1d8>)
 8009ad8:	f013 f898 	bl	801cc0c <siprintf>
      
    MOTION_Server_App_Context.acceleration = acceleration;
 8009adc:	4b51      	ldr	r3, [pc, #324]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009ade:	3304      	adds	r3, #4
 8009ae0:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8009ae4:	ca07      	ldmia	r2, {r0, r1, r2}
 8009ae6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  }
  
  if(MOTION_Server_App_Context.hasGyro == 1)
 8009aea:	4b4e      	ldr	r3, [pc, #312]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009aec:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8009af0:	2b01      	cmp	r3, #1
 8009af2:	d160      	bne.n	8009bb6 <MOTION_Handle_Sensor+0x166>
  {
    memset(&angular_velocity, 0, sizeof(MOTION_SENSOR_Axes_t));
 8009af4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009af8:	220c      	movs	r2, #12
 8009afa:	2100      	movs	r1, #0
 8009afc:	4618      	mov	r0, r3
 8009afe:	f013 f97f 	bl	801ce00 <memset>
    BSP_MOTION_SENSOR_GetAxes(MOTION_SENSOR_ISM330DHCX_0, MOTION_GYRO, &angular_velocity);
 8009b02:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8009b06:	461a      	mov	r2, r3
 8009b08:	2101      	movs	r1, #1
 8009b0a:	2000      	movs	r0, #0
 8009b0c:	f006 fa32 	bl	800ff74 <BSP_MOTION_SENSOR_GetAxes>
    
    gyroX = (float)((angular_velocity.x) / 100.0);
 8009b10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7f6 fcee 	bl	80004f4 <__aeabi_i2d>
 8009b18:	f04f 0200 	mov.w	r2, #0
 8009b1c:	4b43      	ldr	r3, [pc, #268]	@ (8009c2c <MOTION_Handle_Sensor+0x1dc>)
 8009b1e:	f7f6 fe7d 	bl	800081c <__aeabi_ddiv>
 8009b22:	4602      	mov	r2, r0
 8009b24:	460b      	mov	r3, r1
 8009b26:	4610      	mov	r0, r2
 8009b28:	4619      	mov	r1, r3
 8009b2a:	f7f7 f825 	bl	8000b78 <__aeabi_d2f>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	65bb      	str	r3, [r7, #88]	@ 0x58
    gyroY = (float)((angular_velocity.y) / 100.0);
 8009b32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009b34:	4618      	mov	r0, r3
 8009b36:	f7f6 fcdd 	bl	80004f4 <__aeabi_i2d>
 8009b3a:	f04f 0200 	mov.w	r2, #0
 8009b3e:	4b3b      	ldr	r3, [pc, #236]	@ (8009c2c <MOTION_Handle_Sensor+0x1dc>)
 8009b40:	f7f6 fe6c 	bl	800081c <__aeabi_ddiv>
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	4610      	mov	r0, r2
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	f7f7 f814 	bl	8000b78 <__aeabi_d2f>
 8009b50:	4603      	mov	r3, r0
 8009b52:	657b      	str	r3, [r7, #84]	@ 0x54
    gyroZ = (float)((angular_velocity.z) / 100.0);
 8009b54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b56:	4618      	mov	r0, r3
 8009b58:	f7f6 fccc 	bl	80004f4 <__aeabi_i2d>
 8009b5c:	f04f 0200 	mov.w	r2, #0
 8009b60:	4b32      	ldr	r3, [pc, #200]	@ (8009c2c <MOTION_Handle_Sensor+0x1dc>)
 8009b62:	f7f6 fe5b 	bl	800081c <__aeabi_ddiv>
 8009b66:	4602      	mov	r2, r0
 8009b68:	460b      	mov	r3, r1
 8009b6a:	4610      	mov	r0, r2
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	f7f7 f803 	bl	8000b78 <__aeabi_d2f>
 8009b72:	4603      	mov	r3, r0
 8009b74:	653b      	str	r3, [r7, #80]	@ 0x50
    sprintf(gyroValue,"%5.0f|%5.0f|%5.0f",(double)gyroX,(double)gyroY,(double)gyroZ);
 8009b76:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009b78:	f7f6 fcce 	bl	8000518 <__aeabi_f2d>
 8009b7c:	4680      	mov	r8, r0
 8009b7e:	4689      	mov	r9, r1
 8009b80:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 8009b82:	f7f6 fcc9 	bl	8000518 <__aeabi_f2d>
 8009b86:	4604      	mov	r4, r0
 8009b88:	460d      	mov	r5, r1
 8009b8a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8009b8c:	f7f6 fcc4 	bl	8000518 <__aeabi_f2d>
 8009b90:	4602      	mov	r2, r0
 8009b92:	460b      	mov	r3, r1
 8009b94:	1d38      	adds	r0, r7, #4
 8009b96:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b9a:	e9cd 4500 	strd	r4, r5, [sp]
 8009b9e:	4642      	mov	r2, r8
 8009ba0:	464b      	mov	r3, r9
 8009ba2:	4921      	ldr	r1, [pc, #132]	@ (8009c28 <MOTION_Handle_Sensor+0x1d8>)
 8009ba4:	f013 f832 	bl	801cc0c <siprintf>
      
    MOTION_Server_App_Context.angular_velocity = angular_velocity;
 8009ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009baa:	3310      	adds	r3, #16
 8009bac:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8009bb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8009bb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  }

  if(MOTION_Server_App_Context.hasMag == 1)
 8009bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009bb8:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009bbc:	2b01      	cmp	r3, #1
 8009bbe:	d10c      	bne.n	8009bda <MOTION_Handle_Sensor+0x18a>
  {
    magnetic_field.x = 1;
 8009bc0:	2301      	movs	r3, #1
 8009bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    magnetic_field.y = 1;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	633b      	str	r3, [r7, #48]	@ 0x30
    magnetic_field.z = 1;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	637b      	str	r3, [r7, #52]	@ 0x34
    MOTION_Server_App_Context.magnetic_field = magnetic_field;
 8009bcc:	4b15      	ldr	r3, [pc, #84]	@ (8009c24 <MOTION_Handle_Sensor+0x1d4>)
 8009bce:	331c      	adds	r3, #28
 8009bd0:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8009bd4:	ca07      	ldmia	r2, {r0, r1, r2}
 8009bd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  }

  if(stopPrintValue == 0){   
 8009bda:	4b15      	ldr	r3, [pc, #84]	@ (8009c30 <MOTION_Handle_Sensor+0x1e0>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d11a      	bne.n	8009c18 <MOTION_Handle_Sensor+0x1c8>
    UTIL_LCD_ClearStringLine(2);
 8009be2:	2002      	movs	r0, #2
 8009be4:	f011 fcc0 	bl	801b568 <UTIL_LCD_ClearStringLine>
    UTIL_LCD_ClearStringLine(3);
 8009be8:	2003      	movs	r0, #3
 8009bea:	f011 fcbd 	bl	801b568 <UTIL_LCD_ClearStringLine>
    UTIL_LCD_ClearStringLine(4);
 8009bee:	2004      	movs	r0, #4
 8009bf0:	f011 fcba 	bl	801b568 <UTIL_LCD_ClearStringLine>
       
    UTIL_LCD_DisplayStringAtLine(2,(uint8_t*)"Accelero and Gyro");
 8009bf4:	490f      	ldr	r1, [pc, #60]	@ (8009c34 <MOTION_Handle_Sensor+0x1e4>)
 8009bf6:	2002      	movs	r0, #2
 8009bf8:	f011 fdc8 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
    UTIL_LCD_DisplayStringAtLine(3,(uint8_t*)accValue);
 8009bfc:	f107 0318 	add.w	r3, r7, #24
 8009c00:	4619      	mov	r1, r3
 8009c02:	2003      	movs	r0, #3
 8009c04:	f011 fdc2 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
    UTIL_LCD_DisplayStringAtLine(4,(uint8_t*)gyroValue);
 8009c08:	1d3b      	adds	r3, r7, #4
 8009c0a:	4619      	mov	r1, r3
 8009c0c:	2004      	movs	r0, #4
 8009c0e:	f011 fdbd 	bl	801b78c <UTIL_LCD_DisplayStringAtLine>
      
    BSP_LCD_Refresh(0);
 8009c12:	2000      	movs	r0, #0
 8009c14:	f005 fdba 	bl	800f78c <BSP_LCD_Refresh>
  }
}
 8009c18:	bf00      	nop
 8009c1a:	3768      	adds	r7, #104	@ 0x68
 8009c1c:	46bd      	mov	sp, r7
 8009c1e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009c22:	bf00      	nop
 8009c24:	20000bd0 	.word	0x20000bd0
 8009c28:	08020668 	.word	0x08020668
 8009c2c:	40590000 	.word	0x40590000
 8009c30:	20000bfc 	.word	0x20000bfc
 8009c34:	0802067c 	.word	0x0802067c

08009c38 <MOTION_GetCaps>:
 * @brief  Check the Motion active capabilities and set the ADV data accordingly
 * @param  None
 * @retval None
 */
static void MOTION_GetCaps(void)
{
 8009c38:	b480      	push	{r7}
 8009c3a:	af00      	add	r7, sp, #0
  MOTION_Server_App_Context.hasMag = 0;
 8009c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c3e:	2200      	movs	r2, #0
 8009c40:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  MOTION_Server_App_Context.hasGyro = 1;
 8009c44:	4b1b      	ldr	r3, [pc, #108]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c46:	2201      	movs	r2, #1
 8009c48:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  MOTION_Server_App_Context.hasAcc = 1;
 8009c4c:	4b19      	ldr	r3, [pc, #100]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c4e:	2201      	movs	r2, #1
 8009c50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  /* Update BLE ADV field (Motion) */
  if(MOTION_Server_App_Context.hasAcc)
 8009c54:	4b17      	ldr	r3, [pc, #92]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c56:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00d      	beq.n	8009c7a <MOTION_GetCaps+0x42>
  {
    a_ManufData[5] |= 0x80; /* Acc value */
 8009c5e:	4b16      	ldr	r3, [pc, #88]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c60:	795b      	ldrb	r3, [r3, #5]
 8009c62:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009c66:	b2da      	uxtb	r2, r3
 8009c68:	4b13      	ldr	r3, [pc, #76]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c6a:	715a      	strb	r2, [r3, #5]
    a_ManufData[6] |= 0x04; /* Extended Acc events */
 8009c6c:	4b12      	ldr	r3, [pc, #72]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c6e:	799b      	ldrb	r3, [r3, #6]
 8009c70:	f043 0304 	orr.w	r3, r3, #4
 8009c74:	b2da      	uxtb	r2, r3
 8009c76:	4b10      	ldr	r3, [pc, #64]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c78:	719a      	strb	r2, [r3, #6]
  }
  if(MOTION_Server_App_Context.hasGyro)
 8009c7a:	4b0e      	ldr	r3, [pc, #56]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c7c:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d006      	beq.n	8009c92 <MOTION_GetCaps+0x5a>
  {
    a_ManufData[5] |= 0x40; /* Gyro value */
 8009c84:	4b0c      	ldr	r3, [pc, #48]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c86:	795b      	ldrb	r3, [r3, #5]
 8009c88:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c8c:	b2da      	uxtb	r2, r3
 8009c8e:	4b0a      	ldr	r3, [pc, #40]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c90:	715a      	strb	r2, [r3, #5]
  }
  if(MOTION_Server_App_Context.hasMag)
 8009c92:	4b08      	ldr	r3, [pc, #32]	@ (8009cb4 <MOTION_GetCaps+0x7c>)
 8009c94:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d006      	beq.n	8009caa <MOTION_GetCaps+0x72>
  {
    a_ManufData[5] |= 0x20; /* Mag value */
 8009c9c:	4b06      	ldr	r3, [pc, #24]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009c9e:	795b      	ldrb	r3, [r3, #5]
 8009ca0:	f043 0320 	orr.w	r3, r3, #32
 8009ca4:	b2da      	uxtb	r2, r3
 8009ca6:	4b04      	ldr	r3, [pc, #16]	@ (8009cb8 <MOTION_GetCaps+0x80>)
 8009ca8:	715a      	strb	r2, [r3, #5]
  }
}
 8009caa:	bf00      	nop
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr
 8009cb4:	20000bd0 	.word	0x20000bd0
 8009cb8:	2000044c 	.word	0x2000044c

08009cbc <P2PS_STM_App_Notification>:
static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	2b03      	cmp	r3, #3
 8009cca:	d01a      	beq.n	8009d02 <P2PS_STM_App_Notification+0x46>
 8009ccc:	2b03      	cmp	r3, #3
 8009cce:	dc7b      	bgt.n	8009dc8 <P2PS_STM_App_Notification+0x10c>
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <P2PS_STM_App_Notification+0x1e>
 8009cd4:	2b01      	cmp	r3, #1
 8009cd6:	d00a      	beq.n	8009cee <P2PS_STM_App_Notification+0x32>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */

/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 8009cd8:	e076      	b.n	8009dc8 <P2PS_STM_App_Notification+0x10c>
      P2P_Server_App_Context.Notification_Status = 1;
 8009cda:	4b3f      	ldr	r3, [pc, #252]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009cdc:	2201      	movs	r2, #1
 8009cde:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 8009ce0:	483e      	ldr	r0, [pc, #248]	@ (8009ddc <P2PS_STM_App_Notification+0x120>)
 8009ce2:	f012 ff8b 	bl	801cbfc <puts>
      APP_DBG_MSG(" \n\r");
 8009ce6:	483e      	ldr	r0, [pc, #248]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009ce8:	f012 ff20 	bl	801cb2c <iprintf>
      break;
 8009cec:	e06f      	b.n	8009dce <P2PS_STM_App_Notification+0x112>
      P2P_Server_App_Context.Notification_Status = 0;
 8009cee:	4b3a      	ldr	r3, [pc, #232]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 8009cf4:	483b      	ldr	r0, [pc, #236]	@ (8009de4 <P2PS_STM_App_Notification+0x128>)
 8009cf6:	f012 ff81 	bl	801cbfc <puts>
      APP_DBG_MSG(" \n\r");
 8009cfa:	4839      	ldr	r0, [pc, #228]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009cfc:	f012 ff16 	bl	801cb2c <iprintf>
      break;
 8009d00:	e065      	b.n	8009dce <P2PS_STM_App_Notification+0x112>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	685b      	ldr	r3, [r3, #4]
 8009d06:	781b      	ldrb	r3, [r3, #0]
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d12b      	bne.n	8009d64 <P2PS_STM_App_Notification+0xa8>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	3301      	adds	r3, #1
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d114      	bne.n	8009d42 <P2PS_STM_App_Notification+0x86>
          aPwmLedGsData[PWM_LED_RED] = PWM_LED_GSDATA_OFF;
 8009d18:	4b33      	ldr	r3, [pc, #204]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	701a      	strb	r2, [r3, #0]
          aPwmLedGsData[PWM_LED_GREEN] = PWM_LED_GSDATA_OFF;
 8009d1e:	4b32      	ldr	r3, [pc, #200]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	705a      	strb	r2, [r3, #1]
          aPwmLedGsData[PWM_LED_BLUE] = PWM_LED_GSDATA_7_0;
 8009d24:	4b30      	ldr	r3, [pc, #192]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d26:	2222      	movs	r2, #34	@ 0x22
 8009d28:	709a      	strb	r2, [r3, #2]
          BSP_PWM_LED_On(aPwmLedGsData);
 8009d2a:	482f      	ldr	r0, [pc, #188]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d2c:	f004 fa86 	bl	800e23c <BSP_PWM_LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 ON\n"); 
 8009d30:	482e      	ldr	r0, [pc, #184]	@ (8009dec <P2PS_STM_App_Notification+0x130>)
 8009d32:	f012 ff63 	bl	801cbfc <puts>
          APP_DBG_MSG(" \n\r");
 8009d36:	482a      	ldr	r0, [pc, #168]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009d38:	f012 fef8 	bl	801cb2c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 8009d3c:	4b26      	ldr	r3, [pc, #152]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009d3e:	2201      	movs	r2, #1
 8009d40:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	685b      	ldr	r3, [r3, #4]
 8009d46:	3301      	adds	r3, #1
 8009d48:	781b      	ldrb	r3, [r3, #0]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d10a      	bne.n	8009d64 <P2PS_STM_App_Notification+0xa8>
          LED_Off();
 8009d4e:	f7f7 fbc4 	bl	80014da <LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER  : LED1 OFF\n"); 
 8009d52:	4827      	ldr	r0, [pc, #156]	@ (8009df0 <P2PS_STM_App_Notification+0x134>)
 8009d54:	f012 ff52 	bl	801cbfc <puts>
          APP_DBG_MSG(" \n\r");
 8009d58:	4821      	ldr	r0, [pc, #132]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009d5a:	f012 fee7 	bl	801cb2c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8009d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009d60:	2200      	movs	r2, #0
 8009d62:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	685b      	ldr	r3, [r3, #4]
 8009d68:	781b      	ldrb	r3, [r3, #0]
 8009d6a:	2b01      	cmp	r3, #1
 8009d6c:	d12e      	bne.n	8009dcc <P2PS_STM_App_Notification+0x110>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	685b      	ldr	r3, [r3, #4]
 8009d72:	3301      	adds	r3, #1
 8009d74:	781b      	ldrb	r3, [r3, #0]
 8009d76:	2b01      	cmp	r3, #1
 8009d78:	d114      	bne.n	8009da4 <P2PS_STM_App_Notification+0xe8>
          aPwmLedGsData[PWM_LED_RED] = PWM_LED_GSDATA_OFF;
 8009d7a:	4b1b      	ldr	r3, [pc, #108]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	701a      	strb	r2, [r3, #0]
          aPwmLedGsData[PWM_LED_GREEN] = PWM_LED_GSDATA_OFF;
 8009d80:	4b19      	ldr	r3, [pc, #100]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	705a      	strb	r2, [r3, #1]
          aPwmLedGsData[PWM_LED_BLUE] = PWM_LED_GSDATA_47_0;
 8009d86:	4b18      	ldr	r3, [pc, #96]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d88:	2281      	movs	r2, #129	@ 0x81
 8009d8a:	709a      	strb	r2, [r3, #2]
          LED_On(aPwmLedGsData);
 8009d8c:	4816      	ldr	r0, [pc, #88]	@ (8009de8 <P2PS_STM_App_Notification+0x12c>)
 8009d8e:	f7f7 fb95 	bl	80014bc <LED_On>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 ON\n"); 
 8009d92:	4818      	ldr	r0, [pc, #96]	@ (8009df4 <P2PS_STM_App_Notification+0x138>)
 8009d94:	f012 ff32 	bl	801cbfc <puts>
          APP_DBG_MSG(" \n\r");
 8009d98:	4811      	ldr	r0, [pc, #68]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009d9a:	f012 fec7 	bl	801cb2c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 8009d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009da0:	2201      	movs	r2, #1
 8009da2:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	685b      	ldr	r3, [r3, #4]
 8009da8:	3301      	adds	r3, #1
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d10d      	bne.n	8009dcc <P2PS_STM_App_Notification+0x110>
          LED_Off();
 8009db0:	f7f7 fb93 	bl	80014da <LED_Off>
          APP_DBG_MSG("-- P2P APPLICATION SERVER 1 : LED1 OFF\n"); 
 8009db4:	4810      	ldr	r0, [pc, #64]	@ (8009df8 <P2PS_STM_App_Notification+0x13c>)
 8009db6:	f012 ff21 	bl	801cbfc <puts>
          APP_DBG_MSG(" \n\r");
 8009dba:	4809      	ldr	r0, [pc, #36]	@ (8009de0 <P2PS_STM_App_Notification+0x124>)
 8009dbc:	f012 feb6 	bl	801cb2c <iprintf>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8009dc0:	4b05      	ldr	r3, [pc, #20]	@ (8009dd8 <P2PS_STM_App_Notification+0x11c>)
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	709a      	strb	r2, [r3, #2]
      break;
 8009dc6:	e001      	b.n	8009dcc <P2PS_STM_App_Notification+0x110>
      break;
 8009dc8:	bf00      	nop
 8009dca:	e000      	b.n	8009dce <P2PS_STM_App_Notification+0x112>
      break;
 8009dcc:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8009dce:	bf00      	nop
}
 8009dd0:	3708      	adds	r7, #8
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bd80      	pop	{r7, pc}
 8009dd6:	bf00      	nop
 8009dd8:	20000c00 	.word	0x20000c00
 8009ddc:	08020690 	.word	0x08020690
 8009de0:	080206c4 	.word	0x080206c4
 8009de4:	080206c8 	.word	0x080206c8
 8009de8:	20000c08 	.word	0x20000c08
 8009dec:	080206fc 	.word	0x080206fc
 8009df0:	08020724 	.word	0x08020724
 8009df4:	0802074c 	.word	0x0802074c
 8009df8:	08020774 	.word	0x08020774

08009dfc <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b082      	sub	sp, #8
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d005      	beq.n	8009e18 <P2PS_APP_Notification+0x1c>
 8009e0c:	2b01      	cmp	r3, #1
 8009e0e:	d000      	beq.n	8009e12 <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8009e10:	e003      	b.n	8009e1a <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 8009e12:	f000 f819 	bl	8009e48 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 8009e16:	e000      	b.n	8009e1a <P2PS_APP_Notification+0x1e>
    break;
 8009e18:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 8009e1a:	bf00      	nop
}
 8009e1c:	3708      	adds	r7, #8
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
	...

08009e24 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */
  UTIL_SEQ_RegTask( 1<< CFG_TASK_SW1_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, P2PS_Send_Notification );
 8009e28:	4a05      	ldr	r2, [pc, #20]	@ (8009e40 <P2PS_APP_Init+0x1c>)
 8009e2a:	2100      	movs	r1, #0
 8009e2c:	2010      	movs	r0, #16
 8009e2e:	f012 f81b 	bl	801be68 <UTIL_SEQ_RegTask>

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 8009e32:	4b04      	ldr	r3, [pc, #16]	@ (8009e44 <P2PS_APP_Init+0x20>)
 8009e34:	2200      	movs	r2, #0
 8009e36:	701a      	strb	r2, [r3, #0]
  P2PS_APP_LED_BUTTON_context_Init();
 8009e38:	f000 f806 	bl	8009e48 <P2PS_APP_LED_BUTTON_context_Init>
/* USER CODE END P2PS_APP_Init */
  return;
 8009e3c:	bf00      	nop
}
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	08009e81 	.word	0x08009e81
 8009e44:	20000c00 	.word	0x20000c00

08009e48 <P2PS_APP_LED_BUTTON_context_Init>:

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	af00      	add	r7, sp, #0
  
  LED_Off();
 8009e4c:	f7f7 fb45 	bl	80014da <LED_Off>
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 8009e50:	4b06      	ldr	r3, [pc, #24]	@ (8009e6c <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 8009e52:	2201      	movs	r2, #1
 8009e54:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 8009e56:	4b05      	ldr	r3, [pc, #20]	@ (8009e6c <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 8009e58:	2200      	movs	r2, #0
 8009e5a:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 8009e5c:	4b03      	ldr	r3, [pc, #12]	@ (8009e6c <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8009e62:	4b02      	ldr	r3, [pc, #8]	@ (8009e6c <P2PS_APP_LED_BUTTON_context_Init+0x24>)
 8009e64:	2200      	movs	r2, #0
 8009e66:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x06; /* device6 */
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
#endif  
}
 8009e68:	bf00      	nop
 8009e6a:	bd80      	pop	{r7, pc}
 8009e6c:	20000c00 	.word	0x20000c00

08009e70 <P2PS_APP_SW1_Button_Action>:

void P2PS_APP_SW1_Button_Action(void)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SW1_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 8009e74:	2100      	movs	r1, #0
 8009e76:	2010      	movs	r0, #16
 8009e78:	f012 f818 	bl	801beac <UTIL_SEQ_SetTask>

  return;
 8009e7c:	bf00      	nop
}
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <P2PS_Send_Notification>:
 * LOCAL FUNCTIONS
 *
 *************************************************************/
/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/
void P2PS_Send_Notification(void)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	af00      	add	r7, sp, #0
  if(P2P_Server_App_Context.ButtonControl.ButtonStatus == 0x00){
 8009e84:	4b1d      	ldr	r3, [pc, #116]	@ (8009efc <P2PS_Send_Notification+0x7c>)
 8009e86:	791b      	ldrb	r3, [r3, #4]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d111      	bne.n	8009eb0 <P2PS_Send_Notification+0x30>
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x01;
 8009e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8009efc <P2PS_Send_Notification+0x7c>)
 8009e8e:	2201      	movs	r2, #1
 8009e90:	711a      	strb	r2, [r3, #4]
    UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)"BUTTON-1 STATUS: 1", LEFT_MODE);
 8009e92:	f011 fb3d 	bl	801b510 <UTIL_LCD_GetFont>
 8009e96:	4603      	mov	r3, r0
 8009e98:	88db      	ldrh	r3, [r3, #6]
 8009e9a:	005b      	lsls	r3, r3, #1
 8009e9c:	4619      	mov	r1, r3
 8009e9e:	2303      	movs	r3, #3
 8009ea0:	4a17      	ldr	r2, [pc, #92]	@ (8009f00 <P2PS_Send_Notification+0x80>)
 8009ea2:	2000      	movs	r0, #0
 8009ea4:	f011 fbc4 	bl	801b630 <UTIL_LCD_DisplayStringAt>
    BSP_LCD_Refresh(0);
 8009ea8:	2000      	movs	r0, #0
 8009eaa:	f005 fc6f 	bl	800f78c <BSP_LCD_Refresh>
 8009eae:	e010      	b.n	8009ed2 <P2PS_Send_Notification+0x52>
  } 
  else {
    P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 8009eb0:	4b12      	ldr	r3, [pc, #72]	@ (8009efc <P2PS_Send_Notification+0x7c>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	711a      	strb	r2, [r3, #4]
    UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)"BUTTON-1 STATUS: 0", LEFT_MODE);
 8009eb6:	f011 fb2b 	bl	801b510 <UTIL_LCD_GetFont>
 8009eba:	4603      	mov	r3, r0
 8009ebc:	88db      	ldrh	r3, [r3, #6]
 8009ebe:	005b      	lsls	r3, r3, #1
 8009ec0:	4619      	mov	r1, r3
 8009ec2:	2303      	movs	r3, #3
 8009ec4:	4a0f      	ldr	r2, [pc, #60]	@ (8009f04 <P2PS_Send_Notification+0x84>)
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	f011 fbb2 	bl	801b630 <UTIL_LCD_DisplayStringAt>
    BSP_LCD_Refresh(0);
 8009ecc:	2000      	movs	r0, #0
 8009ece:	f005 fc5d 	bl	800f78c <BSP_LCD_Refresh>
  }
  
  if(P2P_Server_App_Context.Notification_Status){ 
 8009ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8009efc <P2PS_Send_Notification+0x7c>)
 8009ed4:	781b      	ldrb	r3, [r3, #0]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d00b      	beq.n	8009ef2 <P2PS_Send_Notification+0x72>
    APP_DBG_MSG("-- P2P APPLICATION SERVER  : INFORM CLIENT BUTTON 1 PUSHED \n ");
 8009eda:	480b      	ldr	r0, [pc, #44]	@ (8009f08 <P2PS_Send_Notification+0x88>)
 8009edc:	f012 fe26 	bl	801cb2c <iprintf>
    APP_DBG_MSG(" \n\r");
 8009ee0:	480a      	ldr	r0, [pc, #40]	@ (8009f0c <P2PS_Send_Notification+0x8c>)
 8009ee2:	f012 fe23 	bl	801cb2c <iprintf>
    P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, (uint8_t *)&P2P_Server_App_Context.ButtonControl);
 8009ee6:	490a      	ldr	r1, [pc, #40]	@ (8009f10 <P2PS_Send_Notification+0x90>)
 8009ee8:	f64f 6042 	movw	r0, #65090	@ 0xfe42
 8009eec:	f00f ffee 	bl	8019ecc <P2PS_STM_App_Update_Char>
  } else {
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
  }

  return;
 8009ef0:	e003      	b.n	8009efa <P2PS_Send_Notification+0x7a>
    APP_DBG_MSG("-- P2P APPLICATION SERVER : CAN'T INFORM CLIENT -  NOTIFICATION DISABLED\n "); 
 8009ef2:	4808      	ldr	r0, [pc, #32]	@ (8009f14 <P2PS_Send_Notification+0x94>)
 8009ef4:	f012 fe1a 	bl	801cb2c <iprintf>
  return;
 8009ef8:	bf00      	nop
}
 8009efa:	bd80      	pop	{r7, pc}
 8009efc:	20000c00 	.word	0x20000c00
 8009f00:	0802079c 	.word	0x0802079c
 8009f04:	080207b0 	.word	0x080207b0
 8009f08:	080207c4 	.word	0x080207c4
 8009f0c:	080206c4 	.word	0x080206c4
 8009f10:	20000c03 	.word	0x20000c03
 8009f14:	08020804 	.word	0x08020804

08009f18 <aci_gatt_allow_read>:
 *          parameter is the connection-oriented channel index)
 * @return Value indicating success or error code.
 */
__STATIC_INLINE
tBleStatus aci_gatt_allow_read( uint16_t Connection_Handle )
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b082      	sub	sp, #8
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	4603      	mov	r3, r0
 8009f20:	80fb      	strh	r3, [r7, #6]
  return aci_gatt_permit_read( Connection_Handle, 0, 0, 0 );
 8009f22:	88f8      	ldrh	r0, [r7, #6]
 8009f24:	2300      	movs	r3, #0
 8009f26:	2200      	movs	r2, #0
 8009f28:	2100      	movs	r1, #0
 8009f2a:	f00f f93f 	bl	80191ac <aci_gatt_permit_read>
 8009f2e:	4603      	mov	r3, r0
}
 8009f30:	4618      	mov	r0, r3
 8009f32:	3708      	adds	r7, #8
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <Motenv_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Motenv_Event_Handler(void *Event)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b08c      	sub	sp, #48	@ 0x30
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  aci_gatt_read_permit_req_event_rp0 *read_permit_req;
  MOTENV_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 8009f40:	2300      	movs	r3, #0
 8009f42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	3301      	adds	r3, #1
 8009f4a:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 8009f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	2bff      	cmp	r3, #255	@ 0xff
 8009f52:	d175      	bne.n	800a040 <Motenv_Event_Handler+0x108>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8009f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f56:	3302      	adds	r3, #2
 8009f58:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 8009f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f5c:	881b      	ldrh	r3, [r3, #0]
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	f640 4201 	movw	r2, #3073	@ 0xc01
 8009f64:	4293      	cmp	r3, r2
 8009f66:	d01d      	beq.n	8009fa4 <Motenv_Event_Handler+0x6c>
 8009f68:	f640 4214 	movw	r2, #3092	@ 0xc14
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	d163      	bne.n	800a038 <Motenv_Event_Handler+0x100>
      {
        /* Handle Read request from GATT Client */
        case ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE:
        {
          read_permit_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 8009f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f72:	3302      	adds	r3, #2
 8009f74:	623b      	str	r3, [r7, #32]
          /* Env char */
          if(read_permit_req->Attribute_Handle == (aMotenvContext.HWEnvCharHdle + 1U))
 8009f76:	6a3b      	ldr	r3, [r7, #32]
 8009f78:	885b      	ldrh	r3, [r3, #2]
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	4b34      	ldr	r3, [pc, #208]	@ (800a050 <Motenv_Event_Handler+0x118>)
 8009f80:	889b      	ldrh	r3, [r3, #4]
 8009f82:	3301      	adds	r3, #1
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d106      	bne.n	8009f96 <Motenv_Event_Handler+0x5e>
          {
            /**
            * Notify to application
            */
            BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ ENV CHAR INFO RECEIVED\n");
            Notification.Motenv_Evt_Opcode = HW_ENV_READ_EVT;
 8009f88:	2304      	movs	r3, #4
 8009f8a:	733b      	strb	r3, [r7, #12]
            MOTENV_STM_App_Notification(&Notification);
 8009f8c:	f107 030c 	add.w	r3, r7, #12
 8009f90:	4618      	mov	r0, r3
 8009f92:	f7ff fb9d 	bl	80096d0 <MOTENV_STM_App_Notification>
          }
          else
          {
            /* do nothing */
          }
          (void)aci_gatt_allow_read(read_permit_req->Connection_Handle);
 8009f96:	6a3b      	ldr	r3, [r7, #32]
 8009f98:	881b      	ldrh	r3, [r3, #0]
 8009f9a:	b29b      	uxth	r3, r3
 8009f9c:	4618      	mov	r0, r3
 8009f9e:	f7ff ffbb 	bl	8009f18 <aci_gatt_allow_read>
          break;
 8009fa2:	e04c      	b.n	800a03e <Motenv_Event_Handler+0x106>
        }

        /* Handle Write request or Notification enabling from GATT Client */
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          read_permit_req = (aci_gatt_read_permit_req_event_rp0*)blecore_evt->data;
 8009fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa6:	3302      	adds	r3, #2
 8009fa8:	623b      	str	r3, [r7, #32]
          
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	3302      	adds	r3, #2
 8009fae:	61fb      	str	r3, [r7, #28]
          /* Env char */
          if(attribute_modified->Attr_Handle == (aMotenvContext.HWEnvCharHdle + 2U))
 8009fb0:	69fb      	ldr	r3, [r7, #28]
 8009fb2:	885b      	ldrh	r3, [r3, #2]
 8009fb4:	b29b      	uxth	r3, r3
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	4b25      	ldr	r3, [pc, #148]	@ (800a050 <Motenv_Event_Handler+0x118>)
 8009fba:	889b      	ldrh	r3, [r3, #4]
 8009fbc:	3302      	adds	r3, #2
 8009fbe:	429a      	cmp	r2, r3
 8009fc0:	d118      	bne.n	8009ff4 <Motenv_Event_Handler+0xbc>
          {
            /**
            * Descriptor handle
            */
            return_value = SVCCTL_EvtAckFlowEnable;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            /**
            * Notify to application
            */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8009fc8:	69fb      	ldr	r3, [r7, #28]
 8009fca:	7a1b      	ldrb	r3, [r3, #8]
 8009fcc:	f003 0301 	and.w	r3, r3, #1
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d007      	beq.n	8009fe4 <Motenv_Event_Handler+0xac>
            {
              Notification.Motenv_Evt_Opcode = HW_ENV_NOTIFY_ENABLED_EVT;
 8009fd4:	2302      	movs	r3, #2
 8009fd6:	733b      	strb	r3, [r7, #12]
              MOTENV_STM_App_Notification(&Notification);
 8009fd8:	f107 030c 	add.w	r3, r7, #12
 8009fdc:	4618      	mov	r0, r3
 8009fde:	f7ff fb77 	bl	80096d0 <MOTENV_STM_App_Notification>

          else
          {
            /* do nothing */
          }
          break;
 8009fe2:	e02b      	b.n	800a03c <Motenv_Event_Handler+0x104>
              Notification.Motenv_Evt_Opcode = HW_ENV_NOTIFY_DISABLED_EVT;
 8009fe4:	2303      	movs	r3, #3
 8009fe6:	733b      	strb	r3, [r7, #12]
              MOTENV_STM_App_Notification(&Notification);
 8009fe8:	f107 030c 	add.w	r3, r7, #12
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7ff fb6f 	bl	80096d0 <MOTENV_STM_App_Notification>
          break;
 8009ff2:	e023      	b.n	800a03c <Motenv_Event_Handler+0x104>
          else if(attribute_modified->Attr_Handle == (aMotenvContext.HWMotionCharHdle + 2U))
 8009ff4:	69fb      	ldr	r3, [r7, #28]
 8009ff6:	885b      	ldrh	r3, [r3, #2]
 8009ff8:	b29b      	uxth	r3, r3
 8009ffa:	461a      	mov	r2, r3
 8009ffc:	4b14      	ldr	r3, [pc, #80]	@ (800a050 <Motenv_Event_Handler+0x118>)
 8009ffe:	885b      	ldrh	r3, [r3, #2]
 800a000:	3302      	adds	r3, #2
 800a002:	429a      	cmp	r2, r3
 800a004:	d11a      	bne.n	800a03c <Motenv_Event_Handler+0x104>
            return_value = SVCCTL_EvtAckFlowEnable;
 800a006:	2301      	movs	r3, #1
 800a008:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	7a1b      	ldrb	r3, [r3, #8]
 800a010:	f003 0301 	and.w	r3, r3, #1
 800a014:	2b00      	cmp	r3, #0
 800a016:	d007      	beq.n	800a028 <Motenv_Event_Handler+0xf0>
              Notification.Motenv_Evt_Opcode = HW_MOTION_NOTIFY_ENABLED_EVT;
 800a018:	2300      	movs	r3, #0
 800a01a:	733b      	strb	r3, [r7, #12]
              MOTENV_STM_App_Notification(&Notification);
 800a01c:	f107 030c 	add.w	r3, r7, #12
 800a020:	4618      	mov	r0, r3
 800a022:	f7ff fb55 	bl	80096d0 <MOTENV_STM_App_Notification>
          break;
 800a026:	e009      	b.n	800a03c <Motenv_Event_Handler+0x104>
              Notification.Motenv_Evt_Opcode = HW_MOTION_NOTIFY_DISABLED_EVT;
 800a028:	2301      	movs	r3, #1
 800a02a:	733b      	strb	r3, [r7, #12]
              MOTENV_STM_App_Notification(&Notification);
 800a02c:	f107 030c 	add.w	r3, r7, #12
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff fb4d 	bl	80096d0 <MOTENV_STM_App_Notification>
          break;
 800a036:	e001      	b.n	800a03c <Motenv_Event_Handler+0x104>
       }

        default:
          break;
 800a038:	bf00      	nop
 800a03a:	e002      	b.n	800a042 <Motenv_Event_Handler+0x10a>
          break;
 800a03c:	bf00      	nop
      }
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800a03e:	e000      	b.n	800a042 <Motenv_Event_Handler+0x10a>
    }

    default:
      break;
 800a040:	bf00      	nop
  }

  return(return_value);
 800a042:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end Motenv_Event_Handler */
 800a046:	4618      	mov	r0, r3
 800a048:	3730      	adds	r7, #48	@ 0x30
 800a04a:	46bd      	mov	sp, r7
 800a04c:	bd80      	pop	{r7, pc}
 800a04e:	bf00      	nop
 800a050:	20000c0c 	.word	0x20000c0c

0800a054 <MOTENV_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void MOTENV_STM_Init(void)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b08a      	sub	sp, #40	@ 0x28
 800a058:	af06      	add	r7, sp, #24
  Char_UUID_t uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(Motenv_Event_Handler);
 800a05a:	484a      	ldr	r0, [pc, #296]	@ (800a184 <MOTENV_STM_Init+0x130>)
 800a05c:	f010 fee4 	bl	801ae28 <SVCCTL_RegisterSvcHandler>
  
  /**
   *   Add HW Service
   */
  COPY_HW_SERVICE_UUID(uuid16.Char_UUID_128);
 800a060:	231b      	movs	r3, #27
 800a062:	703b      	strb	r3, [r7, #0]
 800a064:	23c5      	movs	r3, #197	@ 0xc5
 800a066:	707b      	strb	r3, [r7, #1]
 800a068:	23d5      	movs	r3, #213	@ 0xd5
 800a06a:	70bb      	strb	r3, [r7, #2]
 800a06c:	23a5      	movs	r3, #165	@ 0xa5
 800a06e:	70fb      	strb	r3, [r7, #3]
 800a070:	2302      	movs	r3, #2
 800a072:	713b      	strb	r3, [r7, #4]
 800a074:	2300      	movs	r3, #0
 800a076:	717b      	strb	r3, [r7, #5]
 800a078:	23b4      	movs	r3, #180	@ 0xb4
 800a07a:	71bb      	strb	r3, [r7, #6]
 800a07c:	239a      	movs	r3, #154	@ 0x9a
 800a07e:	71fb      	strb	r3, [r7, #7]
 800a080:	23e1      	movs	r3, #225	@ 0xe1
 800a082:	723b      	strb	r3, [r7, #8]
 800a084:	2311      	movs	r3, #17
 800a086:	727b      	strb	r3, [r7, #9]
 800a088:	2301      	movs	r3, #1
 800a08a:	72bb      	strb	r3, [r7, #10]
 800a08c:	2300      	movs	r3, #0
 800a08e:	72fb      	strb	r3, [r7, #11]
 800a090:	2300      	movs	r3, #0
 800a092:	733b      	strb	r3, [r7, #12]
 800a094:	2300      	movs	r3, #0
 800a096:	737b      	strb	r3, [r7, #13]
 800a098:	2300      	movs	r3, #0
 800a09a:	73bb      	strb	r3, [r7, #14]
 800a09c:	2300      	movs	r3, #0
 800a09e:	73fb      	strb	r3, [r7, #15]
  (void)aci_gatt_add_service(UUID_TYPE_128,
 800a0a0:	4639      	mov	r1, r7
 800a0a2:	4b39      	ldr	r3, [pc, #228]	@ (800a188 <MOTENV_STM_Init+0x134>)
 800a0a4:	9300      	str	r3, [sp, #0]
 800a0a6:	230a      	movs	r3, #10
 800a0a8:	2201      	movs	r2, #1
 800a0aa:	2002      	movs	r0, #2
 800a0ac:	f00e fda2 	bl	8018bf4 <aci_gatt_add_service>
                             1+(3*HW_CHAR_NUMBER), /*Max_Attribute_Records*/
                             &(aMotenvContext.HWSvcHdle));
  /**
   *   Add Motion Characteristic for HW Service
   */
  COPY_HW_MOTION_CHAR_UUID(uuid16.Char_UUID_128);
 800a0b0:	231b      	movs	r3, #27
 800a0b2:	703b      	strb	r3, [r7, #0]
 800a0b4:	23c5      	movs	r3, #197	@ 0xc5
 800a0b6:	707b      	strb	r3, [r7, #1]
 800a0b8:	23d5      	movs	r3, #213	@ 0xd5
 800a0ba:	70bb      	strb	r3, [r7, #2]
 800a0bc:	23a5      	movs	r3, #165	@ 0xa5
 800a0be:	70fb      	strb	r3, [r7, #3]
 800a0c0:	2302      	movs	r3, #2
 800a0c2:	713b      	strb	r3, [r7, #4]
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	717b      	strb	r3, [r7, #5]
 800a0c8:	2336      	movs	r3, #54	@ 0x36
 800a0ca:	71bb      	strb	r3, [r7, #6]
 800a0cc:	23ac      	movs	r3, #172	@ 0xac
 800a0ce:	71fb      	strb	r3, [r7, #7]
 800a0d0:	23e1      	movs	r3, #225	@ 0xe1
 800a0d2:	723b      	strb	r3, [r7, #8]
 800a0d4:	2311      	movs	r3, #17
 800a0d6:	727b      	strb	r3, [r7, #9]
 800a0d8:	2301      	movs	r3, #1
 800a0da:	72bb      	strb	r3, [r7, #10]
 800a0dc:	2300      	movs	r3, #0
 800a0de:	72fb      	strb	r3, [r7, #11]
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	733b      	strb	r3, [r7, #12]
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	737b      	strb	r3, [r7, #13]
 800a0e8:	23c0      	movs	r3, #192	@ 0xc0
 800a0ea:	73bb      	strb	r3, [r7, #14]
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	73fb      	strb	r3, [r7, #15]
  (void)aci_gatt_add_char(aMotenvContext.HWSvcHdle,
 800a0f0:	4b25      	ldr	r3, [pc, #148]	@ (800a188 <MOTENV_STM_Init+0x134>)
 800a0f2:	8818      	ldrh	r0, [r3, #0]
 800a0f4:	463a      	mov	r2, r7
 800a0f6:	4b25      	ldr	r3, [pc, #148]	@ (800a18c <MOTENV_STM_Init+0x138>)
 800a0f8:	9305      	str	r3, [sp, #20]
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	9304      	str	r3, [sp, #16]
 800a0fe:	2310      	movs	r3, #16
 800a100:	9303      	str	r3, [sp, #12]
 800a102:	2304      	movs	r3, #4
 800a104:	9302      	str	r3, [sp, #8]
 800a106:	2300      	movs	r3, #0
 800a108:	9301      	str	r3, [sp, #4]
 800a10a:	2310      	movs	r3, #16
 800a10c:	9300      	str	r3, [sp, #0]
 800a10e:	230e      	movs	r3, #14
 800a110:	2102      	movs	r1, #2
 800a112:	f00e fe45 	bl	8018da0 <aci_gatt_add_char>
                          &(aMotenvContext.HWMotionCharHdle));

    /**
     *   Add Env Characteristic for HW Service
     */
    COPY_HW_ENV_CHAR_UUID(uuid16.Char_UUID_128);
 800a116:	231b      	movs	r3, #27
 800a118:	703b      	strb	r3, [r7, #0]
 800a11a:	23c5      	movs	r3, #197	@ 0xc5
 800a11c:	707b      	strb	r3, [r7, #1]
 800a11e:	23d5      	movs	r3, #213	@ 0xd5
 800a120:	70bb      	strb	r3, [r7, #2]
 800a122:	23a5      	movs	r3, #165	@ 0xa5
 800a124:	70fb      	strb	r3, [r7, #3]
 800a126:	2302      	movs	r3, #2
 800a128:	713b      	strb	r3, [r7, #4]
 800a12a:	2300      	movs	r3, #0
 800a12c:	717b      	strb	r3, [r7, #5]
 800a12e:	2336      	movs	r3, #54	@ 0x36
 800a130:	71bb      	strb	r3, [r7, #6]
 800a132:	23ac      	movs	r3, #172	@ 0xac
 800a134:	71fb      	strb	r3, [r7, #7]
 800a136:	23e1      	movs	r3, #225	@ 0xe1
 800a138:	723b      	strb	r3, [r7, #8]
 800a13a:	2311      	movs	r3, #17
 800a13c:	727b      	strb	r3, [r7, #9]
 800a13e:	2301      	movs	r3, #1
 800a140:	72bb      	strb	r3, [r7, #10]
 800a142:	2300      	movs	r3, #0
 800a144:	72fb      	strb	r3, [r7, #11]
 800a146:	2300      	movs	r3, #0
 800a148:	733b      	strb	r3, [r7, #12]
 800a14a:	2300      	movs	r3, #0
 800a14c:	737b      	strb	r3, [r7, #13]
 800a14e:	2304      	movs	r3, #4
 800a150:	73bb      	strb	r3, [r7, #14]
 800a152:	2300      	movs	r3, #0
 800a154:	73fb      	strb	r3, [r7, #15]
    (void)aci_gatt_add_char(aMotenvContext.HWSvcHdle,
 800a156:	4b0c      	ldr	r3, [pc, #48]	@ (800a188 <MOTENV_STM_Init+0x134>)
 800a158:	8818      	ldrh	r0, [r3, #0]
 800a15a:	463a      	mov	r2, r7
 800a15c:	4b0c      	ldr	r3, [pc, #48]	@ (800a190 <MOTENV_STM_Init+0x13c>)
 800a15e:	9305      	str	r3, [sp, #20]
 800a160:	2300      	movs	r3, #0
 800a162:	9304      	str	r3, [sp, #16]
 800a164:	2310      	movs	r3, #16
 800a166:	9303      	str	r3, [sp, #12]
 800a168:	2304      	movs	r3, #4
 800a16a:	9302      	str	r3, [sp, #8]
 800a16c:	2300      	movs	r3, #0
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	2312      	movs	r3, #18
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	2304      	movs	r3, #4
 800a176:	2102      	movs	r1, #2
 800a178:	f00e fe12 	bl	8018da0 <aci_gatt_add_char>
                            GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                            16, /* encryKeySize */
                            0, /* isVariable: 1 */
                            &(aMotenvContext.HWEnvCharHdle));

  return;
 800a17c:	bf00      	nop
} /* end MOTENV_STM_Init */
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	08009f39 	.word	0x08009f39
 800a188:	20000c0c 	.word	0x20000c0c
 800a18c:	20000c0e 	.word	0x20000c0e
 800a190:	20000c10 	.word	0x20000c10

0800a194 <MOTENV_STM_App_Update_Char>:
 * @param  payloadLen: Length of the char value to be notified
 * @param  pPayload: Char value to be notified
 * @retval BLE status
 */
tBleStatus MOTENV_STM_App_Update_Char(uint16_t UUID, uint8_t payloadLen, uint8_t *pPayload) 
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b086      	sub	sp, #24
 800a198:	af02      	add	r7, sp, #8
 800a19a:	4603      	mov	r3, r0
 800a19c:	603a      	str	r2, [r7, #0]
 800a19e:	80fb      	strh	r3, [r7, #6]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	717b      	strb	r3, [r7, #5]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 800a1a4:	2392      	movs	r3, #146	@ 0x92
 800a1a6:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 800a1a8:	88fb      	ldrh	r3, [r7, #6]
 800a1aa:	f5b3 5fe8 	cmp.w	r3, #7424	@ 0x1d00
 800a1ae:	d003      	beq.n	800a1b8 <MOTENV_STM_App_Update_Char+0x24>
 800a1b0:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800a1b4:	d00e      	beq.n	800a1d4 <MOTENV_STM_App_Update_Char+0x40>
                                         pPayload);

      break;

    default:
      break;
 800a1b6:	e01b      	b.n	800a1f0 <MOTENV_STM_App_Update_Char+0x5c>
     result = aci_gatt_update_char_value(aMotenvContext.HWSvcHdle,
 800a1b8:	4b10      	ldr	r3, [pc, #64]	@ (800a1fc <MOTENV_STM_App_Update_Char+0x68>)
 800a1ba:	8818      	ldrh	r0, [r3, #0]
 800a1bc:	4b0f      	ldr	r3, [pc, #60]	@ (800a1fc <MOTENV_STM_App_Update_Char+0x68>)
 800a1be:	8899      	ldrh	r1, [r3, #4]
 800a1c0:	797a      	ldrb	r2, [r7, #5]
 800a1c2:	683b      	ldr	r3, [r7, #0]
 800a1c4:	9300      	str	r3, [sp, #0]
 800a1c6:	4613      	mov	r3, r2
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	f00e fef1 	bl	8018fb0 <aci_gatt_update_char_value>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a1d2:	e00d      	b.n	800a1f0 <MOTENV_STM_App_Update_Char+0x5c>
     result = aci_gatt_update_char_value(aMotenvContext.HWSvcHdle,
 800a1d4:	4b09      	ldr	r3, [pc, #36]	@ (800a1fc <MOTENV_STM_App_Update_Char+0x68>)
 800a1d6:	8818      	ldrh	r0, [r3, #0]
 800a1d8:	4b08      	ldr	r3, [pc, #32]	@ (800a1fc <MOTENV_STM_App_Update_Char+0x68>)
 800a1da:	8859      	ldrh	r1, [r3, #2]
 800a1dc:	797a      	ldrb	r2, [r7, #5]
 800a1de:	683b      	ldr	r3, [r7, #0]
 800a1e0:	9300      	str	r3, [sp, #0]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	f00e fee3 	bl	8018fb0 <aci_gatt_update_char_value>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	73fb      	strb	r3, [r7, #15]
      break;
 800a1ee:	bf00      	nop
  }

  return result;
 800a1f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3710      	adds	r7, #16
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}
 800a1fa:	bf00      	nop
 800a1fc:	20000c0c 	.word	0x20000c0c

0800a200 <LL_PWR_EnableBootC2>:
{
 800a200:	b480      	push	{r7}
 800a202:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800a204:	4b05      	ldr	r3, [pc, #20]	@ (800a21c <LL_PWR_EnableBootC2+0x1c>)
 800a206:	68db      	ldr	r3, [r3, #12]
 800a208:	4a04      	ldr	r2, [pc, #16]	@ (800a21c <LL_PWR_EnableBootC2+0x1c>)
 800a20a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a20e:	60d3      	str	r3, [r2, #12]
}
 800a210:	bf00      	nop
 800a212:	46bd      	mov	sp, r7
 800a214:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a218:	4770      	bx	lr
 800a21a:	bf00      	nop
 800a21c:	58000400 	.word	0x58000400

0800a220 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800a220:	b480      	push	{r7}
 800a222:	b083      	sub	sp, #12
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800a228:	4b06      	ldr	r3, [pc, #24]	@ (800a244 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800a22a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800a22e:	4905      	ldr	r1, [pc, #20]	@ (800a244 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	4313      	orrs	r3, r2
 800a234:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800a238:	bf00      	nop
 800a23a:	370c      	adds	r7, #12
 800a23c:	46bd      	mov	sp, r7
 800a23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a242:	4770      	bx	lr
 800a244:	58000800 	.word	0x58000800

0800a248 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800a250:	4b05      	ldr	r3, [pc, #20]	@ (800a268 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a252:	6a1a      	ldr	r2, [r3, #32]
 800a254:	4904      	ldr	r1, [pc, #16]	@ (800a268 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	4313      	orrs	r3, r2
 800a25a:	620b      	str	r3, [r1, #32]
}
 800a25c:	bf00      	nop
 800a25e:	370c      	adds	r7, #12
 800a260:	46bd      	mov	sp, r7
 800a262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a266:	4770      	bx	lr
 800a268:	58000800 	.word	0x58000800

0800a26c <LL_AHB3_GRP1_EnableClock>:
{
 800a26c:	b480      	push	{r7}
 800a26e:	b085      	sub	sp, #20
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800a274:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a278:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a27a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	4313      	orrs	r3, r2
 800a282:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800a284:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a288:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	4013      	ands	r3, r2
 800a28e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a290:	68fb      	ldr	r3, [r7, #12]
}
 800a292:	bf00      	nop
 800a294:	3714      	adds	r7, #20
 800a296:	46bd      	mov	sp, r7
 800a298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a29c:	4770      	bx	lr

0800a29e <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800a29e:	b480      	push	{r7}
 800a2a0:	b085      	sub	sp, #20
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800a2a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2aa:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800a2ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	4313      	orrs	r3, r2
 800a2b6:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800a2ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a2be:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	4013      	ands	r3, r2
 800a2c6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
}
 800a2ca:	bf00      	nop
 800a2cc:	3714      	adds	r7, #20
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr

0800a2d6 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800a2d6:	b480      	push	{r7}
 800a2d8:	b083      	sub	sp, #12
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	601a      	str	r2, [r3, #0]
}
 800a2ea:	bf00      	nop
 800a2ec:	370c      	adds	r7, #12
 800a2ee:	46bd      	mov	sp, r7
 800a2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f4:	4770      	bx	lr

0800a2f6 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800a2f6:	b480      	push	{r7}
 800a2f8:	b083      	sub	sp, #12
 800a2fa:	af00      	add	r7, sp, #0
 800a2fc:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f043 0201 	orr.w	r2, r3, #1
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	601a      	str	r2, [r3, #0]
}
 800a30a:	bf00      	nop
 800a30c:	370c      	adds	r7, #12
 800a30e:	46bd      	mov	sp, r7
 800a310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a314:	4770      	bx	lr

0800a316 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800a316:	b480      	push	{r7}
 800a318:	b083      	sub	sp, #12
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
 800a31e:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	685a      	ldr	r2, [r3, #4]
 800a324:	683b      	ldr	r3, [r7, #0]
 800a326:	041b      	lsls	r3, r3, #16
 800a328:	43db      	mvns	r3, r3
 800a32a:	401a      	ands	r2, r3
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	605a      	str	r2, [r3, #4]
}
 800a330:	bf00      	nop
 800a332:	370c      	adds	r7, #12
 800a334:	46bd      	mov	sp, r7
 800a336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a33a:	4770      	bx	lr

0800a33c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800a33c:	b480      	push	{r7}
 800a33e:	b083      	sub	sp, #12
 800a340:	af00      	add	r7, sp, #0
 800a342:	6078      	str	r0, [r7, #4]
 800a344:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	685a      	ldr	r2, [r3, #4]
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	041b      	lsls	r3, r3, #16
 800a34e:	431a      	orrs	r2, r3
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	605a      	str	r2, [r3, #4]
}
 800a354:	bf00      	nop
 800a356:	370c      	adds	r7, #12
 800a358:	46bd      	mov	sp, r7
 800a35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35e:	4770      	bx	lr

0800a360 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800a360:	b480      	push	{r7}
 800a362:	b083      	sub	sp, #12
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685a      	ldr	r2, [r3, #4]
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	43db      	mvns	r3, r3
 800a372:	401a      	ands	r2, r3
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	605a      	str	r2, [r3, #4]
}
 800a378:	bf00      	nop
 800a37a:	370c      	adds	r7, #12
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800a384:	b480      	push	{r7}
 800a386:	b083      	sub	sp, #12
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	683a      	ldr	r2, [r7, #0]
 800a392:	609a      	str	r2, [r3, #8]
}
 800a394:	bf00      	nop
 800a396:	370c      	adds	r7, #12
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr

0800a3a0 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800a3a0:	b480      	push	{r7}
 800a3a2:	b083      	sub	sp, #12
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	041a      	lsls	r2, r3, #16
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	609a      	str	r2, [r3, #8]
}
 800a3b2:	bf00      	nop
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr

0800a3be <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800a3be:	b480      	push	{r7}
 800a3c0:	b083      	sub	sp, #12
 800a3c2:	af00      	add	r7, sp, #0
 800a3c4:	6078      	str	r0, [r7, #4]
 800a3c6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	68da      	ldr	r2, [r3, #12]
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	4013      	ands	r3, r2
 800a3d0:	683a      	ldr	r2, [r7, #0]
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d101      	bne.n	800a3da <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800a3d6:	2301      	movs	r3, #1
 800a3d8:	e000      	b.n	800a3dc <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800a3da:	2300      	movs	r3, #0
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	370c      	adds	r7, #12
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e6:	4770      	bx	lr

0800a3e8 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800a3e8:	b480      	push	{r7}
 800a3ea:	b083      	sub	sp, #12
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
 800a3f0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	69da      	ldr	r2, [r3, #28]
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	4013      	ands	r3, r2
 800a3fa:	683a      	ldr	r2, [r7, #0]
 800a3fc:	429a      	cmp	r2, r3
 800a3fe:	d101      	bne.n	800a404 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800a400:	2301      	movs	r3, #1
 800a402:	e000      	b.n	800a406 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800a404:	2300      	movs	r3, #0
}
 800a406:	4618      	mov	r0, r3
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr
	...

0800a414 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800a414:	b580      	push	{r7, lr}
 800a416:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800a418:	2102      	movs	r1, #2
 800a41a:	4818      	ldr	r0, [pc, #96]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a41c:	f7ff ffe4 	bl	800a3e8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800a420:	4603      	mov	r3, r0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d008      	beq.n	800a438 <HW_IPCC_Rx_Handler+0x24>
 800a426:	4b15      	ldr	r3, [pc, #84]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	f003 0302 	and.w	r3, r3, #2
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d102      	bne.n	800a438 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800a432:	f000 f925 	bl	800a680 <HW_IPCC_SYS_EvtHandler>
 800a436:	e01e      	b.n	800a476 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800a438:	2101      	movs	r1, #1
 800a43a:	4810      	ldr	r0, [pc, #64]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a43c:	f7ff ffd4 	bl	800a3e8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800a440:	4603      	mov	r3, r0
 800a442:	2b00      	cmp	r3, #0
 800a444:	d008      	beq.n	800a458 <HW_IPCC_Rx_Handler+0x44>
 800a446:	4b0d      	ldr	r3, [pc, #52]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a448:	685b      	ldr	r3, [r3, #4]
 800a44a:	f003 0301 	and.w	r3, r3, #1
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d102      	bne.n	800a458 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800a452:	f000 f899 	bl	800a588 <HW_IPCC_BLE_EvtHandler>
 800a456:	e00e      	b.n	800a476 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800a458:	2108      	movs	r1, #8
 800a45a:	4808      	ldr	r0, [pc, #32]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a45c:	f7ff ffc4 	bl	800a3e8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800a460:	4603      	mov	r3, r0
 800a462:	2b00      	cmp	r3, #0
 800a464:	d008      	beq.n	800a478 <HW_IPCC_Rx_Handler+0x64>
 800a466:	4b05      	ldr	r3, [pc, #20]	@ (800a47c <HW_IPCC_Rx_Handler+0x68>)
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	f003 0308 	and.w	r3, r3, #8
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d102      	bne.n	800a478 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800a472:	f000 f97d 	bl	800a770 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800a476:	bf00      	nop
 800a478:	bf00      	nop
}
 800a47a:	bd80      	pop	{r7, pc}
 800a47c:	58000c00 	.word	0x58000c00

0800a480 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800a484:	2102      	movs	r1, #2
 800a486:	4818      	ldr	r0, [pc, #96]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a488:	f7ff ff99 	bl	800a3be <LL_C1_IPCC_IsActiveFlag_CHx>
 800a48c:	4603      	mov	r3, r0
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d108      	bne.n	800a4a4 <HW_IPCC_Tx_Handler+0x24>
 800a492:	4b15      	ldr	r3, [pc, #84]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a494:	685b      	ldr	r3, [r3, #4]
 800a496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d102      	bne.n	800a4a4 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800a49e:	f000 f8d3 	bl	800a648 <HW_IPCC_SYS_CmdEvtHandler>
 800a4a2:	e01e      	b.n	800a4e2 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800a4a4:	2108      	movs	r1, #8
 800a4a6:	4810      	ldr	r0, [pc, #64]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a4a8:	f7ff ff89 	bl	800a3be <LL_C1_IPCC_IsActiveFlag_CHx>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d108      	bne.n	800a4c4 <HW_IPCC_Tx_Handler+0x44>
 800a4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a4b4:	685b      	ldr	r3, [r3, #4]
 800a4b6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d102      	bne.n	800a4c4 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800a4be:	f000 f919 	bl	800a6f4 <HW_IPCC_MM_FreeBufHandler>
 800a4c2:	e00e      	b.n	800a4e2 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800a4c4:	2120      	movs	r1, #32
 800a4c6:	4808      	ldr	r0, [pc, #32]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a4c8:	f7ff ff79 	bl	800a3be <LL_C1_IPCC_IsActiveFlag_CHx>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d108      	bne.n	800a4e4 <HW_IPCC_Tx_Handler+0x64>
 800a4d2:	4b05      	ldr	r3, [pc, #20]	@ (800a4e8 <HW_IPCC_Tx_Handler+0x68>)
 800a4d4:	685b      	ldr	r3, [r3, #4]
 800a4d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d102      	bne.n	800a4e4 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800a4de:	f000 f85f 	bl	800a5a0 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800a4e2:	bf00      	nop
 800a4e4:	bf00      	nop
}
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	58000c00 	.word	0x58000c00

0800a4ec <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800a4f0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800a4f4:	f7ff fed3 	bl	800a29e <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800a4f8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a4fc:	f7ff fea4 	bl	800a248 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800a500:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800a504:	f7ff fe8c 	bl	800a220 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800a508:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800a50a:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800a50c:	f7ff fe78 	bl	800a200 <LL_PWR_EnableBootC2>

  return;
 800a510:	bf00      	nop
}
 800a512:	bd80      	pop	{r7, pc}

0800a514 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800a514:	b580      	push	{r7, lr}
 800a516:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800a518:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800a51c:	f7ff fea6 	bl	800a26c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800a520:	4806      	ldr	r0, [pc, #24]	@ (800a53c <HW_IPCC_Init+0x28>)
 800a522:	f7ff fee8 	bl	800a2f6 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800a526:	4805      	ldr	r0, [pc, #20]	@ (800a53c <HW_IPCC_Init+0x28>)
 800a528:	f7ff fed5 	bl	800a2d6 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800a52c:	202c      	movs	r0, #44	@ 0x2c
 800a52e:	f006 f886 	bl	801063e <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800a532:	202d      	movs	r0, #45	@ 0x2d
 800a534:	f006 f883 	bl	801063e <HAL_NVIC_EnableIRQ>

  return;
 800a538:	bf00      	nop
}
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	58000c00 	.word	0x58000c00

0800a540 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a546:	f3ef 8310 	mrs	r3, PRIMASK
 800a54a:	607b      	str	r3, [r7, #4]
  return(result);
 800a54c:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a54e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a550:	b672      	cpsid	i
}
 800a552:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800a554:	2101      	movs	r1, #1
 800a556:	4806      	ldr	r0, [pc, #24]	@ (800a570 <HW_IPCC_BLE_Init+0x30>)
 800a558:	f7ff ff02 	bl	800a360 <LL_C1_IPCC_EnableReceiveChannel>
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	f383 8810 	msr	PRIMASK, r3
}
 800a566:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800a568:	bf00      	nop
}
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	58000c00 	.word	0x58000c00

0800a574 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800a574:	b580      	push	{r7, lr}
 800a576:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800a578:	2101      	movs	r1, #1
 800a57a:	4802      	ldr	r0, [pc, #8]	@ (800a584 <HW_IPCC_BLE_SendCmd+0x10>)
 800a57c:	f7ff ff10 	bl	800a3a0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800a580:	bf00      	nop
}
 800a582:	bd80      	pop	{r7, pc}
 800a584:	58000c00 	.word	0x58000c00

0800a588 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800a58c:	f010 fd4a 	bl	801b024 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800a590:	2101      	movs	r1, #1
 800a592:	4802      	ldr	r0, [pc, #8]	@ (800a59c <HW_IPCC_BLE_EvtHandler+0x14>)
 800a594:	f7ff fef6 	bl	800a384 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800a598:	bf00      	nop
}
 800a59a:	bd80      	pop	{r7, pc}
 800a59c:	58000c00 	.word	0x58000c00

0800a5a0 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5a6:	f3ef 8310 	mrs	r3, PRIMASK
 800a5aa:	607b      	str	r3, [r7, #4]
  return(result);
 800a5ac:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a5ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a5b0:	b672      	cpsid	i
}
 800a5b2:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800a5b4:	2120      	movs	r1, #32
 800a5b6:	4807      	ldr	r0, [pc, #28]	@ (800a5d4 <HW_IPCC_BLE_AclDataEvtHandler+0x34>)
 800a5b8:	f7ff fec0 	bl	800a33c <LL_C1_IPCC_DisableTransmitChannel>
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	f383 8810 	msr	PRIMASK, r3
}
 800a5c6:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_BLE_AclDataAckNot();
 800a5c8:	f010 fd5c 	bl	801b084 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800a5cc:	bf00      	nop
}
 800a5ce:	3710      	adds	r7, #16
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	58000c00 	.word	0x58000c00

0800a5d8 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b084      	sub	sp, #16
 800a5dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5de:	f3ef 8310 	mrs	r3, PRIMASK
 800a5e2:	607b      	str	r3, [r7, #4]
  return(result);
 800a5e4:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a5e6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a5e8:	b672      	cpsid	i
}
 800a5ea:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800a5ec:	2102      	movs	r1, #2
 800a5ee:	4806      	ldr	r0, [pc, #24]	@ (800a608 <HW_IPCC_SYS_Init+0x30>)
 800a5f0:	f7ff feb6 	bl	800a360 <LL_C1_IPCC_EnableReceiveChannel>
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	f383 8810 	msr	PRIMASK, r3
}
 800a5fe:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800a600:	bf00      	nop
}
 800a602:	3710      	adds	r7, #16
 800a604:	46bd      	mov	sp, r7
 800a606:	bd80      	pop	{r7, pc}
 800a608:	58000c00 	.word	0x58000c00

0800a60c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800a60c:	b580      	push	{r7, lr}
 800a60e:	b084      	sub	sp, #16
 800a610:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800a612:	2102      	movs	r1, #2
 800a614:	480b      	ldr	r0, [pc, #44]	@ (800a644 <HW_IPCC_SYS_SendCmd+0x38>)
 800a616:	f7ff fec3 	bl	800a3a0 <LL_C1_IPCC_SetFlag_CHx>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a61a:	f3ef 8310 	mrs	r3, PRIMASK
 800a61e:	607b      	str	r3, [r7, #4]
  return(result);
 800a620:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a622:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a624:	b672      	cpsid	i
}
 800a626:	bf00      	nop
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800a628:	2102      	movs	r1, #2
 800a62a:	4806      	ldr	r0, [pc, #24]	@ (800a644 <HW_IPCC_SYS_SendCmd+0x38>)
 800a62c:	f7ff fe73 	bl	800a316 <LL_C1_IPCC_EnableTransmitChannel>
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	f383 8810 	msr	PRIMASK, r3
}
 800a63a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800a63c:	bf00      	nop
}
 800a63e:	3710      	adds	r7, #16
 800a640:	46bd      	mov	sp, r7
 800a642:	bd80      	pop	{r7, pc}
 800a644:	58000c00 	.word	0x58000c00

0800a648 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b084      	sub	sp, #16
 800a64c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a64e:	f3ef 8310 	mrs	r3, PRIMASK
 800a652:	607b      	str	r3, [r7, #4]
  return(result);
 800a654:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a656:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a658:	b672      	cpsid	i
}
 800a65a:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800a65c:	2102      	movs	r1, #2
 800a65e:	4807      	ldr	r0, [pc, #28]	@ (800a67c <HW_IPCC_SYS_CmdEvtHandler+0x34>)
 800a660:	f7ff fe6c 	bl	800a33c <LL_C1_IPCC_DisableTransmitChannel>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a668:	68bb      	ldr	r3, [r7, #8]
 800a66a:	f383 8810 	msr	PRIMASK, r3
}
 800a66e:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  HW_IPCC_SYS_CmdEvtNot();
 800a670:	f010 fd5c 	bl	801b12c <HW_IPCC_SYS_CmdEvtNot>

  return;
 800a674:	bf00      	nop
}
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}
 800a67c:	58000c00 	.word	0x58000c00

0800a680 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800a680:	b580      	push	{r7, lr}
 800a682:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800a684:	f010 fd68 	bl	801b158 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800a688:	2102      	movs	r1, #2
 800a68a:	4802      	ldr	r0, [pc, #8]	@ (800a694 <HW_IPCC_SYS_EvtHandler+0x14>)
 800a68c:	f7ff fe7a 	bl	800a384 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800a690:	bf00      	nop
}
 800a692:	bd80      	pop	{r7, pc}
 800a694:	58000c00 	.word	0x58000c00

0800a698 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b086      	sub	sp, #24
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800a6a0:	2108      	movs	r1, #8
 800a6a2:	4812      	ldr	r0, [pc, #72]	@ (800a6ec <HW_IPCC_MM_SendFreeBuf+0x54>)
 800a6a4:	f7ff fe8b 	bl	800a3be <LL_C1_IPCC_IsActiveFlag_CHx>
 800a6a8:	4603      	mov	r3, r0
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d013      	beq.n	800a6d6 <HW_IPCC_MM_SendFreeBuf+0x3e>
  {
    FreeBufCb = cb;
 800a6ae:	4a10      	ldr	r2, [pc, #64]	@ (800a6f0 <HW_IPCC_MM_SendFreeBuf+0x58>)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6b4:	f3ef 8310 	mrs	r3, PRIMASK
 800a6b8:	60fb      	str	r3, [r7, #12]
  return(result);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
    UTILS_ENTER_CRITICAL_SECTION();
 800a6bc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a6be:	b672      	cpsid	i
}
 800a6c0:	bf00      	nop
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800a6c2:	2108      	movs	r1, #8
 800a6c4:	4809      	ldr	r0, [pc, #36]	@ (800a6ec <HW_IPCC_MM_SendFreeBuf+0x54>)
 800a6c6:	f7ff fe26 	bl	800a316 <LL_C1_IPCC_EnableTransmitChannel>
 800a6ca:	697b      	ldr	r3, [r7, #20]
 800a6cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a6ce:	693b      	ldr	r3, [r7, #16]
 800a6d0:	f383 8810 	msr	PRIMASK, r3
}
 800a6d4:	e005      	b.n	800a6e2 <HW_IPCC_MM_SendFreeBuf+0x4a>
    UTILS_EXIT_CRITICAL_SECTION();
  }
  else
  {
    cb();
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	4798      	blx	r3

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800a6da:	2108      	movs	r1, #8
 800a6dc:	4803      	ldr	r0, [pc, #12]	@ (800a6ec <HW_IPCC_MM_SendFreeBuf+0x54>)
 800a6de:	f7ff fe5f 	bl	800a3a0 <LL_C1_IPCC_SetFlag_CHx>
  }

  return;
 800a6e2:	bf00      	nop
}
 800a6e4:	3718      	adds	r7, #24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}
 800a6ea:	bf00      	nop
 800a6ec:	58000c00 	.word	0x58000c00
 800a6f0:	20000c14 	.word	0x20000c14

0800a6f4 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800a6f4:	b580      	push	{r7, lr}
 800a6f6:	b084      	sub	sp, #16
 800a6f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6fa:	f3ef 8310 	mrs	r3, PRIMASK
 800a6fe:	607b      	str	r3, [r7, #4]
  return(result);
 800a700:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a702:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a704:	b672      	cpsid	i
}
 800a706:	bf00      	nop
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800a708:	2108      	movs	r1, #8
 800a70a:	480a      	ldr	r0, [pc, #40]	@ (800a734 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800a70c:	f7ff fe16 	bl	800a33c <LL_C1_IPCC_DisableTransmitChannel>
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	f383 8810 	msr	PRIMASK, r3
}
 800a71a:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  FreeBufCb();
 800a71c:	4b06      	ldr	r3, [pc, #24]	@ (800a738 <HW_IPCC_MM_FreeBufHandler+0x44>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800a722:	2108      	movs	r1, #8
 800a724:	4803      	ldr	r0, [pc, #12]	@ (800a734 <HW_IPCC_MM_FreeBufHandler+0x40>)
 800a726:	f7ff fe3b 	bl	800a3a0 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800a72a:	bf00      	nop
}
 800a72c:	3710      	adds	r7, #16
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
 800a732:	bf00      	nop
 800a734:	58000c00 	.word	0x58000c00
 800a738:	20000c14 	.word	0x20000c14

0800a73c <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a742:	f3ef 8310 	mrs	r3, PRIMASK
 800a746:	607b      	str	r3, [r7, #4]
  return(result);
 800a748:	687b      	ldr	r3, [r7, #4]
  UTILS_ENTER_CRITICAL_SECTION();
 800a74a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800a74c:	b672      	cpsid	i
}
 800a74e:	bf00      	nop
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800a750:	2108      	movs	r1, #8
 800a752:	4806      	ldr	r0, [pc, #24]	@ (800a76c <HW_IPCC_TRACES_Init+0x30>)
 800a754:	f7ff fe04 	bl	800a360 <LL_C1_IPCC_EnableReceiveChannel>
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	f383 8810 	msr	PRIMASK, r3
}
 800a762:	bf00      	nop
  UTILS_EXIT_CRITICAL_SECTION();

  return;
 800a764:	bf00      	nop
}
 800a766:	3710      	adds	r7, #16
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}
 800a76c:	58000c00 	.word	0x58000c00

0800a770 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800a770:	b580      	push	{r7, lr}
 800a772:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800a774:	f010 fd98 	bl	801b2a8 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800a778:	2108      	movs	r1, #8
 800a77a:	4802      	ldr	r0, [pc, #8]	@ (800a784 <HW_IPCC_TRACES_EvtHandler+0x14>)
 800a77c:	f7ff fe02 	bl	800a384 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800a780:	bf00      	nop
}
 800a782:	bd80      	pop	{r7, pc}
 800a784:	58000c00 	.word	0x58000c00

0800a788 <ISM330DHCX_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_RegisterBusIO(ISM330DHCX_Object_t *pObj, ISM330DHCX_IO_t *pIO)
{
 800a788:	b580      	push	{r7, lr}
 800a78a:	b084      	sub	sp, #16
 800a78c:	af00      	add	r7, sp, #0
 800a78e:	6078      	str	r0, [r7, #4]
 800a790:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800a792:	2300      	movs	r3, #0
 800a794:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d103      	bne.n	800a7a4 <ISM330DHCX_RegisterBusIO+0x1c>
  {
    ret = ISM330DHCX_ERROR;
 800a79c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7a0:	60fb      	str	r3, [r7, #12]
 800a7a2:	e051      	b.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800a7a4:	683b      	ldr	r3, [r7, #0]
 800a7a6:	681a      	ldr	r2, [r3, #0]
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	689a      	ldr	r2, [r3, #8]
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	7b1a      	ldrb	r2, [r3, #12]
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	691a      	ldr	r2, [r3, #16]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	695a      	ldr	r2, [r3, #20]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800a7d4:	683b      	ldr	r3, [r7, #0]
 800a7d6:	699a      	ldr	r2, [r3, #24]
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	4a1d      	ldr	r2, [pc, #116]	@ (800a854 <ISM330DHCX_RegisterBusIO+0xcc>)
 800a7e0:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a1c      	ldr	r2, [pc, #112]	@ (800a858 <ISM330DHCX_RegisterBusIO+0xd0>)
 800a7e6:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	69da      	ldr	r2, [r3, #28]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d103      	bne.n	800a806 <ISM330DHCX_RegisterBusIO+0x7e>
    {
      ret = ISM330DHCX_ERROR;
 800a7fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a802:	60fb      	str	r3, [r7, #12]
 800a804:	e020      	b.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != ISM330DHCX_OK)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	4798      	blx	r3
 800a80c:	4603      	mov	r3, r0
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d003      	beq.n	800a81a <ISM330DHCX_RegisterBusIO+0x92>
    {
      ret = ISM330DHCX_ERROR;
 800a812:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a816:	60fb      	str	r3, [r7, #12]
 800a818:	e016      	b.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == ISM330DHCX_SPI_3WIRES_BUS) /* SPI 3-Wires */
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	689b      	ldr	r3, [r3, #8]
 800a81e:	2b02      	cmp	r3, #2
 800a820:	d112      	bne.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d10d      	bne.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 800a82c:	230c      	movs	r3, #12
 800a82e:	72fb      	strb	r3, [r7, #11]

          if (ISM330DHCX_Write_Reg(pObj, ISM330DHCX_CTRL3_C, data) != ISM330DHCX_OK)
 800a830:	7afb      	ldrb	r3, [r7, #11]
 800a832:	461a      	mov	r2, r3
 800a834:	2112      	movs	r1, #18
 800a836:	6878      	ldr	r0, [r7, #4]
 800a838:	f000 fd88 	bl	800b34c <ISM330DHCX_Write_Reg>
 800a83c:	4603      	mov	r3, r0
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d002      	beq.n	800a848 <ISM330DHCX_RegisterBusIO+0xc0>
          {
            ret = ISM330DHCX_ERROR;
 800a842:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a846:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 800a848:	68fb      	ldr	r3, [r7, #12]
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3710      	adds	r7, #16
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	0800b809 	.word	0x0800b809
 800a858:	0800b83f 	.word	0x0800b83f

0800a85c <ISM330DHCX_Init>:
  * @brief  Initialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Init(ISM330DHCX_Object_t *pObj)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b082      	sub	sp, #8
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
  /* Set DEVICE_CONF bit */
  if (ism330dhcx_device_conf_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	3320      	adds	r3, #32
 800a868:	2101      	movs	r1, #1
 800a86a:	4618      	mov	r0, r3
 800a86c:	f001 fd6c 	bl	800c348 <ism330dhcx_device_conf_set>
 800a870:	4603      	mov	r3, r0
 800a872:	2b00      	cmp	r3, #0
 800a874:	d002      	beq.n	800a87c <ISM330DHCX_Init+0x20>
  {
    return ISM330DHCX_ERROR;
 800a876:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a87a:	e082      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Set main memory bank */
  if (ISM330DHCX_Set_Mem_Bank(pObj, (uint8_t)ISM330DHCX_USER_BANK) != ISM330DHCX_OK)
 800a87c:	2100      	movs	r1, #0
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f000 fd7f 	bl	800b382 <ISM330DHCX_Set_Mem_Bank>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d002      	beq.n	800a890 <ISM330DHCX_Init+0x34>
  {
    return ISM330DHCX_ERROR;
 800a88a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a88e:	e078      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	3320      	adds	r3, #32
 800a894:	2101      	movs	r1, #1
 800a896:	4618      	mov	r0, r3
 800a898:	f001 fdd9 	bl	800c44e <ism330dhcx_auto_increment_set>
 800a89c:	4603      	mov	r3, r0
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d002      	beq.n	800a8a8 <ISM330DHCX_Init+0x4c>
  {
    return ISM330DHCX_ERROR;
 800a8a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a8a6:	e06c      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* SW reset */
  if (ism330dhcx_reset_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	3320      	adds	r3, #32
 800a8ac:	2101      	movs	r1, #1
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	f001 fda7 	bl	800c402 <ism330dhcx_reset_set>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d002      	beq.n	800a8c0 <ISM330DHCX_Init+0x64>
  {
    return ISM330DHCX_ERROR;
 800a8ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a8be:	e060      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Enable register address automatically incremented during a multiple byte
     access with a serial interface. */
  if (ism330dhcx_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	3320      	adds	r3, #32
 800a8c4:	2101      	movs	r1, #1
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f001 fdc1 	bl	800c44e <ism330dhcx_auto_increment_set>
 800a8cc:	4603      	mov	r3, r0
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d002      	beq.n	800a8d8 <ISM330DHCX_Init+0x7c>
  {
    return ISM330DHCX_ERROR;
 800a8d2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a8d6:	e054      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Enable BDU */
  if (ism330dhcx_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != ISM330DHCX_OK)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	3320      	adds	r3, #32
 800a8dc:	2101      	movs	r1, #1
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f001 fc7c 	bl	800c1dc <ism330dhcx_block_data_update_set>
 800a8e4:	4603      	mov	r3, r0
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d002      	beq.n	800a8f0 <ISM330DHCX_Init+0x94>
  {
    return ISM330DHCX_ERROR;
 800a8ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a8ee:	e048      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* FIFO mode selection */
  if (ism330dhcx_fifo_mode_set(&(pObj->Ctx), ISM330DHCX_BYPASS_MODE) != ISM330DHCX_OK)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	3320      	adds	r3, #32
 800a8f4:	2100      	movs	r1, #0
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f001 fdcf 	bl	800c49a <ism330dhcx_fifo_mode_set>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d002      	beq.n	800a908 <ISM330DHCX_Init+0xac>
  {
    return ISM330DHCX_ERROR;
 800a902:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a906:	e03c      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Select default output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_104Hz;
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	2204      	movs	r2, #4
 800a90c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	3320      	adds	r3, #32
 800a914:	2100      	movs	r1, #0
 800a916:	4618      	mov	r0, r3
 800a918:	f001 f846 	bl	800b9a8 <ism330dhcx_xl_data_rate_set>
 800a91c:	4603      	mov	r3, r0
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d002      	beq.n	800a928 <ISM330DHCX_Init+0xcc>
  {
    return ISM330DHCX_ERROR;
 800a922:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a926:	e02c      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Full scale selection. */
  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), ISM330DHCX_2g) != ISM330DHCX_OK)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	3320      	adds	r3, #32
 800a92c:	2100      	movs	r1, #0
 800a92e:	4618      	mov	r0, r3
 800a930:	f000 ffdc 	bl	800b8ec <ism330dhcx_xl_full_scale_set>
 800a934:	4603      	mov	r3, r0
 800a936:	2b00      	cmp	r3, #0
 800a938:	d002      	beq.n	800a940 <ISM330DHCX_Init+0xe4>
  {
    return ISM330DHCX_ERROR;
 800a93a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a93e:	e020      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = ISM330DHCX_GY_ODR_104Hz;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2204      	movs	r2, #4
 800a944:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	3320      	adds	r3, #32
 800a94c:	2100      	movs	r1, #0
 800a94e:	4618      	mov	r0, r3
 800a950:	f001 fa76 	bl	800be40 <ism330dhcx_gy_data_rate_set>
 800a954:	4603      	mov	r3, r0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d002      	beq.n	800a960 <ISM330DHCX_Init+0x104>
  {
    return ISM330DHCX_ERROR;
 800a95a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a95e:	e010      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  /* Full scale selection. */
  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), ISM330DHCX_2000dps) != ISM330DHCX_OK)
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	3320      	adds	r3, #32
 800a964:	210c      	movs	r1, #12
 800a966:	4618      	mov	r0, r3
 800a968:	f001 f9f2 	bl	800bd50 <ism330dhcx_gy_full_scale_set>
 800a96c:	4603      	mov	r3, r0
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d002      	beq.n	800a978 <ISM330DHCX_Init+0x11c>
  {
    return ISM330DHCX_ERROR;
 800a972:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a976:	e004      	b.n	800a982 <ISM330DHCX_Init+0x126>
  }

  pObj->is_initialized = 1;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2201      	movs	r2, #1
 800a97c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return ISM330DHCX_OK;
 800a980:	2300      	movs	r3, #0
}
 800a982:	4618      	mov	r0, r3
 800a984:	3708      	adds	r7, #8
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}

0800a98a <ISM330DHCX_DeInit>:
  * @brief  Deinitialize the ISM330DHCX sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_DeInit(ISM330DHCX_Object_t *pObj)
{
 800a98a:	b580      	push	{r7, lr}
 800a98c:	b082      	sub	sp, #8
 800a98e:	af00      	add	r7, sp, #0
 800a990:	6078      	str	r0, [r7, #4]
  /* Disable the component */
  if (ISM330DHCX_ACC_Disable(pObj) != ISM330DHCX_OK)
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f888 	bl	800aaa8 <ISM330DHCX_ACC_Disable>
 800a998:	4603      	mov	r3, r0
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d002      	beq.n	800a9a4 <ISM330DHCX_DeInit+0x1a>
  {
    return ISM330DHCX_ERROR;
 800a99e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a9a2:	e015      	b.n	800a9d0 <ISM330DHCX_DeInit+0x46>
  }

  if (ISM330DHCX_GYRO_Disable(pObj) != ISM330DHCX_OK)
 800a9a4:	6878      	ldr	r0, [r7, #4]
 800a9a6:	f000 fa9a 	bl	800aede <ISM330DHCX_GYRO_Disable>
 800a9aa:	4603      	mov	r3, r0
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d002      	beq.n	800a9b6 <ISM330DHCX_DeInit+0x2c>
  {
    return ISM330DHCX_ERROR;
 800a9b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a9b4:	e00c      	b.n	800a9d0 <ISM330DHCX_DeInit+0x46>
  }

  /* Reset output data rate. */
  pObj->acc_odr = ISM330DHCX_XL_ODR_OFF;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
  pObj->gyro_odr = ISM330DHCX_GY_ODR_OFF;
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  pObj->is_initialized = 0;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return ISM330DHCX_OK;
 800a9ce:	2300      	movs	r3, #0
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3708      	adds	r7, #8
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <ISM330DHCX_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ReadID(ISM330DHCX_Object_t *pObj, uint8_t *Id)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b082      	sub	sp, #8
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  if (ism330dhcx_device_id_get(&(pObj->Ctx), Id) != ISM330DHCX_OK)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	3320      	adds	r3, #32
 800a9e6:	6839      	ldr	r1, [r7, #0]
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	f001 fcf9 	bl	800c3e0 <ism330dhcx_device_id_get>
 800a9ee:	4603      	mov	r3, r0
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d002      	beq.n	800a9fa <ISM330DHCX_ReadID+0x22>
  {
    return ISM330DHCX_ERROR;
 800a9f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a9f8:	e000      	b.n	800a9fc <ISM330DHCX_ReadID+0x24>
  }

  return ISM330DHCX_OK;
 800a9fa:	2300      	movs	r3, #0
}
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	3708      	adds	r7, #8
 800aa00:	46bd      	mov	sp, r7
 800aa02:	bd80      	pop	{r7, pc}

0800aa04 <ISM330DHCX_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to ISM330DHCX sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GetCapabilities(ISM330DHCX_Object_t *pObj, ISM330DHCX_Capabilities_t *Capabilities)
{
 800aa04:	b480      	push	{r7}
 800aa06:	b083      	sub	sp, #12
 800aa08:	af00      	add	r7, sp, #0
 800aa0a:	6078      	str	r0, [r7, #4]
 800aa0c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Acc          = 1;
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	2201      	movs	r2, #1
 800aa12:	701a      	strb	r2, [r3, #0]
  Capabilities->Gyro         = 1;
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	2201      	movs	r2, #1
 800aa18:	705a      	strb	r2, [r3, #1]
  Capabilities->Magneto      = 0;
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	2200      	movs	r2, #0
 800aa1e:	709a      	strb	r2, [r3, #2]
  Capabilities->LowPower     = 0;
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	2200      	movs	r2, #0
 800aa24:	70da      	strb	r2, [r3, #3]
  Capabilities->GyroMaxFS    = 4000;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800aa2c:	605a      	str	r2, [r3, #4]
  Capabilities->AccMaxFS     = 16;
 800aa2e:	683b      	ldr	r3, [r7, #0]
 800aa30:	2210      	movs	r2, #16
 800aa32:	609a      	str	r2, [r3, #8]
  Capabilities->MagMaxFS     = 0;
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	2200      	movs	r2, #0
 800aa38:	60da      	str	r2, [r3, #12]
  Capabilities->GyroMaxOdr   = 6667.0f;
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	4a07      	ldr	r2, [pc, #28]	@ (800aa5c <ISM330DHCX_GetCapabilities+0x58>)
 800aa3e:	611a      	str	r2, [r3, #16]
  Capabilities->AccMaxOdr    = 6667.0f;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	4a06      	ldr	r2, [pc, #24]	@ (800aa5c <ISM330DHCX_GetCapabilities+0x58>)
 800aa44:	615a      	str	r2, [r3, #20]
  Capabilities->MagMaxOdr    = 0.0f;
 800aa46:	683b      	ldr	r3, [r7, #0]
 800aa48:	f04f 0200 	mov.w	r2, #0
 800aa4c:	619a      	str	r2, [r3, #24]
  return ISM330DHCX_OK;
 800aa4e:	2300      	movs	r3, #0
}
 800aa50:	4618      	mov	r0, r3
 800aa52:	370c      	adds	r7, #12
 800aa54:	46bd      	mov	sp, r7
 800aa56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5a:	4770      	bx	lr
 800aa5c:	45d05800 	.word	0x45d05800

0800aa60 <ISM330DHCX_ACC_Enable>:
  * @brief  Enable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Enable(ISM330DHCX_Object_t *pObj)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b082      	sub	sp, #8
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800aa6e:	2b01      	cmp	r3, #1
 800aa70:	d101      	bne.n	800aa76 <ISM330DHCX_ACC_Enable+0x16>
  {
    return ISM330DHCX_OK;
 800aa72:	2300      	movs	r3, #0
 800aa74:	e014      	b.n	800aaa0 <ISM330DHCX_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != ISM330DHCX_OK)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f103 0220 	add.w	r2, r3, #32
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800aa82:	4619      	mov	r1, r3
 800aa84:	4610      	mov	r0, r2
 800aa86:	f000 ff8f 	bl	800b9a8 <ism330dhcx_xl_data_rate_set>
 800aa8a:	4603      	mov	r3, r0
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d002      	beq.n	800aa96 <ISM330DHCX_ACC_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 800aa90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aa94:	e004      	b.n	800aaa0 <ISM330DHCX_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	2201      	movs	r2, #1
 800aa9a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return ISM330DHCX_OK;
 800aa9e:	2300      	movs	r3, #0
}
 800aaa0:	4618      	mov	r0, r3
 800aaa2:	3708      	adds	r7, #8
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}

0800aaa8 <ISM330DHCX_ACC_Disable>:
  * @brief  Disable the ISM330DHCX accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_Disable(ISM330DHCX_Object_t *pObj)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->acc_is_enabled == 0U)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800aab6:	2b00      	cmp	r3, #0
 800aab8:	d101      	bne.n	800aabe <ISM330DHCX_ACC_Disable+0x16>
  {
    return ISM330DHCX_OK;
 800aaba:	2300      	movs	r3, #0
 800aabc:	e01f      	b.n	800aafe <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &pObj->acc_odr) != ISM330DHCX_OK)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	f103 0220 	add.w	r2, r3, #32
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	3333      	adds	r3, #51	@ 0x33
 800aac8:	4619      	mov	r1, r3
 800aaca:	4610      	mov	r0, r2
 800aacc:	f001 f8d8 	bl	800bc80 <ism330dhcx_xl_data_rate_get>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d002      	beq.n	800aadc <ISM330DHCX_ACC_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 800aad6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aada:	e010      	b.n	800aafe <ISM330DHCX_ACC_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), ISM330DHCX_XL_ODR_OFF) != ISM330DHCX_OK)
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	3320      	adds	r3, #32
 800aae0:	2100      	movs	r1, #0
 800aae2:	4618      	mov	r0, r3
 800aae4:	f000 ff60 	bl	800b9a8 <ism330dhcx_xl_data_rate_set>
 800aae8:	4603      	mov	r3, r0
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d002      	beq.n	800aaf4 <ISM330DHCX_ACC_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 800aaee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aaf2:	e004      	b.n	800aafe <ISM330DHCX_ACC_Disable+0x56>
  }

  pObj->acc_is_enabled = 0;
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return ISM330DHCX_OK;
 800aafc:	2300      	movs	r3, #0
}
 800aafe:	4618      	mov	r0, r3
 800ab00:	3708      	adds	r7, #8
 800ab02:	46bd      	mov	sp, r7
 800ab04:	bd80      	pop	{r7, pc}
	...

0800ab08 <ISM330DHCX_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 800ab08:	b580      	push	{r7, lr}
 800ab0a:	b084      	sub	sp, #16
 800ab0c:	af00      	add	r7, sp, #0
 800ab0e:	6078      	str	r0, [r7, #4]
 800ab10:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800ab12:	2300      	movs	r3, #0
 800ab14:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	3320      	adds	r3, #32
 800ab1a:	f107 020b 	add.w	r2, r7, #11
 800ab1e:	4611      	mov	r1, r2
 800ab20:	4618      	mov	r0, r3
 800ab22:	f000 ff09 	bl	800b938 <ism330dhcx_xl_full_scale_get>
 800ab26:	4603      	mov	r3, r0
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d002      	beq.n	800ab32 <ISM330DHCX_ACC_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 800ab2c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab30:	e023      	b.n	800ab7a <ISM330DHCX_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 800ab32:	7afb      	ldrb	r3, [r7, #11]
 800ab34:	2b03      	cmp	r3, #3
 800ab36:	d81b      	bhi.n	800ab70 <ISM330DHCX_ACC_GetSensitivity+0x68>
 800ab38:	a201      	add	r2, pc, #4	@ (adr r2, 800ab40 <ISM330DHCX_ACC_GetSensitivity+0x38>)
 800ab3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab3e:	bf00      	nop
 800ab40:	0800ab51 	.word	0x0800ab51
 800ab44:	0800ab69 	.word	0x0800ab69
 800ab48:	0800ab59 	.word	0x0800ab59
 800ab4c:	0800ab61 	.word	0x0800ab61
  {
    case ISM330DHCX_2g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_2G;
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	4a0c      	ldr	r2, [pc, #48]	@ (800ab84 <ISM330DHCX_ACC_GetSensitivity+0x7c>)
 800ab54:	601a      	str	r2, [r3, #0]
      break;
 800ab56:	e00f      	b.n	800ab78 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_4g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_4G;
 800ab58:	683b      	ldr	r3, [r7, #0]
 800ab5a:	4a0b      	ldr	r2, [pc, #44]	@ (800ab88 <ISM330DHCX_ACC_GetSensitivity+0x80>)
 800ab5c:	601a      	str	r2, [r3, #0]
      break;
 800ab5e:	e00b      	b.n	800ab78 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_8g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_8G;
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	4a0a      	ldr	r2, [pc, #40]	@ (800ab8c <ISM330DHCX_ACC_GetSensitivity+0x84>)
 800ab64:	601a      	str	r2, [r3, #0]
      break;
 800ab66:	e007      	b.n	800ab78 <ISM330DHCX_ACC_GetSensitivity+0x70>

    case ISM330DHCX_16g:
      *Sensitivity = ISM330DHCX_ACC_SENSITIVITY_FS_16G;
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	4a09      	ldr	r2, [pc, #36]	@ (800ab90 <ISM330DHCX_ACC_GetSensitivity+0x88>)
 800ab6c:	601a      	str	r2, [r3, #0]
      break;
 800ab6e:	e003      	b.n	800ab78 <ISM330DHCX_ACC_GetSensitivity+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 800ab70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ab74:	60fb      	str	r3, [r7, #12]
      break;
 800ab76:	bf00      	nop
  }

  return ret;
 800ab78:	68fb      	ldr	r3, [r7, #12]
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	3710      	adds	r7, #16
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	bd80      	pop	{r7, pc}
 800ab82:	bf00      	nop
 800ab84:	3d79db23 	.word	0x3d79db23
 800ab88:	3df9db23 	.word	0x3df9db23
 800ab8c:	3e79db23 	.word	0x3e79db23
 800ab90:	3ef9db23 	.word	0x3ef9db23

0800ab94 <ISM330DHCX_ACC_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
 800ab9c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800ab9e:	2300      	movs	r3, #0
 800aba0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_xl_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_xl_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	3320      	adds	r3, #32
 800aba6:	f107 020b 	add.w	r2, r7, #11
 800abaa:	4611      	mov	r1, r2
 800abac:	4618      	mov	r0, r3
 800abae:	f001 f867 	bl	800bc80 <ism330dhcx_xl_data_rate_get>
 800abb2:	4603      	mov	r3, r0
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d002      	beq.n	800abbe <ISM330DHCX_ACC_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 800abb8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800abbc:	e054      	b.n	800ac68 <ISM330DHCX_ACC_GetOutputDataRate+0xd4>
  }

  switch (odr_low_level)
 800abbe:	7afb      	ldrb	r3, [r7, #11]
 800abc0:	2b0b      	cmp	r3, #11
 800abc2:	d84c      	bhi.n	800ac5e <ISM330DHCX_ACC_GetOutputDataRate+0xca>
 800abc4:	a201      	add	r2, pc, #4	@ (adr r2, 800abcc <ISM330DHCX_ACC_GetOutputDataRate+0x38>)
 800abc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abca:	bf00      	nop
 800abcc:	0800abfd 	.word	0x0800abfd
 800abd0:	0800ac07 	.word	0x0800ac07
 800abd4:	0800ac0f 	.word	0x0800ac0f
 800abd8:	0800ac17 	.word	0x0800ac17
 800abdc:	0800ac1f 	.word	0x0800ac1f
 800abe0:	0800ac27 	.word	0x0800ac27
 800abe4:	0800ac2f 	.word	0x0800ac2f
 800abe8:	0800ac37 	.word	0x0800ac37
 800abec:	0800ac3f 	.word	0x0800ac3f
 800abf0:	0800ac47 	.word	0x0800ac47
 800abf4:	0800ac4f 	.word	0x0800ac4f
 800abf8:	0800ac57 	.word	0x0800ac57
  {
    case ISM330DHCX_XL_ODR_OFF:
      *Odr = 0.0f;
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	f04f 0200 	mov.w	r2, #0
 800ac02:	601a      	str	r2, [r3, #0]
      break;
 800ac04:	e02f      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_12Hz5:
      *Odr = 12.5f;
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	4a19      	ldr	r2, [pc, #100]	@ (800ac70 <ISM330DHCX_ACC_GetOutputDataRate+0xdc>)
 800ac0a:	601a      	str	r2, [r3, #0]
      break;
 800ac0c:	e02b      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_26Hz:
      *Odr = 26.0f;
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	4a18      	ldr	r2, [pc, #96]	@ (800ac74 <ISM330DHCX_ACC_GetOutputDataRate+0xe0>)
 800ac12:	601a      	str	r2, [r3, #0]
      break;
 800ac14:	e027      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_52Hz:
      *Odr = 52.0f;
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	4a17      	ldr	r2, [pc, #92]	@ (800ac78 <ISM330DHCX_ACC_GetOutputDataRate+0xe4>)
 800ac1a:	601a      	str	r2, [r3, #0]
      break;
 800ac1c:	e023      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_104Hz:
      *Odr = 104.0f;
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	4a16      	ldr	r2, [pc, #88]	@ (800ac7c <ISM330DHCX_ACC_GetOutputDataRate+0xe8>)
 800ac22:	601a      	str	r2, [r3, #0]
      break;
 800ac24:	e01f      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_208Hz:
      *Odr = 208.0f;
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	4a15      	ldr	r2, [pc, #84]	@ (800ac80 <ISM330DHCX_ACC_GetOutputDataRate+0xec>)
 800ac2a:	601a      	str	r2, [r3, #0]
      break;
 800ac2c:	e01b      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_416Hz:
      *Odr = 416.0f;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	4a14      	ldr	r2, [pc, #80]	@ (800ac84 <ISM330DHCX_ACC_GetOutputDataRate+0xf0>)
 800ac32:	601a      	str	r2, [r3, #0]
      break;
 800ac34:	e017      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_833Hz:
      *Odr = 833.0f;
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	4a13      	ldr	r2, [pc, #76]	@ (800ac88 <ISM330DHCX_ACC_GetOutputDataRate+0xf4>)
 800ac3a:	601a      	str	r2, [r3, #0]
      break;
 800ac3c:	e013      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_1666Hz:
      *Odr = 1666.0f;
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	4a12      	ldr	r2, [pc, #72]	@ (800ac8c <ISM330DHCX_ACC_GetOutputDataRate+0xf8>)
 800ac42:	601a      	str	r2, [r3, #0]
      break;
 800ac44:	e00f      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_3332Hz:
      *Odr = 3332.0f;
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	4a11      	ldr	r2, [pc, #68]	@ (800ac90 <ISM330DHCX_ACC_GetOutputDataRate+0xfc>)
 800ac4a:	601a      	str	r2, [r3, #0]
      break;
 800ac4c:	e00b      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_6667Hz:
      *Odr = 6667.0f;
 800ac4e:	683b      	ldr	r3, [r7, #0]
 800ac50:	4a10      	ldr	r2, [pc, #64]	@ (800ac94 <ISM330DHCX_ACC_GetOutputDataRate+0x100>)
 800ac52:	601a      	str	r2, [r3, #0]
      break;
 800ac54:	e007      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    case ISM330DHCX_XL_ODR_1Hz6:
      *Odr = 1.6f;
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	4a0f      	ldr	r2, [pc, #60]	@ (800ac98 <ISM330DHCX_ACC_GetOutputDataRate+0x104>)
 800ac5a:	601a      	str	r2, [r3, #0]
      break;
 800ac5c:	e003      	b.n	800ac66 <ISM330DHCX_ACC_GetOutputDataRate+0xd2>

    default:
      ret = ISM330DHCX_ERROR;
 800ac5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ac62:	60fb      	str	r3, [r7, #12]
      break;
 800ac64:	bf00      	nop
  }

  return ret;
 800ac66:	68fb      	ldr	r3, [r7, #12]
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	3710      	adds	r7, #16
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bd80      	pop	{r7, pc}
 800ac70:	41480000 	.word	0x41480000
 800ac74:	41d00000 	.word	0x41d00000
 800ac78:	42500000 	.word	0x42500000
 800ac7c:	42d00000 	.word	0x42d00000
 800ac80:	43500000 	.word	0x43500000
 800ac84:	43d00000 	.word	0x43d00000
 800ac88:	44504000 	.word	0x44504000
 800ac8c:	44d04000 	.word	0x44d04000
 800ac90:	45504000 	.word	0x45504000
 800ac94:	45d05800 	.word	0x45d05800
 800ac98:	3fcccccd 	.word	0x3fcccccd

0800ac9c <ISM330DHCX_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 800ac9c:	b580      	push	{r7, lr}
 800ac9e:	b082      	sub	sp, #8
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
 800aca4:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800acae:	2b01      	cmp	r3, #1
 800acb0:	d106      	bne.n	800acc0 <ISM330DHCX_ACC_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 800acb2:	ed97 0a00 	vldr	s0, [r7]
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fb8a 	bl	800b3d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>
 800acbc:	4603      	mov	r3, r0
 800acbe:	e005      	b.n	800accc <ISM330DHCX_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 800acc0:	ed97 0a00 	vldr	s0, [r7]
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 fc0f 	bl	800b4e8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>
 800acca:	4603      	mov	r3, r0
  }
}
 800accc:	4618      	mov	r0, r3
 800acce:	3708      	adds	r7, #8
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <ISM330DHCX_ACC_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t *FullScale)
{
 800acd4:	b580      	push	{r7, lr}
 800acd6:	b084      	sub	sp, #16
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
 800acdc:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800acde:	2300      	movs	r3, #0
 800ace0:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_xl_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_xl_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	3320      	adds	r3, #32
 800ace6:	f107 020b 	add.w	r2, r7, #11
 800acea:	4611      	mov	r1, r2
 800acec:	4618      	mov	r0, r3
 800acee:	f000 fe23 	bl	800b938 <ism330dhcx_xl_full_scale_get>
 800acf2:	4603      	mov	r3, r0
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d002      	beq.n	800acfe <ISM330DHCX_ACC_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 800acf8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800acfc:	e023      	b.n	800ad46 <ISM330DHCX_ACC_GetFullScale+0x72>
  }

  switch (fs_low_level)
 800acfe:	7afb      	ldrb	r3, [r7, #11]
 800ad00:	2b03      	cmp	r3, #3
 800ad02:	d81b      	bhi.n	800ad3c <ISM330DHCX_ACC_GetFullScale+0x68>
 800ad04:	a201      	add	r2, pc, #4	@ (adr r2, 800ad0c <ISM330DHCX_ACC_GetFullScale+0x38>)
 800ad06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad0a:	bf00      	nop
 800ad0c:	0800ad1d 	.word	0x0800ad1d
 800ad10:	0800ad35 	.word	0x0800ad35
 800ad14:	0800ad25 	.word	0x0800ad25
 800ad18:	0800ad2d 	.word	0x0800ad2d
  {
    case ISM330DHCX_2g:
      *FullScale =  2;
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	2202      	movs	r2, #2
 800ad20:	601a      	str	r2, [r3, #0]
      break;
 800ad22:	e00f      	b.n	800ad44 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_4g:
      *FullScale =  4;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	2204      	movs	r2, #4
 800ad28:	601a      	str	r2, [r3, #0]
      break;
 800ad2a:	e00b      	b.n	800ad44 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_8g:
      *FullScale =  8;
 800ad2c:	683b      	ldr	r3, [r7, #0]
 800ad2e:	2208      	movs	r2, #8
 800ad30:	601a      	str	r2, [r3, #0]
      break;
 800ad32:	e007      	b.n	800ad44 <ISM330DHCX_ACC_GetFullScale+0x70>

    case ISM330DHCX_16g:
      *FullScale = 16;
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	2210      	movs	r2, #16
 800ad38:	601a      	str	r2, [r3, #0]
      break;
 800ad3a:	e003      	b.n	800ad44 <ISM330DHCX_ACC_GetFullScale+0x70>

    default:
      ret = ISM330DHCX_ERROR;
 800ad3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad40:	60fb      	str	r3, [r7, #12]
      break;
 800ad42:	bf00      	nop
  }

  return ret;
 800ad44:	68fb      	ldr	r3, [r7, #12]
}
 800ad46:	4618      	mov	r0, r3
 800ad48:	3710      	adds	r7, #16
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	bd80      	pop	{r7, pc}
 800ad4e:	bf00      	nop

0800ad50 <ISM330DHCX_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b084      	sub	sp, #16
 800ad54:	af00      	add	r7, sp, #0
 800ad56:	6078      	str	r0, [r7, #4]
 800ad58:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
           : (FullScale <= 4) ? ISM330DHCX_4g
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	2b02      	cmp	r3, #2
 800ad5e:	dd0b      	ble.n	800ad78 <ISM330DHCX_ACC_SetFullScale+0x28>
 800ad60:	683b      	ldr	r3, [r7, #0]
 800ad62:	2b04      	cmp	r3, #4
 800ad64:	dd06      	ble.n	800ad74 <ISM330DHCX_ACC_SetFullScale+0x24>
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	2b08      	cmp	r3, #8
 800ad6a:	dc01      	bgt.n	800ad70 <ISM330DHCX_ACC_SetFullScale+0x20>
 800ad6c:	2303      	movs	r3, #3
 800ad6e:	e004      	b.n	800ad7a <ISM330DHCX_ACC_SetFullScale+0x2a>
 800ad70:	2301      	movs	r3, #1
 800ad72:	e002      	b.n	800ad7a <ISM330DHCX_ACC_SetFullScale+0x2a>
 800ad74:	2302      	movs	r3, #2
 800ad76:	e000      	b.n	800ad7a <ISM330DHCX_ACC_SetFullScale+0x2a>
 800ad78:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? ISM330DHCX_2g
 800ad7a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? ISM330DHCX_8g
           :                    ISM330DHCX_16g;

  if (ism330dhcx_xl_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	3320      	adds	r3, #32
 800ad80:	7bfa      	ldrb	r2, [r7, #15]
 800ad82:	4611      	mov	r1, r2
 800ad84:	4618      	mov	r0, r3
 800ad86:	f000 fdb1 	bl	800b8ec <ism330dhcx_xl_full_scale_set>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d002      	beq.n	800ad96 <ISM330DHCX_ACC_SetFullScale+0x46>
  {
    return ISM330DHCX_ERROR;
 800ad90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ad94:	e000      	b.n	800ad98 <ISM330DHCX_ACC_SetFullScale+0x48>
  }

  return ISM330DHCX_OK;
 800ad96:	2300      	movs	r3, #0
}
 800ad98:	4618      	mov	r0, r3
 800ad9a:	3710      	adds	r7, #16
 800ad9c:	46bd      	mov	sp, r7
 800ad9e:	bd80      	pop	{r7, pc}

0800ada0 <ISM330DHCX_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b084      	sub	sp, #16
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
 800ada8:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	3320      	adds	r3, #32
 800adae:	f107 0208 	add.w	r2, r7, #8
 800adb2:	4611      	mov	r1, r2
 800adb4:	4618      	mov	r0, r3
 800adb6:	f001 fa7f 	bl	800c2b8 <ism330dhcx_acceleration_raw_get>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d002      	beq.n	800adc6 <ISM330DHCX_ACC_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 800adc0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800adc4:	e00c      	b.n	800ade0 <ISM330DHCX_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800adc6:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800adca:	683b      	ldr	r3, [r7, #0]
 800adcc:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800adce:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800add6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 800adde:	2300      	movs	r3, #0
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <ISM330DHCX_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_ACC_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *Acceleration)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b086      	sub	sp, #24
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
 800adf0:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 800adf2:	f04f 0300 	mov.w	r3, #0
 800adf6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	3320      	adds	r3, #32
 800adfc:	f107 0210 	add.w	r2, r7, #16
 800ae00:	4611      	mov	r1, r2
 800ae02:	4618      	mov	r0, r3
 800ae04:	f001 fa58 	bl	800c2b8 <ism330dhcx_acceleration_raw_get>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d002      	beq.n	800ae14 <ISM330DHCX_ACC_GetAxes+0x2c>
  {
    return ISM330DHCX_ERROR;
 800ae0e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae12:	e03c      	b.n	800ae8e <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_ACC_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 800ae14:	f107 030c 	add.w	r3, r7, #12
 800ae18:	4619      	mov	r1, r3
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f7ff fe74 	bl	800ab08 <ISM330DHCX_ACC_GetSensitivity>
 800ae20:	4603      	mov	r3, r0
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d002      	beq.n	800ae2c <ISM330DHCX_ACC_GetAxes+0x44>
  {
    return ISM330DHCX_ERROR;
 800ae26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ae2a:	e030      	b.n	800ae8e <ISM330DHCX_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800ae2c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ae30:	ee07 3a90 	vmov	s15, r3
 800ae34:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ae38:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae44:	ee17 2a90 	vmov	r2, s15
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800ae4c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ae50:	ee07 3a90 	vmov	s15, r3
 800ae54:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ae58:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae64:	ee17 2a90 	vmov	r2, s15
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800ae6c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800ae70:	ee07 3a90 	vmov	s15, r3
 800ae74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ae78:	edd7 7a03 	vldr	s15, [r7, #12]
 800ae7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ae80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae84:	ee17 2a90 	vmov	r2, s15
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 800ae8c:	2300      	movs	r3, #0
}
 800ae8e:	4618      	mov	r0, r3
 800ae90:	3718      	adds	r7, #24
 800ae92:	46bd      	mov	sp, r7
 800ae94:	bd80      	pop	{r7, pc}

0800ae96 <ISM330DHCX_GYRO_Enable>:
  * @brief  Enable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Enable(ISM330DHCX_Object_t *pObj)
{
 800ae96:	b580      	push	{r7, lr}
 800ae98:	b082      	sub	sp, #8
 800ae9a:	af00      	add	r7, sp, #0
 800ae9c:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->gyro_is_enabled == 1U)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800aea4:	2b01      	cmp	r3, #1
 800aea6:	d101      	bne.n	800aeac <ISM330DHCX_GYRO_Enable+0x16>
  {
    return ISM330DHCX_OK;
 800aea8:	2300      	movs	r3, #0
 800aeaa:	e014      	b.n	800aed6 <ISM330DHCX_GYRO_Enable+0x40>
  }

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), pObj->gyro_odr) != ISM330DHCX_OK)
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f103 0220 	add.w	r2, r3, #32
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800aeb8:	4619      	mov	r1, r3
 800aeba:	4610      	mov	r0, r2
 800aebc:	f000 ffc0 	bl	800be40 <ism330dhcx_gy_data_rate_set>
 800aec0:	4603      	mov	r3, r0
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d002      	beq.n	800aecc <ISM330DHCX_GYRO_Enable+0x36>
  {
    return ISM330DHCX_ERROR;
 800aec6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800aeca:	e004      	b.n	800aed6 <ISM330DHCX_GYRO_Enable+0x40>
  }

  pObj->gyro_is_enabled = 1;
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2201      	movs	r2, #1
 800aed0:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return ISM330DHCX_OK;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3708      	adds	r7, #8
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}

0800aede <ISM330DHCX_GYRO_Disable>:
  * @brief  Disable the ISM330DHCX gyroscope sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_Disable(ISM330DHCX_Object_t *pObj)
{
 800aede:	b580      	push	{r7, lr}
 800aee0:	b082      	sub	sp, #8
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->gyro_is_enabled == 0U)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d101      	bne.n	800aef4 <ISM330DHCX_GYRO_Disable+0x16>
  {
    return ISM330DHCX_OK;
 800aef0:	2300      	movs	r3, #0
 800aef2:	e01f      	b.n	800af34 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &pObj->gyro_odr) != ISM330DHCX_OK)
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	f103 0220 	add.w	r2, r3, #32
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	3334      	adds	r3, #52	@ 0x34
 800aefe:	4619      	mov	r1, r3
 800af00:	4610      	mov	r0, r2
 800af02:	f001 f909 	bl	800c118 <ism330dhcx_gy_data_rate_get>
 800af06:	4603      	mov	r3, r0
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d002      	beq.n	800af12 <ISM330DHCX_GYRO_Disable+0x34>
  {
    return ISM330DHCX_ERROR;
 800af0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af10:	e010      	b.n	800af34 <ISM330DHCX_GYRO_Disable+0x56>
  }

  /* Output data rate selection - power down. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), ISM330DHCX_GY_ODR_OFF) != ISM330DHCX_OK)
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	3320      	adds	r3, #32
 800af16:	2100      	movs	r1, #0
 800af18:	4618      	mov	r0, r3
 800af1a:	f000 ff91 	bl	800be40 <ism330dhcx_gy_data_rate_set>
 800af1e:	4603      	mov	r3, r0
 800af20:	2b00      	cmp	r3, #0
 800af22:	d002      	beq.n	800af2a <ISM330DHCX_GYRO_Disable+0x4c>
  {
    return ISM330DHCX_ERROR;
 800af24:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af28:	e004      	b.n	800af34 <ISM330DHCX_GYRO_Disable+0x56>
  }

  pObj->gyro_is_enabled = 0;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2200      	movs	r2, #0
 800af2e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32

  return ISM330DHCX_OK;
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3708      	adds	r7, #8
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <ISM330DHCX_GYRO_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetSensitivity(ISM330DHCX_Object_t *pObj, float *Sensitivity)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b084      	sub	sp, #16
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800af46:	2300      	movs	r3, #0
 800af48:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &full_scale) != ISM330DHCX_OK)
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	3320      	adds	r3, #32
 800af4e:	f107 020b 	add.w	r2, r7, #11
 800af52:	4611      	mov	r1, r2
 800af54:	4618      	mov	r0, r3
 800af56:	f000 ff21 	bl	800bd9c <ism330dhcx_gy_full_scale_get>
 800af5a:	4603      	mov	r3, r0
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d002      	beq.n	800af66 <ISM330DHCX_GYRO_GetSensitivity+0x2a>
  {
    return ISM330DHCX_ERROR;
 800af60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800af64:	e03d      	b.n	800afe2 <ISM330DHCX_GYRO_GetSensitivity+0xa6>
  }

  /* Store the sensitivity based on actual full scale. */
  switch (full_scale)
 800af66:	7afb      	ldrb	r3, [r7, #11]
 800af68:	2b0c      	cmp	r3, #12
 800af6a:	d835      	bhi.n	800afd8 <ISM330DHCX_GYRO_GetSensitivity+0x9c>
 800af6c:	a201      	add	r2, pc, #4	@ (adr r2, 800af74 <ISM330DHCX_GYRO_GetSensitivity+0x38>)
 800af6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af72:	bf00      	nop
 800af74:	0800afb1 	.word	0x0800afb1
 800af78:	0800afd1 	.word	0x0800afd1
 800af7c:	0800afa9 	.word	0x0800afa9
 800af80:	0800afd9 	.word	0x0800afd9
 800af84:	0800afb9 	.word	0x0800afb9
 800af88:	0800afd9 	.word	0x0800afd9
 800af8c:	0800afd9 	.word	0x0800afd9
 800af90:	0800afd9 	.word	0x0800afd9
 800af94:	0800afc1 	.word	0x0800afc1
 800af98:	0800afd9 	.word	0x0800afd9
 800af9c:	0800afd9 	.word	0x0800afd9
 800afa0:	0800afd9 	.word	0x0800afd9
 800afa4:	0800afc9 	.word	0x0800afc9
  {
    case ISM330DHCX_125dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_125DPS;
 800afa8:	683b      	ldr	r3, [r7, #0]
 800afaa:	4a10      	ldr	r2, [pc, #64]	@ (800afec <ISM330DHCX_GYRO_GetSensitivity+0xb0>)
 800afac:	601a      	str	r2, [r3, #0]
      break;
 800afae:	e017      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_250dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_250DPS;
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	4a0f      	ldr	r2, [pc, #60]	@ (800aff0 <ISM330DHCX_GYRO_GetSensitivity+0xb4>)
 800afb4:	601a      	str	r2, [r3, #0]
      break;
 800afb6:	e013      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_500dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_500DPS;
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	4a0e      	ldr	r2, [pc, #56]	@ (800aff4 <ISM330DHCX_GYRO_GetSensitivity+0xb8>)
 800afbc:	601a      	str	r2, [r3, #0]
      break;
 800afbe:	e00f      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_1000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_1000DPS;
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	4a0d      	ldr	r2, [pc, #52]	@ (800aff8 <ISM330DHCX_GYRO_GetSensitivity+0xbc>)
 800afc4:	601a      	str	r2, [r3, #0]
      break;
 800afc6:	e00b      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_2000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_2000DPS;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	4a0c      	ldr	r2, [pc, #48]	@ (800affc <ISM330DHCX_GYRO_GetSensitivity+0xc0>)
 800afcc:	601a      	str	r2, [r3, #0]
      break;
 800afce:	e007      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    case ISM330DHCX_4000dps:
      *Sensitivity = ISM330DHCX_GYRO_SENSITIVITY_FS_4000DPS;
 800afd0:	683b      	ldr	r3, [r7, #0]
 800afd2:	4a0b      	ldr	r2, [pc, #44]	@ (800b000 <ISM330DHCX_GYRO_GetSensitivity+0xc4>)
 800afd4:	601a      	str	r2, [r3, #0]
      break;
 800afd6:	e003      	b.n	800afe0 <ISM330DHCX_GYRO_GetSensitivity+0xa4>

    default:
      ret = ISM330DHCX_ERROR;
 800afd8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800afdc:	60fb      	str	r3, [r7, #12]
      break;
 800afde:	bf00      	nop
  }

  return ret;
 800afe0:	68fb      	ldr	r3, [r7, #12]
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3710      	adds	r7, #16
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	408c0000 	.word	0x408c0000
 800aff0:	410c0000 	.word	0x410c0000
 800aff4:	418c0000 	.word	0x418c0000
 800aff8:	420c0000 	.word	0x420c0000
 800affc:	428c0000 	.word	0x428c0000
 800b000:	430c0000 	.word	0x430c0000

0800b004 <ISM330DHCX_GYRO_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetOutputDataRate(ISM330DHCX_Object_t *pObj, float *Odr)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800b00e:	2300      	movs	r3, #0
 800b010:	60fb      	str	r3, [r7, #12]
  ism330dhcx_odr_g_t odr_low_level;

  /* Get current output data rate. */
  if (ism330dhcx_gy_data_rate_get(&(pObj->Ctx), &odr_low_level) != ISM330DHCX_OK)
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	3320      	adds	r3, #32
 800b016:	f107 020b 	add.w	r2, r7, #11
 800b01a:	4611      	mov	r1, r2
 800b01c:	4618      	mov	r0, r3
 800b01e:	f001 f87b 	bl	800c118 <ism330dhcx_gy_data_rate_get>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d002      	beq.n	800b02e <ISM330DHCX_GYRO_GetOutputDataRate+0x2a>
  {
    return ISM330DHCX_ERROR;
 800b028:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b02c:	e04e      	b.n	800b0cc <ISM330DHCX_GYRO_GetOutputDataRate+0xc8>
  }

  switch (odr_low_level)
 800b02e:	7afb      	ldrb	r3, [r7, #11]
 800b030:	2b0a      	cmp	r3, #10
 800b032:	d846      	bhi.n	800b0c2 <ISM330DHCX_GYRO_GetOutputDataRate+0xbe>
 800b034:	a201      	add	r2, pc, #4	@ (adr r2, 800b03c <ISM330DHCX_GYRO_GetOutputDataRate+0x38>)
 800b036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b03a:	bf00      	nop
 800b03c:	0800b069 	.word	0x0800b069
 800b040:	0800b073 	.word	0x0800b073
 800b044:	0800b07b 	.word	0x0800b07b
 800b048:	0800b083 	.word	0x0800b083
 800b04c:	0800b08b 	.word	0x0800b08b
 800b050:	0800b093 	.word	0x0800b093
 800b054:	0800b09b 	.word	0x0800b09b
 800b058:	0800b0a3 	.word	0x0800b0a3
 800b05c:	0800b0ab 	.word	0x0800b0ab
 800b060:	0800b0b3 	.word	0x0800b0b3
 800b064:	0800b0bb 	.word	0x0800b0bb
  {
    case ISM330DHCX_GY_ODR_OFF:
      *Odr = 0.0f;
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	f04f 0200 	mov.w	r2, #0
 800b06e:	601a      	str	r2, [r3, #0]
      break;
 800b070:	e02b      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_12Hz5:
      *Odr = 12.5f;
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	4a17      	ldr	r2, [pc, #92]	@ (800b0d4 <ISM330DHCX_GYRO_GetOutputDataRate+0xd0>)
 800b076:	601a      	str	r2, [r3, #0]
      break;
 800b078:	e027      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_26Hz:
      *Odr = 26.0f;
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	4a16      	ldr	r2, [pc, #88]	@ (800b0d8 <ISM330DHCX_GYRO_GetOutputDataRate+0xd4>)
 800b07e:	601a      	str	r2, [r3, #0]
      break;
 800b080:	e023      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_52Hz:
      *Odr = 52.0f;
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	4a15      	ldr	r2, [pc, #84]	@ (800b0dc <ISM330DHCX_GYRO_GetOutputDataRate+0xd8>)
 800b086:	601a      	str	r2, [r3, #0]
      break;
 800b088:	e01f      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_104Hz:
      *Odr = 104.0f;
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	4a14      	ldr	r2, [pc, #80]	@ (800b0e0 <ISM330DHCX_GYRO_GetOutputDataRate+0xdc>)
 800b08e:	601a      	str	r2, [r3, #0]
      break;
 800b090:	e01b      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_208Hz:
      *Odr = 208.0f;
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	4a13      	ldr	r2, [pc, #76]	@ (800b0e4 <ISM330DHCX_GYRO_GetOutputDataRate+0xe0>)
 800b096:	601a      	str	r2, [r3, #0]
      break;
 800b098:	e017      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_416Hz:
      *Odr = 416.0f;
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	4a12      	ldr	r2, [pc, #72]	@ (800b0e8 <ISM330DHCX_GYRO_GetOutputDataRate+0xe4>)
 800b09e:	601a      	str	r2, [r3, #0]
      break;
 800b0a0:	e013      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_833Hz:
      *Odr = 833.0f;
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	4a11      	ldr	r2, [pc, #68]	@ (800b0ec <ISM330DHCX_GYRO_GetOutputDataRate+0xe8>)
 800b0a6:	601a      	str	r2, [r3, #0]
      break;
 800b0a8:	e00f      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_1666Hz:
      *Odr =  1666.0f;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	4a10      	ldr	r2, [pc, #64]	@ (800b0f0 <ISM330DHCX_GYRO_GetOutputDataRate+0xec>)
 800b0ae:	601a      	str	r2, [r3, #0]
      break;
 800b0b0:	e00b      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_3332Hz:
      *Odr =  3332.0f;
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	4a0f      	ldr	r2, [pc, #60]	@ (800b0f4 <ISM330DHCX_GYRO_GetOutputDataRate+0xf0>)
 800b0b6:	601a      	str	r2, [r3, #0]
      break;
 800b0b8:	e007      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    case ISM330DHCX_GY_ODR_6667Hz:
      *Odr =  6667.0f;
 800b0ba:	683b      	ldr	r3, [r7, #0]
 800b0bc:	4a0e      	ldr	r2, [pc, #56]	@ (800b0f8 <ISM330DHCX_GYRO_GetOutputDataRate+0xf4>)
 800b0be:	601a      	str	r2, [r3, #0]
      break;
 800b0c0:	e003      	b.n	800b0ca <ISM330DHCX_GYRO_GetOutputDataRate+0xc6>

    default:
      ret = ISM330DHCX_ERROR;
 800b0c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b0c6:	60fb      	str	r3, [r7, #12]
      break;
 800b0c8:	bf00      	nop
  }

  return ret;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
}
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	3710      	adds	r7, #16
 800b0d0:	46bd      	mov	sp, r7
 800b0d2:	bd80      	pop	{r7, pc}
 800b0d4:	41480000 	.word	0x41480000
 800b0d8:	41d00000 	.word	0x41d00000
 800b0dc:	42500000 	.word	0x42500000
 800b0e0:	42d00000 	.word	0x42d00000
 800b0e4:	43500000 	.word	0x43500000
 800b0e8:	43d00000 	.word	0x43d00000
 800b0ec:	44504000 	.word	0x44504000
 800b0f0:	44d04000 	.word	0x44d04000
 800b0f4:	45504000 	.word	0x45504000
 800b0f8:	45d05800 	.word	0x45d05800

0800b0fc <ISM330DHCX_GYRO_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetOutputDataRate(ISM330DHCX_Object_t *pObj, float Odr)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b082      	sub	sp, #8
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->gyro_is_enabled == 1U)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800b10e:	2b01      	cmp	r3, #1
 800b110:	d106      	bne.n	800b120 <ISM330DHCX_GYRO_SetOutputDataRate+0x24>
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(pObj, Odr);
 800b112:	ed97 0a00 	vldr	s0, [r7]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fa68 	bl	800b5ec <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>
 800b11c:	4603      	mov	r3, r0
 800b11e:	e005      	b.n	800b12c <ISM330DHCX_GYRO_SetOutputDataRate+0x30>
  }
  else
  {
    return ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(pObj, Odr);
 800b120:	ed97 0a00 	vldr	s0, [r7]
 800b124:	6878      	ldr	r0, [r7, #4]
 800b126:	f000 faed 	bl	800b704 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>
 800b12a:	4603      	mov	r3, r0
  }
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3708      	adds	r7, #8
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <ISM330DHCX_GYRO_GetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale pointer where the full scale is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetFullScale(ISM330DHCX_Object_t *pObj, int32_t  *FullScale)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	b084      	sub	sp, #16
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
 800b13c:	6039      	str	r1, [r7, #0]
  int32_t ret = ISM330DHCX_OK;
 800b13e:	2300      	movs	r3, #0
 800b140:	60fb      	str	r3, [r7, #12]
  ism330dhcx_fs_g_t fs_low_level;

  /* Read actual full scale selection from sensor. */
  if (ism330dhcx_gy_full_scale_get(&(pObj->Ctx), &fs_low_level) != ISM330DHCX_OK)
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	3320      	adds	r3, #32
 800b146:	f107 020b 	add.w	r2, r7, #11
 800b14a:	4611      	mov	r1, r2
 800b14c:	4618      	mov	r0, r3
 800b14e:	f000 fe25 	bl	800bd9c <ism330dhcx_gy_full_scale_get>
 800b152:	4603      	mov	r3, r0
 800b154:	2b00      	cmp	r3, #0
 800b156:	d002      	beq.n	800b15e <ISM330DHCX_GYRO_GetFullScale+0x2a>
  {
    return ISM330DHCX_ERROR;
 800b158:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b15c:	e041      	b.n	800b1e2 <ISM330DHCX_GYRO_GetFullScale+0xae>
  }

  switch (fs_low_level)
 800b15e:	7afb      	ldrb	r3, [r7, #11]
 800b160:	2b0c      	cmp	r3, #12
 800b162:	d839      	bhi.n	800b1d8 <ISM330DHCX_GYRO_GetFullScale+0xa4>
 800b164:	a201      	add	r2, pc, #4	@ (adr r2, 800b16c <ISM330DHCX_GYRO_GetFullScale+0x38>)
 800b166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b16a:	bf00      	nop
 800b16c:	0800b1a9 	.word	0x0800b1a9
 800b170:	0800b1cf 	.word	0x0800b1cf
 800b174:	0800b1a1 	.word	0x0800b1a1
 800b178:	0800b1d9 	.word	0x0800b1d9
 800b17c:	0800b1b1 	.word	0x0800b1b1
 800b180:	0800b1d9 	.word	0x0800b1d9
 800b184:	0800b1d9 	.word	0x0800b1d9
 800b188:	0800b1d9 	.word	0x0800b1d9
 800b18c:	0800b1bb 	.word	0x0800b1bb
 800b190:	0800b1d9 	.word	0x0800b1d9
 800b194:	0800b1d9 	.word	0x0800b1d9
 800b198:	0800b1d9 	.word	0x0800b1d9
 800b19c:	0800b1c5 	.word	0x0800b1c5
  {
    case ISM330DHCX_125dps:
      *FullScale =  125;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	227d      	movs	r2, #125	@ 0x7d
 800b1a4:	601a      	str	r2, [r3, #0]
      break;
 800b1a6:	e01b      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_250dps:
      *FullScale =  250;
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	22fa      	movs	r2, #250	@ 0xfa
 800b1ac:	601a      	str	r2, [r3, #0]
      break;
 800b1ae:	e017      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_500dps:
      *FullScale =  500;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800b1b6:	601a      	str	r2, [r3, #0]
      break;
 800b1b8:	e012      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_1000dps:
      *FullScale = 1000;
 800b1ba:	683b      	ldr	r3, [r7, #0]
 800b1bc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800b1c0:	601a      	str	r2, [r3, #0]
      break;
 800b1c2:	e00d      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_2000dps:
      *FullScale = 2000;
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800b1ca:	601a      	str	r2, [r3, #0]
      break;
 800b1cc:	e008      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    case ISM330DHCX_4000dps:
      *FullScale = 4000;
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 800b1d4:	601a      	str	r2, [r3, #0]
      break;
 800b1d6:	e003      	b.n	800b1e0 <ISM330DHCX_GYRO_GetFullScale+0xac>

    default:
      ret = ISM330DHCX_ERROR;
 800b1d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1dc:	60fb      	str	r3, [r7, #12]
      break;
 800b1de:	bf00      	nop
  }

  return ret;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3710      	adds	r7, #16
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bd80      	pop	{r7, pc}
 800b1ea:	bf00      	nop

0800b1ec <ISM330DHCX_GYRO_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_SetFullScale(ISM330DHCX_Object_t *pObj, int32_t FullScale)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b084      	sub	sp, #16
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	6039      	str	r1, [r7, #0]
  ism330dhcx_fs_g_t new_fs;

  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
           : (FullScale <= 250)  ? ISM330DHCX_250dps
 800b1f6:	683b      	ldr	r3, [r7, #0]
 800b1f8:	2b7d      	cmp	r3, #125	@ 0x7d
 800b1fa:	dd18      	ble.n	800b22e <ISM330DHCX_GYRO_SetFullScale+0x42>
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	2bfa      	cmp	r3, #250	@ 0xfa
 800b200:	dd13      	ble.n	800b22a <ISM330DHCX_GYRO_SetFullScale+0x3e>
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800b208:	dd0d      	ble.n	800b226 <ISM330DHCX_GYRO_SetFullScale+0x3a>
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800b210:	dd07      	ble.n	800b222 <ISM330DHCX_GYRO_SetFullScale+0x36>
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800b218:	dc01      	bgt.n	800b21e <ISM330DHCX_GYRO_SetFullScale+0x32>
 800b21a:	230c      	movs	r3, #12
 800b21c:	e008      	b.n	800b230 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800b21e:	2301      	movs	r3, #1
 800b220:	e006      	b.n	800b230 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800b222:	2308      	movs	r3, #8
 800b224:	e004      	b.n	800b230 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800b226:	2304      	movs	r3, #4
 800b228:	e002      	b.n	800b230 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800b22a:	2300      	movs	r3, #0
 800b22c:	e000      	b.n	800b230 <ISM330DHCX_GYRO_SetFullScale+0x44>
 800b22e:	2302      	movs	r3, #2
  new_fs = (FullScale <= 125)  ? ISM330DHCX_125dps
 800b230:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 500)  ? ISM330DHCX_500dps
           : (FullScale <= 1000) ? ISM330DHCX_1000dps
           : (FullScale <= 2000) ? ISM330DHCX_2000dps
           :                       ISM330DHCX_4000dps;

  if (ism330dhcx_gy_full_scale_set(&(pObj->Ctx), new_fs) != ISM330DHCX_OK)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	3320      	adds	r3, #32
 800b236:	7bfa      	ldrb	r2, [r7, #15]
 800b238:	4611      	mov	r1, r2
 800b23a:	4618      	mov	r0, r3
 800b23c:	f000 fd88 	bl	800bd50 <ism330dhcx_gy_full_scale_set>
 800b240:	4603      	mov	r3, r0
 800b242:	2b00      	cmp	r3, #0
 800b244:	d002      	beq.n	800b24c <ISM330DHCX_GYRO_SetFullScale+0x60>
  {
    return ISM330DHCX_ERROR;
 800b246:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b24a:	e000      	b.n	800b24e <ISM330DHCX_GYRO_SetFullScale+0x62>
  }

  return ISM330DHCX_OK;
 800b24c:	2300      	movs	r3, #0
}
 800b24e:	4618      	mov	r0, r3
 800b250:	3710      	adds	r7, #16
 800b252:	46bd      	mov	sp, r7
 800b254:	bd80      	pop	{r7, pc}

0800b256 <ISM330DHCX_GYRO_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxesRaw(ISM330DHCX_Object_t *pObj, ISM330DHCX_AxesRaw_t *Value)
{
 800b256:	b580      	push	{r7, lr}
 800b258:	b084      	sub	sp, #16
 800b25a:	af00      	add	r7, sp, #0
 800b25c:	6078      	str	r0, [r7, #4]
 800b25e:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	3320      	adds	r3, #32
 800b264:	f107 0208 	add.w	r2, r7, #8
 800b268:	4611      	mov	r1, r2
 800b26a:	4618      	mov	r0, r3
 800b26c:	f000 ffdc 	bl	800c228 <ism330dhcx_angular_rate_raw_get>
 800b270:	4603      	mov	r3, r0
 800b272:	2b00      	cmp	r3, #0
 800b274:	d002      	beq.n	800b27c <ISM330DHCX_GYRO_GetAxesRaw+0x26>
  {
    return ISM330DHCX_ERROR;
 800b276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b27a:	e00c      	b.n	800b296 <ISM330DHCX_GYRO_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 800b27c:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800b280:	683b      	ldr	r3, [r7, #0]
 800b282:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800b284:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800b288:	683b      	ldr	r3, [r7, #0]
 800b28a:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 800b28c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	809a      	strh	r2, [r3, #4]

  return ISM330DHCX_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <ISM330DHCX_GYRO_GetAxes>:
  * @param  pObj the device pObj
  * @param  AngularRate pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_GYRO_GetAxes(ISM330DHCX_Object_t *pObj, ISM330DHCX_Axes_t *AngularRate)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b086      	sub	sp, #24
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
 800b2a6:	6039      	str	r1, [r7, #0]
  ism330dhcx_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 800b2a8:	f04f 0300 	mov.w	r3, #0
 800b2ac:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (ism330dhcx_angular_rate_raw_get(&(pObj->Ctx), data_raw.i16bit) != ISM330DHCX_OK)
 800b2ae:	687b      	ldr	r3, [r7, #4]
 800b2b0:	3320      	adds	r3, #32
 800b2b2:	f107 0210 	add.w	r2, r7, #16
 800b2b6:	4611      	mov	r1, r2
 800b2b8:	4618      	mov	r0, r3
 800b2ba:	f000 ffb5 	bl	800c228 <ism330dhcx_angular_rate_raw_get>
 800b2be:	4603      	mov	r3, r0
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d002      	beq.n	800b2ca <ISM330DHCX_GYRO_GetAxes+0x2c>
  {
    return ISM330DHCX_ERROR;
 800b2c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b2c8:	e03c      	b.n	800b344 <ISM330DHCX_GYRO_GetAxes+0xa6>
  }

  /* Get ISM330DHCX actual sensitivity. */
  if (ISM330DHCX_GYRO_GetSensitivity(pObj, &sensitivity) != ISM330DHCX_OK)
 800b2ca:	f107 030c 	add.w	r3, r7, #12
 800b2ce:	4619      	mov	r1, r3
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f7ff fe33 	bl	800af3c <ISM330DHCX_GYRO_GetSensitivity>
 800b2d6:	4603      	mov	r3, r0
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <ISM330DHCX_GYRO_GetAxes+0x44>
  {
    return ISM330DHCX_ERROR;
 800b2dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b2e0:	e030      	b.n	800b344 <ISM330DHCX_GYRO_GetAxes+0xa6>
  }

  /* Calculate the data. */
  AngularRate->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 800b2e2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800b2e6:	ee07 3a90 	vmov	s15, r3
 800b2ea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b2ee:	edd7 7a03 	vldr	s15, [r7, #12]
 800b2f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b2fa:	ee17 2a90 	vmov	r2, s15
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	601a      	str	r2, [r3, #0]
  AngularRate->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800b302:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b306:	ee07 3a90 	vmov	s15, r3
 800b30a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b30e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b312:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b316:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b31a:	ee17 2a90 	vmov	r2, s15
 800b31e:	683b      	ldr	r3, [r7, #0]
 800b320:	605a      	str	r2, [r3, #4]
  AngularRate->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800b322:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800b326:	ee07 3a90 	vmov	s15, r3
 800b32a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800b32e:	edd7 7a03 	vldr	s15, [r7, #12]
 800b332:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b336:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800b33a:	ee17 2a90 	vmov	r2, s15
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	609a      	str	r2, [r3, #8]

  return ISM330DHCX_OK;
 800b342:	2300      	movs	r3, #0
}
 800b344:	4618      	mov	r0, r3
 800b346:	3718      	adds	r7, #24
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <ISM330DHCX_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Write_Reg(ISM330DHCX_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 800b34c:	b580      	push	{r7, lr}
 800b34e:	b082      	sub	sp, #8
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
 800b354:	460b      	mov	r3, r1
 800b356:	70fb      	strb	r3, [r7, #3]
 800b358:	4613      	mov	r3, r2
 800b35a:	70bb      	strb	r3, [r7, #2]
  if (ism330dhcx_write_reg(&(pObj->Ctx), Reg, &Data, 1) != ISM330DHCX_OK)
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	f103 0020 	add.w	r0, r3, #32
 800b362:	1cba      	adds	r2, r7, #2
 800b364:	78f9      	ldrb	r1, [r7, #3]
 800b366:	2301      	movs	r3, #1
 800b368:	f000 faa2 	bl	800b8b0 <ism330dhcx_write_reg>
 800b36c:	4603      	mov	r3, r0
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d002      	beq.n	800b378 <ISM330DHCX_Write_Reg+0x2c>
  {
    return ISM330DHCX_ERROR;
 800b372:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b376:	e000      	b.n	800b37a <ISM330DHCX_Write_Reg+0x2e>
  }

  return ISM330DHCX_OK;
 800b378:	2300      	movs	r3, #0
}
 800b37a:	4618      	mov	r0, r3
 800b37c:	3708      	adds	r7, #8
 800b37e:	46bd      	mov	sp, r7
 800b380:	bd80      	pop	{r7, pc}

0800b382 <ISM330DHCX_Set_Mem_Bank>:
  * @param  Val the value of memory bank in reg FUNC_CFG_ACCESS
  *         0 - ISM330DHCX_USER_BANK, 1 - ISM330DHCX_SENSOR_HUB_BANK, 2 - ISM330DHCX_EMBEDDED_FUNC_BANK
  * @retval 0 in case of success, an error code otherwise
  */
int32_t ISM330DHCX_Set_Mem_Bank(ISM330DHCX_Object_t *pObj, uint8_t Val)
{
 800b382:	b580      	push	{r7, lr}
 800b384:	b084      	sub	sp, #16
 800b386:	af00      	add	r7, sp, #0
 800b388:	6078      	str	r0, [r7, #4]
 800b38a:	460b      	mov	r3, r1
 800b38c:	70fb      	strb	r3, [r7, #3]
  int32_t ret = ISM330DHCX_OK;
 800b38e:	2300      	movs	r3, #0
 800b390:	60fb      	str	r3, [r7, #12]
  ism330dhcx_reg_access_t reg;

  reg = (Val == 1U) ? ISM330DHCX_SENSOR_HUB_BANK
        : (Val == 2U) ? ISM330DHCX_EMBEDDED_FUNC_BANK
 800b392:	78fb      	ldrb	r3, [r7, #3]
 800b394:	2b01      	cmp	r3, #1
 800b396:	d006      	beq.n	800b3a6 <ISM330DHCX_Set_Mem_Bank+0x24>
 800b398:	78fb      	ldrb	r3, [r7, #3]
 800b39a:	2b02      	cmp	r3, #2
 800b39c:	d101      	bne.n	800b3a2 <ISM330DHCX_Set_Mem_Bank+0x20>
 800b39e:	2302      	movs	r3, #2
 800b3a0:	e002      	b.n	800b3a8 <ISM330DHCX_Set_Mem_Bank+0x26>
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	e000      	b.n	800b3a8 <ISM330DHCX_Set_Mem_Bank+0x26>
 800b3a6:	2301      	movs	r3, #1
  reg = (Val == 1U) ? ISM330DHCX_SENSOR_HUB_BANK
 800b3a8:	72fb      	strb	r3, [r7, #11]
        :               ISM330DHCX_USER_BANK;

  if (ism330dhcx_mem_bank_set(&(pObj->Ctx), reg) != ISM330DHCX_OK)
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	3320      	adds	r3, #32
 800b3ae:	7afa      	ldrb	r2, [r7, #11]
 800b3b0:	4611      	mov	r1, r2
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f000 ffee 	bl	800c394 <ism330dhcx_mem_bank_set>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d002      	beq.n	800b3c4 <ISM330DHCX_Set_Mem_Bank+0x42>
  {
    ret = ISM330DHCX_ERROR;
 800b3be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b3c2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3710      	adds	r7, #16
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
	...

0800b3d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 800b3dc:	edd7 7a00 	vldr	s15, [r7]
 800b3e0:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800b3e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3ec:	d801      	bhi.n	800b3f2 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x22>
 800b3ee:	2301      	movs	r3, #1
 800b3f0:	e058      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b3f2:	edd7 7a00 	vldr	s15, [r7]
 800b3f6:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800b3fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b402:	d801      	bhi.n	800b408 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x38>
 800b404:	2302      	movs	r3, #2
 800b406:	e04d      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b408:	edd7 7a00 	vldr	s15, [r7]
 800b40c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b4cc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xfc>
 800b410:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b418:	d801      	bhi.n	800b41e <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800b41a:	2303      	movs	r3, #3
 800b41c:	e042      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b41e:	edd7 7a00 	vldr	s15, [r7]
 800b422:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800b4d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x100>
 800b426:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b42a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b42e:	d801      	bhi.n	800b434 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x64>
 800b430:	2304      	movs	r3, #4
 800b432:	e037      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b434:	edd7 7a00 	vldr	s15, [r7]
 800b438:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800b4d4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x104>
 800b43c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b444:	d801      	bhi.n	800b44a <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800b446:	2305      	movs	r3, #5
 800b448:	e02c      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b44a:	edd7 7a00 	vldr	s15, [r7]
 800b44e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800b4d8 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x108>
 800b452:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b45a:	d801      	bhi.n	800b460 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x90>
 800b45c:	2306      	movs	r3, #6
 800b45e:	e021      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b460:	edd7 7a00 	vldr	s15, [r7]
 800b464:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b4dc <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x10c>
 800b468:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b46c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b470:	d801      	bhi.n	800b476 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xa6>
 800b472:	2307      	movs	r3, #7
 800b474:	e016      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b476:	edd7 7a00 	vldr	s15, [r7]
 800b47a:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b4e0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x110>
 800b47e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b486:	d801      	bhi.n	800b48c <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xbc>
 800b488:	2308      	movs	r3, #8
 800b48a:	e00b      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b48c:	edd7 7a00 	vldr	s15, [r7]
 800b490:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800b4e4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0x114>
 800b494:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b49c:	d801      	bhi.n	800b4a2 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd2>
 800b49e:	2309      	movs	r3, #9
 800b4a0:	e000      	b.n	800b4a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800b4a2:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 800b4a4:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
            :                    ISM330DHCX_XL_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_xl_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	3320      	adds	r3, #32
 800b4aa:	7bfa      	ldrb	r2, [r7, #15]
 800b4ac:	4611      	mov	r1, r2
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f000 fa7a 	bl	800b9a8 <ism330dhcx_xl_data_rate_set>
 800b4b4:	4603      	mov	r3, r0
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d002      	beq.n	800b4c0 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 800b4ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b4be:	e000      	b.n	800b4c2 <ISM330DHCX_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 800b4c0:	2300      	movs	r3, #0
}
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	3710      	adds	r7, #16
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}
 800b4ca:	bf00      	nop
 800b4cc:	42500000 	.word	0x42500000
 800b4d0:	42d00000 	.word	0x42d00000
 800b4d4:	43500000 	.word	0x43500000
 800b4d8:	43d00000 	.word	0x43d00000
 800b4dc:	44504000 	.word	0x44504000
 800b4e0:	44d04000 	.word	0x44d04000
 800b4e4:	45504000 	.word	0x45504000

0800b4e8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_ACC_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 800b4e8:	b480      	push	{r7}
 800b4ea:	b083      	sub	sp, #12
 800b4ec:	af00      	add	r7, sp, #0
 800b4ee:	6078      	str	r0, [r7, #4]
 800b4f0:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? ISM330DHCX_XL_ODR_26Hz
 800b4f4:	edd7 7a00 	vldr	s15, [r7]
 800b4f8:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800b4fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b504:	d801      	bhi.n	800b50a <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x22>
 800b506:	2301      	movs	r3, #1
 800b508:	e058      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b50a:	edd7 7a00 	vldr	s15, [r7]
 800b50e:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800b512:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b51a:	d801      	bhi.n	800b520 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x38>
 800b51c:	2302      	movs	r3, #2
 800b51e:	e04d      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b520:	edd7 7a00 	vldr	s15, [r7]
 800b524:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800b5d0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xe8>
 800b528:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b52c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b530:	d801      	bhi.n	800b536 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x4e>
 800b532:	2303      	movs	r3, #3
 800b534:	e042      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b536:	edd7 7a00 	vldr	s15, [r7]
 800b53a:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800b5d4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xec>
 800b53e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b546:	d801      	bhi.n	800b54c <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x64>
 800b548:	2304      	movs	r3, #4
 800b54a:	e037      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b54c:	edd7 7a00 	vldr	s15, [r7]
 800b550:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800b5d8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf0>
 800b554:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b55c:	d801      	bhi.n	800b562 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x7a>
 800b55e:	2305      	movs	r3, #5
 800b560:	e02c      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b562:	edd7 7a00 	vldr	s15, [r7]
 800b566:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b5dc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf4>
 800b56a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b56e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b572:	d801      	bhi.n	800b578 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x90>
 800b574:	2306      	movs	r3, #6
 800b576:	e021      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b578:	edd7 7a00 	vldr	s15, [r7]
 800b57c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b5e0 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xf8>
 800b580:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b588:	d801      	bhi.n	800b58e <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xa6>
 800b58a:	2307      	movs	r3, #7
 800b58c:	e016      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b58e:	edd7 7a00 	vldr	s15, [r7]
 800b592:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800b5e4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xfc>
 800b596:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b59a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b59e:	d801      	bhi.n	800b5a4 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xbc>
 800b5a0:	2308      	movs	r3, #8
 800b5a2:	e00b      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b5a4:	edd7 7a00 	vldr	s15, [r7]
 800b5a8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b5e8 <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0x100>
 800b5ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b4:	d801      	bhi.n	800b5ba <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd2>
 800b5b6:	2309      	movs	r3, #9
 800b5b8:	e000      	b.n	800b5bc <ISM330DHCX_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800b5ba:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? ISM330DHCX_XL_ODR_12Hz5
 800b5bc:	687a      	ldr	r2, [r7, #4]
 800b5be:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? ISM330DHCX_XL_ODR_833Hz
                  : (Odr <= 1666.0f) ? ISM330DHCX_XL_ODR_1666Hz
                  : (Odr <= 3332.0f) ? ISM330DHCX_XL_ODR_3332Hz
                  :                    ISM330DHCX_XL_ODR_6667Hz;

  return ISM330DHCX_OK;
 800b5c2:	2300      	movs	r3, #0
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	370c      	adds	r7, #12
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr
 800b5d0:	42500000 	.word	0x42500000
 800b5d4:	42d00000 	.word	0x42d00000
 800b5d8:	43500000 	.word	0x43500000
 800b5dc:	43d00000 	.word	0x43d00000
 800b5e0:	44504000 	.word	0x44504000
 800b5e4:	44d04000 	.word	0x44d04000
 800b5e8:	45504000 	.word	0x45504000

0800b5ec <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
 800b5f4:	ed87 0a00 	vstr	s0, [r7]
  ism330dhcx_odr_g_t new_odr;

  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
            : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 800b5f8:	edd7 7a00 	vldr	s15, [r7]
 800b5fc:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800b600:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b608:	d801      	bhi.n	800b60e <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x22>
 800b60a:	2301      	movs	r3, #1
 800b60c:	e058      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b60e:	edd7 7a00 	vldr	s15, [r7]
 800b612:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800b616:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b61a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b61e:	d801      	bhi.n	800b624 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x38>
 800b620:	2302      	movs	r3, #2
 800b622:	e04d      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b624:	edd7 7a00 	vldr	s15, [r7]
 800b628:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b6e8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xfc>
 800b62c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b630:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b634:	d801      	bhi.n	800b63a <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x4e>
 800b636:	2303      	movs	r3, #3
 800b638:	e042      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b63a:	edd7 7a00 	vldr	s15, [r7]
 800b63e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800b6ec <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x100>
 800b642:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b64a:	d801      	bhi.n	800b650 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x64>
 800b64c:	2304      	movs	r3, #4
 800b64e:	e037      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b650:	edd7 7a00 	vldr	s15, [r7]
 800b654:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800b6f0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x104>
 800b658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b65c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b660:	d801      	bhi.n	800b666 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x7a>
 800b662:	2305      	movs	r3, #5
 800b664:	e02c      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b666:	edd7 7a00 	vldr	s15, [r7]
 800b66a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800b6f4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x108>
 800b66e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b676:	d801      	bhi.n	800b67c <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x90>
 800b678:	2306      	movs	r3, #6
 800b67a:	e021      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b67c:	edd7 7a00 	vldr	s15, [r7]
 800b680:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b6f8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x10c>
 800b684:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b68c:	d801      	bhi.n	800b692 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xa6>
 800b68e:	2307      	movs	r3, #7
 800b690:	e016      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b692:	edd7 7a00 	vldr	s15, [r7]
 800b696:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800b6fc <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x110>
 800b69a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b69e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6a2:	d801      	bhi.n	800b6a8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xbc>
 800b6a4:	2308      	movs	r3, #8
 800b6a6:	e00b      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b6a8:	edd7 7a00 	vldr	s15, [r7]
 800b6ac:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800b700 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0x114>
 800b6b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b6b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b6b8:	d801      	bhi.n	800b6be <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd2>
 800b6ba:	2309      	movs	r3, #9
 800b6bc:	e000      	b.n	800b6c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xd4>
 800b6be:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 800b6c0:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
            : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
            :                    ISM330DHCX_GY_ODR_6667Hz;

  /* Output data rate selection. */
  if (ism330dhcx_gy_data_rate_set(&(pObj->Ctx), new_odr) != ISM330DHCX_OK)
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	3320      	adds	r3, #32
 800b6c6:	7bfa      	ldrb	r2, [r7, #15]
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4618      	mov	r0, r3
 800b6cc:	f000 fbb8 	bl	800be40 <ism330dhcx_gy_data_rate_set>
 800b6d0:	4603      	mov	r3, r0
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d002      	beq.n	800b6dc <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf0>
  {
    return ISM330DHCX_ERROR;
 800b6d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b6da:	e000      	b.n	800b6de <ISM330DHCX_GYRO_SetOutputDataRate_When_Enabled+0xf2>
  }

  return ISM330DHCX_OK;
 800b6dc:	2300      	movs	r3, #0
}
 800b6de:	4618      	mov	r0, r3
 800b6e0:	3710      	adds	r7, #16
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	42500000 	.word	0x42500000
 800b6ec:	42d00000 	.word	0x42d00000
 800b6f0:	43500000 	.word	0x43500000
 800b6f4:	43d00000 	.word	0x43d00000
 800b6f8:	44504000 	.word	0x44504000
 800b6fc:	44d04000 	.word	0x44d04000
 800b700:	45504000 	.word	0x45504000

0800b704 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled(ISM330DHCX_Object_t *pObj, float Odr)
{
 800b704:	b480      	push	{r7}
 800b706:	b083      	sub	sp, #12
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	ed87 0a00 	vstr	s0, [r7]
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
                   : (Odr <=   26.0f) ? ISM330DHCX_GY_ODR_26Hz
 800b710:	edd7 7a00 	vldr	s15, [r7]
 800b714:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 800b718:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b71c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b720:	d801      	bhi.n	800b726 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x22>
 800b722:	2301      	movs	r3, #1
 800b724:	e058      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b726:	edd7 7a00 	vldr	s15, [r7]
 800b72a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800b72e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b732:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b736:	d801      	bhi.n	800b73c <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x38>
 800b738:	2302      	movs	r3, #2
 800b73a:	e04d      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b73c:	edd7 7a00 	vldr	s15, [r7]
 800b740:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800b7ec <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xe8>
 800b744:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b74c:	d801      	bhi.n	800b752 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x4e>
 800b74e:	2303      	movs	r3, #3
 800b750:	e042      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b752:	edd7 7a00 	vldr	s15, [r7]
 800b756:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800b7f0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xec>
 800b75a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b75e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b762:	d801      	bhi.n	800b768 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x64>
 800b764:	2304      	movs	r3, #4
 800b766:	e037      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b768:	edd7 7a00 	vldr	s15, [r7]
 800b76c:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800b7f4 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf0>
 800b770:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b774:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b778:	d801      	bhi.n	800b77e <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x7a>
 800b77a:	2305      	movs	r3, #5
 800b77c:	e02c      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b77e:	edd7 7a00 	vldr	s15, [r7]
 800b782:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800b7f8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf4>
 800b786:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b78a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b78e:	d801      	bhi.n	800b794 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x90>
 800b790:	2306      	movs	r3, #6
 800b792:	e021      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b794:	edd7 7a00 	vldr	s15, [r7]
 800b798:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800b7fc <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xf8>
 800b79c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7a4:	d801      	bhi.n	800b7aa <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xa6>
 800b7a6:	2307      	movs	r3, #7
 800b7a8:	e016      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b7aa:	edd7 7a00 	vldr	s15, [r7]
 800b7ae:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800b800 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xfc>
 800b7b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7ba:	d801      	bhi.n	800b7c0 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xbc>
 800b7bc:	2308      	movs	r3, #8
 800b7be:	e00b      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b7c0:	edd7 7a00 	vldr	s15, [r7]
 800b7c4:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800b804 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0x100>
 800b7c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b7cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7d0:	d801      	bhi.n	800b7d6 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd2>
 800b7d2:	2309      	movs	r3, #9
 800b7d4:	e000      	b.n	800b7d8 <ISM330DHCX_GYRO_SetOutputDataRate_When_Disabled+0xd4>
 800b7d6:	230a      	movs	r3, #10
  pObj->gyro_odr = (Odr <=   12.5f) ? ISM330DHCX_GY_ODR_12Hz5
 800b7d8:	687a      	ldr	r2, [r7, #4]
 800b7da:	f882 3034 	strb.w	r3, [r2, #52]	@ 0x34
                   : (Odr <=  833.0f) ? ISM330DHCX_GY_ODR_833Hz
                   : (Odr <= 1666.0f) ? ISM330DHCX_GY_ODR_1666Hz
                   : (Odr <= 3332.0f) ? ISM330DHCX_GY_ODR_3332Hz
                   :                    ISM330DHCX_GY_ODR_6667Hz;

  return ISM330DHCX_OK;
 800b7de:	2300      	movs	r3, #0
}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ea:	4770      	bx	lr
 800b7ec:	42500000 	.word	0x42500000
 800b7f0:	42d00000 	.word	0x42d00000
 800b7f4:	43500000 	.word	0x43500000
 800b7f8:	43d00000 	.word	0x43d00000
 800b7fc:	44504000 	.word	0x44504000
 800b800:	44d04000 	.word	0x44d04000
 800b804:	45504000 	.word	0x45504000

0800b808 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800b808:	b590      	push	{r4, r7, lr}
 800b80a:	b087      	sub	sp, #28
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	60f8      	str	r0, [r7, #12]
 800b810:	607a      	str	r2, [r7, #4]
 800b812:	461a      	mov	r2, r3
 800b814:	460b      	mov	r3, r1
 800b816:	72fb      	strb	r3, [r7, #11]
 800b818:	4613      	mov	r3, r2
 800b81a:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	695c      	ldr	r4, [r3, #20]
 800b824:	697b      	ldr	r3, [r7, #20]
 800b826:	7b1b      	ldrb	r3, [r3, #12]
 800b828:	4618      	mov	r0, r3
 800b82a:	7afb      	ldrb	r3, [r7, #11]
 800b82c:	b299      	uxth	r1, r3
 800b82e:	893b      	ldrh	r3, [r7, #8]
 800b830:	687a      	ldr	r2, [r7, #4]
 800b832:	47a0      	blx	r4
 800b834:	4603      	mov	r3, r0
}
 800b836:	4618      	mov	r0, r3
 800b838:	371c      	adds	r7, #28
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd90      	pop	{r4, r7, pc}

0800b83e <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800b83e:	b590      	push	{r4, r7, lr}
 800b840:	b087      	sub	sp, #28
 800b842:	af00      	add	r7, sp, #0
 800b844:	60f8      	str	r0, [r7, #12]
 800b846:	607a      	str	r2, [r7, #4]
 800b848:	461a      	mov	r2, r3
 800b84a:	460b      	mov	r3, r1
 800b84c:	72fb      	strb	r3, [r7, #11]
 800b84e:	4613      	mov	r3, r2
 800b850:	813b      	strh	r3, [r7, #8]
  ISM330DHCX_Object_t *pObj = (ISM330DHCX_Object_t *)Handle;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800b856:	697b      	ldr	r3, [r7, #20]
 800b858:	691c      	ldr	r4, [r3, #16]
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	7b1b      	ldrb	r3, [r3, #12]
 800b85e:	4618      	mov	r0, r3
 800b860:	7afb      	ldrb	r3, [r7, #11]
 800b862:	b299      	uxth	r1, r3
 800b864:	893b      	ldrh	r3, [r7, #8]
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	47a0      	blx	r4
 800b86a:	4603      	mov	r3, r0
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	371c      	adds	r7, #28
 800b870:	46bd      	mov	sp, r7
 800b872:	bd90      	pop	{r4, r7, pc}

0800b874 <ism330dhcx_read_reg>:
  *
  */
int32_t __weak ism330dhcx_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 800b874:	b590      	push	{r4, r7, lr}
 800b876:	b087      	sub	sp, #28
 800b878:	af00      	add	r7, sp, #0
 800b87a:	60f8      	str	r0, [r7, #12]
 800b87c:	607a      	str	r2, [r7, #4]
 800b87e:	461a      	mov	r2, r3
 800b880:	460b      	mov	r3, r1
 800b882:	72fb      	strb	r3, [r7, #11]
 800b884:	4613      	mov	r3, r2
 800b886:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d102      	bne.n	800b894 <ism330dhcx_read_reg+0x20>
  {
    return -1;
 800b88e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b892:	e009      	b.n	800b8a8 <ism330dhcx_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	685c      	ldr	r4, [r3, #4]
 800b898:	68fb      	ldr	r3, [r7, #12]
 800b89a:	68d8      	ldr	r0, [r3, #12]
 800b89c:	893b      	ldrh	r3, [r7, #8]
 800b89e:	7af9      	ldrb	r1, [r7, #11]
 800b8a0:	687a      	ldr	r2, [r7, #4]
 800b8a2:	47a0      	blx	r4
 800b8a4:	6178      	str	r0, [r7, #20]

  return ret;
 800b8a6:	697b      	ldr	r3, [r7, #20]
}
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	371c      	adds	r7, #28
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd90      	pop	{r4, r7, pc}

0800b8b0 <ism330dhcx_write_reg>:
  *
  */
int32_t __weak ism330dhcx_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 800b8b0:	b590      	push	{r4, r7, lr}
 800b8b2:	b087      	sub	sp, #28
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	60f8      	str	r0, [r7, #12]
 800b8b8:	607a      	str	r2, [r7, #4]
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	460b      	mov	r3, r1
 800b8be:	72fb      	strb	r3, [r7, #11]
 800b8c0:	4613      	mov	r3, r2
 800b8c2:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d102      	bne.n	800b8d0 <ism330dhcx_write_reg+0x20>
  {
    return -1;
 800b8ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b8ce:	e009      	b.n	800b8e4 <ism330dhcx_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	681c      	ldr	r4, [r3, #0]
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	68d8      	ldr	r0, [r3, #12]
 800b8d8:	893b      	ldrh	r3, [r7, #8]
 800b8da:	7af9      	ldrb	r1, [r7, #11]
 800b8dc:	687a      	ldr	r2, [r7, #4]
 800b8de:	47a0      	blx	r4
 800b8e0:	6178      	str	r0, [r7, #20]

  return ret;
 800b8e2:	697b      	ldr	r3, [r7, #20]
}
 800b8e4:	4618      	mov	r0, r3
 800b8e6:	371c      	adds	r7, #28
 800b8e8:	46bd      	mov	sp, r7
 800b8ea:	bd90      	pop	{r4, r7, pc}

0800b8ec <ism330dhcx_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t val)
{
 800b8ec:	b580      	push	{r7, lr}
 800b8ee:	b084      	sub	sp, #16
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800b8f8:	f107 0208 	add.w	r2, r7, #8
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	2110      	movs	r1, #16
 800b900:	6878      	ldr	r0, [r7, #4]
 800b902:	f7ff ffb7 	bl	800b874 <ism330dhcx_read_reg>
 800b906:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  if (ret == 0)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d10f      	bne.n	800b92e <ism330dhcx_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 800b90e:	78fb      	ldrb	r3, [r7, #3]
 800b910:	f003 0303 	and.w	r3, r3, #3
 800b914:	b2da      	uxtb	r2, r3
 800b916:	7a3b      	ldrb	r3, [r7, #8]
 800b918:	f362 0383 	bfi	r3, r2, #2, #2
 800b91c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 800b91e:	f107 0208 	add.w	r2, r7, #8
 800b922:	2301      	movs	r3, #1
 800b924:	2110      	movs	r1, #16
 800b926:	6878      	ldr	r0, [r7, #4]
 800b928:	f7ff ffc2 	bl	800b8b0 <ism330dhcx_write_reg>
 800b92c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800b92e:	68fb      	ldr	r3, [r7, #12]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3710      	adds	r7, #16
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <ism330dhcx_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_xl_t *val)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800b942:	f107 0208 	add.w	r2, r7, #8
 800b946:	2301      	movs	r3, #1
 800b948:	2110      	movs	r1, #16
 800b94a:	6878      	ldr	r0, [r7, #4]
 800b94c:	f7ff ff92 	bl	800b874 <ism330dhcx_read_reg>
 800b950:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.fs_xl)
 800b952:	7a3b      	ldrb	r3, [r7, #8]
 800b954:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800b958:	b2db      	uxtb	r3, r3
 800b95a:	2b03      	cmp	r3, #3
 800b95c:	d81a      	bhi.n	800b994 <ism330dhcx_xl_full_scale_get+0x5c>
 800b95e:	a201      	add	r2, pc, #4	@ (adr r2, 800b964 <ism330dhcx_xl_full_scale_get+0x2c>)
 800b960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b964:	0800b975 	.word	0x0800b975
 800b968:	0800b97d 	.word	0x0800b97d
 800b96c:	0800b985 	.word	0x0800b985
 800b970:	0800b98d 	.word	0x0800b98d
  {
    case ISM330DHCX_2g:
      *val = ISM330DHCX_2g;
 800b974:	683b      	ldr	r3, [r7, #0]
 800b976:	2200      	movs	r2, #0
 800b978:	701a      	strb	r2, [r3, #0]
      break;
 800b97a:	e00f      	b.n	800b99c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_16g:
      *val = ISM330DHCX_16g;
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	2201      	movs	r2, #1
 800b980:	701a      	strb	r2, [r3, #0]
      break;
 800b982:	e00b      	b.n	800b99c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_4g:
      *val = ISM330DHCX_4g;
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	2202      	movs	r2, #2
 800b988:	701a      	strb	r2, [r3, #0]
      break;
 800b98a:	e007      	b.n	800b99c <ism330dhcx_xl_full_scale_get+0x64>

    case ISM330DHCX_8g:
      *val = ISM330DHCX_8g;
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	2203      	movs	r2, #3
 800b990:	701a      	strb	r2, [r3, #0]
      break;
 800b992:	e003      	b.n	800b99c <ism330dhcx_xl_full_scale_get+0x64>

    default:
      *val = ISM330DHCX_2g;
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	2200      	movs	r2, #0
 800b998:	701a      	strb	r2, [r3, #0]
      break;
 800b99a:	bf00      	nop
  }

  return ret;
 800b99c:	68fb      	ldr	r3, [r7, #12]
}
 800b99e:	4618      	mov	r0, r3
 800b9a0:	3710      	adds	r7, #16
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bd80      	pop	{r7, pc}
 800b9a6:	bf00      	nop

0800b9a8 <ism330dhcx_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t val)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b086      	sub	sp, #24
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
 800b9b0:	460b      	mov	r3, r1
 800b9b2:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_xl_t odr_xl =  val;
 800b9b4:	78fb      	ldrb	r3, [r7, #3]
 800b9b6:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800b9b8:	f107 030c 	add.w	r3, r7, #12
 800b9bc:	4619      	mov	r1, r3
 800b9be:	6878      	ldr	r0, [r7, #4]
 800b9c0:	f000 fd91 	bl	800c4e6 <ism330dhcx_fsm_enable_get>
 800b9c4:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	f040 80c4 	bne.w	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800b9ce:	7b3b      	ldrb	r3, [r7, #12]
 800b9d0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800b9d4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800b9d6:	7b3b      	ldrb	r3, [r7, #12]
 800b9d8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800b9dc:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800b9e2:	7b3b      	ldrb	r3, [r7, #12]
 800b9e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800b9e8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800b9ea:	4313      	orrs	r3, r2
 800b9ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800b9ee:	7b3b      	ldrb	r3, [r7, #12]
 800b9f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800b9f4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800b9f6:	4313      	orrs	r3, r2
 800b9f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800b9fa:	7b3b      	ldrb	r3, [r7, #12]
 800b9fc:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ba00:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800ba02:	4313      	orrs	r3, r2
 800ba04:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800ba06:	7b3b      	ldrb	r3, [r7, #12]
 800ba08:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ba0c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800ba0e:	4313      	orrs	r3, r2
 800ba10:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800ba12:	7b3b      	ldrb	r3, [r7, #12]
 800ba14:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800ba18:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800ba1a:	4313      	orrs	r3, r2
 800ba1c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800ba1e:	7b3b      	ldrb	r3, [r7, #12]
 800ba20:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ba24:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800ba26:	4313      	orrs	r3, r2
 800ba28:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800ba2a:	7b7b      	ldrb	r3, [r7, #13]
 800ba2c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ba30:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800ba32:	4313      	orrs	r3, r2
 800ba34:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800ba36:	7b7b      	ldrb	r3, [r7, #13]
 800ba38:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800ba3c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800ba3e:	4313      	orrs	r3, r2
 800ba40:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800ba42:	7b7b      	ldrb	r3, [r7, #13]
 800ba44:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800ba48:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800ba4e:	7b7b      	ldrb	r3, [r7, #13]
 800ba50:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800ba54:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800ba56:	4313      	orrs	r3, r2
 800ba58:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800ba5a:	7b7b      	ldrb	r3, [r7, #13]
 800ba5c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ba60:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800ba62:	4313      	orrs	r3, r2
 800ba64:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800ba66:	7b7b      	ldrb	r3, [r7, #13]
 800ba68:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ba6c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800ba6e:	4313      	orrs	r3, r2
 800ba70:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800ba72:	7b7b      	ldrb	r3, [r7, #13]
 800ba74:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800ba78:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800ba7a:	4313      	orrs	r3, r2
 800ba7c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800ba7e:	7b7b      	ldrb	r3, [r7, #13]
 800ba80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800ba84:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800ba86:	4313      	orrs	r3, r2
 800ba88:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800ba8a:	2b01      	cmp	r3, #1
 800ba8c:	d163      	bne.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 800ba8e:	f107 030b 	add.w	r3, r7, #11
 800ba92:	4619      	mov	r1, r3
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f000 fd53 	bl	800c540 <ism330dhcx_fsm_data_rate_get>
 800ba9a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800ba9c:	693b      	ldr	r3, [r7, #16]
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d159      	bne.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800baa2:	7afb      	ldrb	r3, [r7, #11]
 800baa4:	2b03      	cmp	r3, #3
 800baa6:	d853      	bhi.n	800bb50 <ism330dhcx_xl_data_rate_set+0x1a8>
 800baa8:	a201      	add	r2, pc, #4	@ (adr r2, 800bab0 <ism330dhcx_xl_data_rate_set+0x108>)
 800baaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baae:	bf00      	nop
 800bab0:	0800bac1 	.word	0x0800bac1
 800bab4:	0800bad3 	.word	0x0800bad3
 800bab8:	0800baf1 	.word	0x0800baf1
 800babc:	0800bb1b 	.word	0x0800bb1b
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bac0:	78fb      	ldrb	r3, [r7, #3]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d102      	bne.n	800bacc <ism330dhcx_xl_data_rate_set+0x124>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800bac6:	2301      	movs	r3, #1
 800bac8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800baca:	e044      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800bacc:	78fb      	ldrb	r3, [r7, #3]
 800bace:	75fb      	strb	r3, [r7, #23]
            break;
 800bad0:	e041      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bad2:	78fb      	ldrb	r3, [r7, #3]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d102      	bne.n	800bade <ism330dhcx_xl_data_rate_set+0x136>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800bad8:	2302      	movs	r3, #2
 800bada:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800badc:	e03b      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bade:	78fb      	ldrb	r3, [r7, #3]
 800bae0:	2b01      	cmp	r3, #1
 800bae2:	d102      	bne.n	800baea <ism330dhcx_xl_data_rate_set+0x142>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800bae4:	2302      	movs	r3, #2
 800bae6:	75fb      	strb	r3, [r7, #23]
            break;
 800bae8:	e035      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800baea:	78fb      	ldrb	r3, [r7, #3]
 800baec:	75fb      	strb	r3, [r7, #23]
            break;
 800baee:	e032      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800baf0:	78fb      	ldrb	r3, [r7, #3]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d102      	bne.n	800bafc <ism330dhcx_xl_data_rate_set+0x154>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800baf6:	2303      	movs	r3, #3
 800baf8:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bafa:	e02c      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bafc:	78fb      	ldrb	r3, [r7, #3]
 800bafe:	2b01      	cmp	r3, #1
 800bb00:	d102      	bne.n	800bb08 <ism330dhcx_xl_data_rate_set+0x160>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800bb02:	2303      	movs	r3, #3
 800bb04:	75fb      	strb	r3, [r7, #23]
            break;
 800bb06:	e026      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800bb08:	78fb      	ldrb	r3, [r7, #3]
 800bb0a:	2b02      	cmp	r3, #2
 800bb0c:	d102      	bne.n	800bb14 <ism330dhcx_xl_data_rate_set+0x16c>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800bb0e:	2303      	movs	r3, #3
 800bb10:	75fb      	strb	r3, [r7, #23]
            break;
 800bb12:	e020      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800bb14:	78fb      	ldrb	r3, [r7, #3]
 800bb16:	75fb      	strb	r3, [r7, #23]
            break;
 800bb18:	e01d      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bb1a:	78fb      	ldrb	r3, [r7, #3]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d102      	bne.n	800bb26 <ism330dhcx_xl_data_rate_set+0x17e>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bb20:	2304      	movs	r3, #4
 800bb22:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bb24:	e017      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bb26:	78fb      	ldrb	r3, [r7, #3]
 800bb28:	2b01      	cmp	r3, #1
 800bb2a:	d102      	bne.n	800bb32 <ism330dhcx_xl_data_rate_set+0x18a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bb2c:	2304      	movs	r3, #4
 800bb2e:	75fb      	strb	r3, [r7, #23]
            break;
 800bb30:	e011      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800bb32:	78fb      	ldrb	r3, [r7, #3]
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d102      	bne.n	800bb3e <ism330dhcx_xl_data_rate_set+0x196>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bb38:	2304      	movs	r3, #4
 800bb3a:	75fb      	strb	r3, [r7, #23]
            break;
 800bb3c:	e00b      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 800bb3e:	78fb      	ldrb	r3, [r7, #3]
 800bb40:	2b03      	cmp	r3, #3
 800bb42:	d102      	bne.n	800bb4a <ism330dhcx_xl_data_rate_set+0x1a2>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bb44:	2304      	movs	r3, #4
 800bb46:	75fb      	strb	r3, [r7, #23]
            break;
 800bb48:	e005      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>
              odr_xl = val;
 800bb4a:	78fb      	ldrb	r3, [r7, #3]
 800bb4c:	75fb      	strb	r3, [r7, #23]
            break;
 800bb4e:	e002      	b.n	800bb56 <ism330dhcx_xl_data_rate_set+0x1ae>

          default:
            odr_xl = val;
 800bb50:	78fb      	ldrb	r3, [r7, #3]
 800bb52:	75fb      	strb	r3, [r7, #23]
            break;
 800bb54:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 800bb56:	2300      	movs	r3, #0
 800bb58:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d16c      	bne.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 800bb60:	f107 030a 	add.w	r3, r7, #10
 800bb64:	4619      	mov	r1, r3
 800bb66:	6878      	ldr	r0, [r7, #4]
 800bb68:	f000 fd32 	bl	800c5d0 <ism330dhcx_mlc_get>
 800bb6c:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 800bb6e:	7abb      	ldrb	r3, [r7, #10]
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d162      	bne.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 800bb74:	f107 0309 	add.w	r3, r7, #9
 800bb78:	4619      	mov	r1, r3
 800bb7a:	6878      	ldr	r0, [r7, #4]
 800bb7c:	f000 fd52 	bl	800c624 <ism330dhcx_mlc_data_rate_get>
 800bb80:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800bb82:	693b      	ldr	r3, [r7, #16]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d158      	bne.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
      {
        switch (mlc_odr)
 800bb88:	7a7b      	ldrb	r3, [r7, #9]
 800bb8a:	2b03      	cmp	r3, #3
 800bb8c:	d852      	bhi.n	800bc34 <ism330dhcx_xl_data_rate_set+0x28c>
 800bb8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bb94 <ism330dhcx_xl_data_rate_set+0x1ec>)
 800bb90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb94:	0800bba5 	.word	0x0800bba5
 800bb98:	0800bbb7 	.word	0x0800bbb7
 800bb9c:	0800bbd5 	.word	0x0800bbd5
 800bba0:	0800bbff 	.word	0x0800bbff
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bba4:	78fb      	ldrb	r3, [r7, #3]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d102      	bne.n	800bbb0 <ism330dhcx_xl_data_rate_set+0x208>
            {
              odr_xl = ISM330DHCX_XL_ODR_12Hz5;
 800bbaa:	2301      	movs	r3, #1
 800bbac:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bbae:	e044      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 800bbb0:	78fb      	ldrb	r3, [r7, #3]
 800bbb2:	75fb      	strb	r3, [r7, #23]
            break;
 800bbb4:	e041      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bbb6:	78fb      	ldrb	r3, [r7, #3]
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d102      	bne.n	800bbc2 <ism330dhcx_xl_data_rate_set+0x21a>
            {
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800bbbc:	2302      	movs	r3, #2
 800bbbe:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bbc0:	e03b      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bbc2:	78fb      	ldrb	r3, [r7, #3]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d102      	bne.n	800bbce <ism330dhcx_xl_data_rate_set+0x226>
              odr_xl = ISM330DHCX_XL_ODR_26Hz;
 800bbc8:	2302      	movs	r3, #2
 800bbca:	75fb      	strb	r3, [r7, #23]
            break;
 800bbcc:	e035      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 800bbce:	78fb      	ldrb	r3, [r7, #3]
 800bbd0:	75fb      	strb	r3, [r7, #23]
            break;
 800bbd2:	e032      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bbd4:	78fb      	ldrb	r3, [r7, #3]
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d102      	bne.n	800bbe0 <ism330dhcx_xl_data_rate_set+0x238>
            {
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800bbda:	2303      	movs	r3, #3
 800bbdc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bbde:	e02c      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bbe0:	78fb      	ldrb	r3, [r7, #3]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d102      	bne.n	800bbec <ism330dhcx_xl_data_rate_set+0x244>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	75fb      	strb	r3, [r7, #23]
            break;
 800bbea:	e026      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800bbec:	78fb      	ldrb	r3, [r7, #3]
 800bbee:	2b02      	cmp	r3, #2
 800bbf0:	d102      	bne.n	800bbf8 <ism330dhcx_xl_data_rate_set+0x250>
              odr_xl = ISM330DHCX_XL_ODR_52Hz;
 800bbf2:	2303      	movs	r3, #3
 800bbf4:	75fb      	strb	r3, [r7, #23]
            break;
 800bbf6:	e020      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 800bbf8:	78fb      	ldrb	r3, [r7, #3]
 800bbfa:	75fb      	strb	r3, [r7, #23]
            break;
 800bbfc:	e01d      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_XL_ODR_OFF)
 800bbfe:	78fb      	ldrb	r3, [r7, #3]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d102      	bne.n	800bc0a <ism330dhcx_xl_data_rate_set+0x262>
            {
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bc04:	2304      	movs	r3, #4
 800bc06:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800bc08:	e017      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_12Hz5)
 800bc0a:	78fb      	ldrb	r3, [r7, #3]
 800bc0c:	2b01      	cmp	r3, #1
 800bc0e:	d102      	bne.n	800bc16 <ism330dhcx_xl_data_rate_set+0x26e>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bc10:	2304      	movs	r3, #4
 800bc12:	75fb      	strb	r3, [r7, #23]
            break;
 800bc14:	e011      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_26Hz)
 800bc16:	78fb      	ldrb	r3, [r7, #3]
 800bc18:	2b02      	cmp	r3, #2
 800bc1a:	d102      	bne.n	800bc22 <ism330dhcx_xl_data_rate_set+0x27a>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bc1c:	2304      	movs	r3, #4
 800bc1e:	75fb      	strb	r3, [r7, #23]
            break;
 800bc20:	e00b      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
            else if (val == ISM330DHCX_XL_ODR_52Hz)
 800bc22:	78fb      	ldrb	r3, [r7, #3]
 800bc24:	2b03      	cmp	r3, #3
 800bc26:	d102      	bne.n	800bc2e <ism330dhcx_xl_data_rate_set+0x286>
              odr_xl = ISM330DHCX_XL_ODR_104Hz;
 800bc28:	2304      	movs	r3, #4
 800bc2a:	75fb      	strb	r3, [r7, #23]
            break;
 800bc2c:	e005      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>
              odr_xl = val;
 800bc2e:	78fb      	ldrb	r3, [r7, #3]
 800bc30:	75fb      	strb	r3, [r7, #23]
            break;
 800bc32:	e002      	b.n	800bc3a <ism330dhcx_xl_data_rate_set+0x292>

          default:
            odr_xl = val;
 800bc34:	78fb      	ldrb	r3, [r7, #3]
 800bc36:	75fb      	strb	r3, [r7, #23]
            break;
 800bc38:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d107      	bne.n	800bc50 <ism330dhcx_xl_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800bc40:	f107 0208 	add.w	r2, r7, #8
 800bc44:	2301      	movs	r3, #1
 800bc46:	2110      	movs	r1, #16
 800bc48:	6878      	ldr	r0, [r7, #4]
 800bc4a:	f7ff fe13 	bl	800b874 <ism330dhcx_read_reg>
 800bc4e:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl1_xl, 1);
  }

  if (ret == 0)
 800bc50:	693b      	ldr	r3, [r7, #16]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d10f      	bne.n	800bc76 <ism330dhcx_xl_data_rate_set+0x2ce>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 800bc56:	7dfb      	ldrb	r3, [r7, #23]
 800bc58:	f003 030f 	and.w	r3, r3, #15
 800bc5c:	b2da      	uxtb	r2, r3
 800bc5e:	7a3b      	ldrb	r3, [r7, #8]
 800bc60:	f362 1307 	bfi	r3, r2, #4, #4
 800bc64:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL1_XL,
 800bc66:	f107 0208 	add.w	r2, r7, #8
 800bc6a:	2301      	movs	r3, #1
 800bc6c:	2110      	movs	r1, #16
 800bc6e:	6878      	ldr	r0, [r7, #4]
 800bc70:	f7ff fe1e 	bl	800b8b0 <ism330dhcx_write_reg>
 800bc74:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800bc76:	693b      	ldr	r3, [r7, #16]
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3718      	adds	r7, #24
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	bd80      	pop	{r7, pc}

0800bc80 <ism330dhcx_xl_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_xl_data_rate_get(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_xl_t *val)
{
 800bc80:	b580      	push	{r7, lr}
 800bc82:	b084      	sub	sp, #16
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
 800bc88:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl1_xl_t ctrl1_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL1_XL,
 800bc8a:	f107 0208 	add.w	r2, r7, #8
 800bc8e:	2301      	movs	r3, #1
 800bc90:	2110      	movs	r1, #16
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f7ff fdee 	bl	800b874 <ism330dhcx_read_reg>
 800bc98:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);

  switch (ctrl1_xl.odr_xl)
 800bc9a:	7a3b      	ldrb	r3, [r7, #8]
 800bc9c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800bca0:	b2db      	uxtb	r3, r3
 800bca2:	2b0b      	cmp	r3, #11
 800bca4:	d84a      	bhi.n	800bd3c <ism330dhcx_xl_data_rate_get+0xbc>
 800bca6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcac <ism330dhcx_xl_data_rate_get+0x2c>)
 800bca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcac:	0800bcdd 	.word	0x0800bcdd
 800bcb0:	0800bce5 	.word	0x0800bce5
 800bcb4:	0800bced 	.word	0x0800bced
 800bcb8:	0800bcf5 	.word	0x0800bcf5
 800bcbc:	0800bcfd 	.word	0x0800bcfd
 800bcc0:	0800bd05 	.word	0x0800bd05
 800bcc4:	0800bd0d 	.word	0x0800bd0d
 800bcc8:	0800bd15 	.word	0x0800bd15
 800bccc:	0800bd1d 	.word	0x0800bd1d
 800bcd0:	0800bd25 	.word	0x0800bd25
 800bcd4:	0800bd2d 	.word	0x0800bd2d
 800bcd8:	0800bd35 	.word	0x0800bd35
  {
    case ISM330DHCX_XL_ODR_OFF:
      *val = ISM330DHCX_XL_ODR_OFF;
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	2200      	movs	r2, #0
 800bce0:	701a      	strb	r2, [r3, #0]
      break;
 800bce2:	e02f      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_12Hz5:
      *val = ISM330DHCX_XL_ODR_12Hz5;
 800bce4:	683b      	ldr	r3, [r7, #0]
 800bce6:	2201      	movs	r2, #1
 800bce8:	701a      	strb	r2, [r3, #0]
      break;
 800bcea:	e02b      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_26Hz:
      *val = ISM330DHCX_XL_ODR_26Hz;
 800bcec:	683b      	ldr	r3, [r7, #0]
 800bcee:	2202      	movs	r2, #2
 800bcf0:	701a      	strb	r2, [r3, #0]
      break;
 800bcf2:	e027      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_52Hz:
      *val = ISM330DHCX_XL_ODR_52Hz;
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	2203      	movs	r2, #3
 800bcf8:	701a      	strb	r2, [r3, #0]
      break;
 800bcfa:	e023      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_104Hz:
      *val = ISM330DHCX_XL_ODR_104Hz;
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	2204      	movs	r2, #4
 800bd00:	701a      	strb	r2, [r3, #0]
      break;
 800bd02:	e01f      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_208Hz:
      *val = ISM330DHCX_XL_ODR_208Hz;
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	2205      	movs	r2, #5
 800bd08:	701a      	strb	r2, [r3, #0]
      break;
 800bd0a:	e01b      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_416Hz:
      *val = ISM330DHCX_XL_ODR_416Hz;
 800bd0c:	683b      	ldr	r3, [r7, #0]
 800bd0e:	2206      	movs	r2, #6
 800bd10:	701a      	strb	r2, [r3, #0]
      break;
 800bd12:	e017      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_833Hz:
      *val = ISM330DHCX_XL_ODR_833Hz;
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	2207      	movs	r2, #7
 800bd18:	701a      	strb	r2, [r3, #0]
      break;
 800bd1a:	e013      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_1666Hz:
      *val = ISM330DHCX_XL_ODR_1666Hz;
 800bd1c:	683b      	ldr	r3, [r7, #0]
 800bd1e:	2208      	movs	r2, #8
 800bd20:	701a      	strb	r2, [r3, #0]
      break;
 800bd22:	e00f      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_3332Hz:
      *val = ISM330DHCX_XL_ODR_3332Hz;
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	2209      	movs	r2, #9
 800bd28:	701a      	strb	r2, [r3, #0]
      break;
 800bd2a:	e00b      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_6667Hz:
      *val = ISM330DHCX_XL_ODR_6667Hz;
 800bd2c:	683b      	ldr	r3, [r7, #0]
 800bd2e:	220a      	movs	r2, #10
 800bd30:	701a      	strb	r2, [r3, #0]
      break;
 800bd32:	e007      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    case ISM330DHCX_XL_ODR_1Hz6:
      *val = ISM330DHCX_XL_ODR_1Hz6;
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	220b      	movs	r2, #11
 800bd38:	701a      	strb	r2, [r3, #0]
      break;
 800bd3a:	e003      	b.n	800bd44 <ism330dhcx_xl_data_rate_get+0xc4>

    default:
      *val = ISM330DHCX_XL_ODR_OFF;
 800bd3c:	683b      	ldr	r3, [r7, #0]
 800bd3e:	2200      	movs	r2, #0
 800bd40:	701a      	strb	r2, [r3, #0]
      break;
 800bd42:	bf00      	nop
  }

  return ret;
 800bd44:	68fb      	ldr	r3, [r7, #12]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}
 800bd4e:	bf00      	nop

0800bd50 <ism330dhcx_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t val)
{
 800bd50:	b580      	push	{r7, lr}
 800bd52:	b084      	sub	sp, #16
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
 800bd58:	460b      	mov	r3, r1
 800bd5a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800bd5c:	f107 0208 	add.w	r2, r7, #8
 800bd60:	2301      	movs	r3, #1
 800bd62:	2111      	movs	r1, #17
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f7ff fd85 	bl	800b874 <ism330dhcx_read_reg>
 800bd6a:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  if (ret == 0)
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d10f      	bne.n	800bd92 <ism330dhcx_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 800bd72:	78fb      	ldrb	r3, [r7, #3]
 800bd74:	f003 030f 	and.w	r3, r3, #15
 800bd78:	b2da      	uxtb	r2, r3
 800bd7a:	7a3b      	ldrb	r3, [r7, #8]
 800bd7c:	f362 0303 	bfi	r3, r2, #0, #4
 800bd80:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 800bd82:	f107 0208 	add.w	r2, r7, #8
 800bd86:	2301      	movs	r3, #1
 800bd88:	2111      	movs	r1, #17
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f7ff fd90 	bl	800b8b0 <ism330dhcx_write_reg>
 800bd90:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 800bd92:	68fb      	ldr	r3, [r7, #12]
}
 800bd94:	4618      	mov	r0, r3
 800bd96:	3710      	adds	r7, #16
 800bd98:	46bd      	mov	sp, r7
 800bd9a:	bd80      	pop	{r7, pc}

0800bd9c <ism330dhcx_gy_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_full_scale_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fs_g_t *val)
{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b084      	sub	sp, #16
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	6078      	str	r0, [r7, #4]
 800bda4:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800bda6:	f107 0208 	add.w	r2, r7, #8
 800bdaa:	2301      	movs	r3, #1
 800bdac:	2111      	movs	r1, #17
 800bdae:	6878      	ldr	r0, [r7, #4]
 800bdb0:	f7ff fd60 	bl	800b874 <ism330dhcx_read_reg>
 800bdb4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.fs_g)
 800bdb6:	7a3b      	ldrb	r3, [r7, #8]
 800bdb8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b0c      	cmp	r3, #12
 800bdc0:	d834      	bhi.n	800be2c <ism330dhcx_gy_full_scale_get+0x90>
 800bdc2:	a201      	add	r2, pc, #4	@ (adr r2, 800bdc8 <ism330dhcx_gy_full_scale_get+0x2c>)
 800bdc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc8:	0800be05 	.word	0x0800be05
 800bdcc:	0800be25 	.word	0x0800be25
 800bdd0:	0800bdfd 	.word	0x0800bdfd
 800bdd4:	0800be2d 	.word	0x0800be2d
 800bdd8:	0800be0d 	.word	0x0800be0d
 800bddc:	0800be2d 	.word	0x0800be2d
 800bde0:	0800be2d 	.word	0x0800be2d
 800bde4:	0800be2d 	.word	0x0800be2d
 800bde8:	0800be15 	.word	0x0800be15
 800bdec:	0800be2d 	.word	0x0800be2d
 800bdf0:	0800be2d 	.word	0x0800be2d
 800bdf4:	0800be2d 	.word	0x0800be2d
 800bdf8:	0800be1d 	.word	0x0800be1d
  {
    case ISM330DHCX_125dps:
      *val = ISM330DHCX_125dps;
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	2202      	movs	r2, #2
 800be00:	701a      	strb	r2, [r3, #0]
      break;
 800be02:	e017      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_250dps:
      *val = ISM330DHCX_250dps;
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	2200      	movs	r2, #0
 800be08:	701a      	strb	r2, [r3, #0]
      break;
 800be0a:	e013      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_500dps:
      *val = ISM330DHCX_500dps;
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	2204      	movs	r2, #4
 800be10:	701a      	strb	r2, [r3, #0]
      break;
 800be12:	e00f      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_1000dps:
      *val = ISM330DHCX_1000dps;
 800be14:	683b      	ldr	r3, [r7, #0]
 800be16:	2208      	movs	r2, #8
 800be18:	701a      	strb	r2, [r3, #0]
      break;
 800be1a:	e00b      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_2000dps:
      *val = ISM330DHCX_2000dps;
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	220c      	movs	r2, #12
 800be20:	701a      	strb	r2, [r3, #0]
      break;
 800be22:	e007      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    case ISM330DHCX_4000dps:
      *val = ISM330DHCX_4000dps;
 800be24:	683b      	ldr	r3, [r7, #0]
 800be26:	2201      	movs	r2, #1
 800be28:	701a      	strb	r2, [r3, #0]
      break;
 800be2a:	e003      	b.n	800be34 <ism330dhcx_gy_full_scale_get+0x98>

    default:
      *val = ISM330DHCX_125dps;
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	2202      	movs	r2, #2
 800be30:	701a      	strb	r2, [r3, #0]
      break;
 800be32:	bf00      	nop
  }

  return ret;
 800be34:	68fb      	ldr	r3, [r7, #12]
}
 800be36:	4618      	mov	r0, r3
 800be38:	3710      	adds	r7, #16
 800be3a:	46bd      	mov	sp, r7
 800be3c:	bd80      	pop	{r7, pc}
 800be3e:	bf00      	nop

0800be40 <ism330dhcx_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t val)
{
 800be40:	b580      	push	{r7, lr}
 800be42:	b086      	sub	sp, #24
 800be44:	af00      	add	r7, sp, #0
 800be46:	6078      	str	r0, [r7, #4]
 800be48:	460b      	mov	r3, r1
 800be4a:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_odr_g_t odr_gy =  val;
 800be4c:	78fb      	ldrb	r3, [r7, #3]
 800be4e:	75fb      	strb	r3, [r7, #23]
  uint8_t mlc_enable;
  ism330dhcx_mlc_odr_t mlc_odr;
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  /* Check the Finite State Machine data rate constraints */
  ret =  ism330dhcx_fsm_enable_get(ctx, &fsm_enable);
 800be50:	f107 030c 	add.w	r3, r7, #12
 800be54:	4619      	mov	r1, r3
 800be56:	6878      	ldr	r0, [r7, #4]
 800be58:	f000 fb45 	bl	800c4e6 <ism330dhcx_fsm_enable_get>
 800be5c:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800be5e:	693b      	ldr	r3, [r7, #16]
 800be60:	2b00      	cmp	r3, #0
 800be62:	f040 80c4 	bne.w	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800be66:	7b3b      	ldrb	r3, [r7, #12]
 800be68:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800be6c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800be6e:	7b3b      	ldrb	r3, [r7, #12]
 800be70:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800be74:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800be76:	4313      	orrs	r3, r2
 800be78:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800be7a:	7b3b      	ldrb	r3, [r7, #12]
 800be7c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800be80:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800be82:	4313      	orrs	r3, r2
 800be84:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800be86:	7b3b      	ldrb	r3, [r7, #12]
 800be88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800be8c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800be8e:	4313      	orrs	r3, r2
 800be90:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800be92:	7b3b      	ldrb	r3, [r7, #12]
 800be94:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800be98:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800be9a:	4313      	orrs	r3, r2
 800be9c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800be9e:	7b3b      	ldrb	r3, [r7, #12]
 800bea0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800bea4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800bea6:	4313      	orrs	r3, r2
 800bea8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800beaa:	7b3b      	ldrb	r3, [r7, #12]
 800beac:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800beb0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800beb2:	4313      	orrs	r3, r2
 800beb4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800beb6:	7b3b      	ldrb	r3, [r7, #12]
 800beb8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bebc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800bebe:	4313      	orrs	r3, r2
 800bec0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800bec2:	7b7b      	ldrb	r3, [r7, #13]
 800bec4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800bec8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800beca:	4313      	orrs	r3, r2
 800becc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800bece:	7b7b      	ldrb	r3, [r7, #13]
 800bed0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800bed4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800bed6:	4313      	orrs	r3, r2
 800bed8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800beda:	7b7b      	ldrb	r3, [r7, #13]
 800bedc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800bee0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800bee2:	4313      	orrs	r3, r2
 800bee4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800bee6:	7b7b      	ldrb	r3, [r7, #13]
 800bee8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800beec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800beee:	4313      	orrs	r3, r2
 800bef0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800bef2:	7b7b      	ldrb	r3, [r7, #13]
 800bef4:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800bef8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800befa:	4313      	orrs	r3, r2
 800befc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800befe:	7b7b      	ldrb	r3, [r7, #13]
 800bf00:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800bf04:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800bf06:	4313      	orrs	r3, r2
 800bf08:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800bf0a:	7b7b      	ldrb	r3, [r7, #13]
 800bf0c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800bf10:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800bf12:	4313      	orrs	r3, r2
 800bf14:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800bf16:	7b7b      	ldrb	r3, [r7, #13]
 800bf18:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800bf1c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d163      	bne.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
    {
      ret =  ism330dhcx_fsm_data_rate_get(ctx, &fsm_odr);
 800bf26:	f107 030b 	add.w	r3, r7, #11
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f000 fb07 	bl	800c540 <ism330dhcx_fsm_data_rate_get>
 800bf32:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800bf34:	693b      	ldr	r3, [r7, #16]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d159      	bne.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 800bf3a:	7afb      	ldrb	r3, [r7, #11]
 800bf3c:	2b03      	cmp	r3, #3
 800bf3e:	d853      	bhi.n	800bfe8 <ism330dhcx_gy_data_rate_set+0x1a8>
 800bf40:	a201      	add	r2, pc, #4	@ (adr r2, 800bf48 <ism330dhcx_gy_data_rate_set+0x108>)
 800bf42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf46:	bf00      	nop
 800bf48:	0800bf59 	.word	0x0800bf59
 800bf4c:	0800bf6b 	.word	0x0800bf6b
 800bf50:	0800bf89 	.word	0x0800bf89
 800bf54:	0800bfb3 	.word	0x0800bfb3
        {
          case ISM330DHCX_ODR_FSM_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800bf58:	78fb      	ldrb	r3, [r7, #3]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d102      	bne.n	800bf64 <ism330dhcx_gy_data_rate_set+0x124>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 800bf5e:	2301      	movs	r3, #1
 800bf60:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800bf62:	e044      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800bf64:	78fb      	ldrb	r3, [r7, #3]
 800bf66:	75fb      	strb	r3, [r7, #23]
            break;
 800bf68:	e041      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800bf6a:	78fb      	ldrb	r3, [r7, #3]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d102      	bne.n	800bf76 <ism330dhcx_gy_data_rate_set+0x136>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 800bf70:	2302      	movs	r3, #2
 800bf72:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800bf74:	e03b      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800bf76:	78fb      	ldrb	r3, [r7, #3]
 800bf78:	2b01      	cmp	r3, #1
 800bf7a:	d102      	bne.n	800bf82 <ism330dhcx_gy_data_rate_set+0x142>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 800bf7c:	2302      	movs	r3, #2
 800bf7e:	75fb      	strb	r3, [r7, #23]
            break;
 800bf80:	e035      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800bf82:	78fb      	ldrb	r3, [r7, #3]
 800bf84:	75fb      	strb	r3, [r7, #23]
            break;
 800bf86:	e032      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800bf88:	78fb      	ldrb	r3, [r7, #3]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d102      	bne.n	800bf94 <ism330dhcx_gy_data_rate_set+0x154>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800bf8e:	2303      	movs	r3, #3
 800bf90:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800bf92:	e02c      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800bf94:	78fb      	ldrb	r3, [r7, #3]
 800bf96:	2b01      	cmp	r3, #1
 800bf98:	d102      	bne.n	800bfa0 <ism330dhcx_gy_data_rate_set+0x160>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800bf9a:	2303      	movs	r3, #3
 800bf9c:	75fb      	strb	r3, [r7, #23]
            break;
 800bf9e:	e026      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 800bfa0:	78fb      	ldrb	r3, [r7, #3]
 800bfa2:	2b02      	cmp	r3, #2
 800bfa4:	d102      	bne.n	800bfac <ism330dhcx_gy_data_rate_set+0x16c>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800bfa6:	2303      	movs	r3, #3
 800bfa8:	75fb      	strb	r3, [r7, #23]
            break;
 800bfaa:	e020      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800bfac:	78fb      	ldrb	r3, [r7, #3]
 800bfae:	75fb      	strb	r3, [r7, #23]
            break;
 800bfb0:	e01d      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>

          case ISM330DHCX_ODR_FSM_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800bfb2:	78fb      	ldrb	r3, [r7, #3]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d102      	bne.n	800bfbe <ism330dhcx_gy_data_rate_set+0x17e>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800bfb8:	2304      	movs	r3, #4
 800bfba:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800bfbc:	e017      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800bfbe:	78fb      	ldrb	r3, [r7, #3]
 800bfc0:	2b01      	cmp	r3, #1
 800bfc2:	d102      	bne.n	800bfca <ism330dhcx_gy_data_rate_set+0x18a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800bfc4:	2304      	movs	r3, #4
 800bfc6:	75fb      	strb	r3, [r7, #23]
            break;
 800bfc8:	e011      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 800bfca:	78fb      	ldrb	r3, [r7, #3]
 800bfcc:	2b02      	cmp	r3, #2
 800bfce:	d102      	bne.n	800bfd6 <ism330dhcx_gy_data_rate_set+0x196>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800bfd0:	2304      	movs	r3, #4
 800bfd2:	75fb      	strb	r3, [r7, #23]
            break;
 800bfd4:	e00b      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 800bfd6:	78fb      	ldrb	r3, [r7, #3]
 800bfd8:	2b03      	cmp	r3, #3
 800bfda:	d102      	bne.n	800bfe2 <ism330dhcx_gy_data_rate_set+0x1a2>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800bfdc:	2304      	movs	r3, #4
 800bfde:	75fb      	strb	r3, [r7, #23]
            break;
 800bfe0:	e005      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>
              odr_gy = val;
 800bfe2:	78fb      	ldrb	r3, [r7, #3]
 800bfe4:	75fb      	strb	r3, [r7, #23]
            break;
 800bfe6:	e002      	b.n	800bfee <ism330dhcx_gy_data_rate_set+0x1ae>

          default:
            odr_gy = val;
 800bfe8:	78fb      	ldrb	r3, [r7, #3]
 800bfea:	75fb      	strb	r3, [r7, #23]
            break;
 800bfec:	bf00      	nop
      }
    }
  }

  /* Check the Machine Learning Core data rate constraints */
  mlc_enable = PROPERTY_DISABLE;
 800bfee:	2300      	movs	r3, #0
 800bff0:	72bb      	strb	r3, [r7, #10]

  if (ret == 0)
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d16c      	bne.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
  {
    ret =  ism330dhcx_mlc_get(ctx, &mlc_enable);
 800bff8:	f107 030a 	add.w	r3, r7, #10
 800bffc:	4619      	mov	r1, r3
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 fae6 	bl	800c5d0 <ism330dhcx_mlc_get>
 800c004:	6138      	str	r0, [r7, #16]

    if (mlc_enable == PROPERTY_ENABLE)
 800c006:	7abb      	ldrb	r3, [r7, #10]
 800c008:	2b01      	cmp	r3, #1
 800c00a:	d162      	bne.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
    {
      ret =  ism330dhcx_mlc_data_rate_get(ctx, &mlc_odr);
 800c00c:	f107 0309 	add.w	r3, r7, #9
 800c010:	4619      	mov	r1, r3
 800c012:	6878      	ldr	r0, [r7, #4]
 800c014:	f000 fb06 	bl	800c624 <ism330dhcx_mlc_data_rate_get>
 800c018:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800c01a:	693b      	ldr	r3, [r7, #16]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d158      	bne.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
      {
        switch (mlc_odr)
 800c020:	7a7b      	ldrb	r3, [r7, #9]
 800c022:	2b03      	cmp	r3, #3
 800c024:	d852      	bhi.n	800c0cc <ism330dhcx_gy_data_rate_set+0x28c>
 800c026:	a201      	add	r2, pc, #4	@ (adr r2, 800c02c <ism330dhcx_gy_data_rate_set+0x1ec>)
 800c028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c02c:	0800c03d 	.word	0x0800c03d
 800c030:	0800c04f 	.word	0x0800c04f
 800c034:	0800c06d 	.word	0x0800c06d
 800c038:	0800c097 	.word	0x0800c097
        {
          case ISM330DHCX_ODR_PRGS_12Hz5:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800c03c:	78fb      	ldrb	r3, [r7, #3]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d102      	bne.n	800c048 <ism330dhcx_gy_data_rate_set+0x208>
            {
              odr_gy = ISM330DHCX_GY_ODR_12Hz5;
 800c042:	2301      	movs	r3, #1
 800c044:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800c046:	e044      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800c048:	78fb      	ldrb	r3, [r7, #3]
 800c04a:	75fb      	strb	r3, [r7, #23]
            break;
 800c04c:	e041      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_26Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800c04e:	78fb      	ldrb	r3, [r7, #3]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d102      	bne.n	800c05a <ism330dhcx_gy_data_rate_set+0x21a>
            {
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 800c054:	2302      	movs	r3, #2
 800c056:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800c058:	e03b      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800c05a:	78fb      	ldrb	r3, [r7, #3]
 800c05c:	2b01      	cmp	r3, #1
 800c05e:	d102      	bne.n	800c066 <ism330dhcx_gy_data_rate_set+0x226>
              odr_gy = ISM330DHCX_GY_ODR_26Hz;
 800c060:	2302      	movs	r3, #2
 800c062:	75fb      	strb	r3, [r7, #23]
            break;
 800c064:	e035      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800c066:	78fb      	ldrb	r3, [r7, #3]
 800c068:	75fb      	strb	r3, [r7, #23]
            break;
 800c06a:	e032      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_52Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800c06c:	78fb      	ldrb	r3, [r7, #3]
 800c06e:	2b00      	cmp	r3, #0
 800c070:	d102      	bne.n	800c078 <ism330dhcx_gy_data_rate_set+0x238>
            {
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800c072:	2303      	movs	r3, #3
 800c074:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800c076:	e02c      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800c078:	78fb      	ldrb	r3, [r7, #3]
 800c07a:	2b01      	cmp	r3, #1
 800c07c:	d102      	bne.n	800c084 <ism330dhcx_gy_data_rate_set+0x244>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800c07e:	2303      	movs	r3, #3
 800c080:	75fb      	strb	r3, [r7, #23]
            break;
 800c082:	e026      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 800c084:	78fb      	ldrb	r3, [r7, #3]
 800c086:	2b02      	cmp	r3, #2
 800c088:	d102      	bne.n	800c090 <ism330dhcx_gy_data_rate_set+0x250>
              odr_gy = ISM330DHCX_GY_ODR_52Hz;
 800c08a:	2303      	movs	r3, #3
 800c08c:	75fb      	strb	r3, [r7, #23]
            break;
 800c08e:	e020      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800c090:	78fb      	ldrb	r3, [r7, #3]
 800c092:	75fb      	strb	r3, [r7, #23]
            break;
 800c094:	e01d      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>

          case ISM330DHCX_ODR_PRGS_104Hz:
            if (val == ISM330DHCX_GY_ODR_OFF)
 800c096:	78fb      	ldrb	r3, [r7, #3]
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d102      	bne.n	800c0a2 <ism330dhcx_gy_data_rate_set+0x262>
            {
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800c09c:	2304      	movs	r3, #4
 800c09e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800c0a0:	e017      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_12Hz5)
 800c0a2:	78fb      	ldrb	r3, [r7, #3]
 800c0a4:	2b01      	cmp	r3, #1
 800c0a6:	d102      	bne.n	800c0ae <ism330dhcx_gy_data_rate_set+0x26e>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800c0a8:	2304      	movs	r3, #4
 800c0aa:	75fb      	strb	r3, [r7, #23]
            break;
 800c0ac:	e011      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_26Hz)
 800c0ae:	78fb      	ldrb	r3, [r7, #3]
 800c0b0:	2b02      	cmp	r3, #2
 800c0b2:	d102      	bne.n	800c0ba <ism330dhcx_gy_data_rate_set+0x27a>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800c0b4:	2304      	movs	r3, #4
 800c0b6:	75fb      	strb	r3, [r7, #23]
            break;
 800c0b8:	e00b      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
            else if (val == ISM330DHCX_GY_ODR_52Hz)
 800c0ba:	78fb      	ldrb	r3, [r7, #3]
 800c0bc:	2b03      	cmp	r3, #3
 800c0be:	d102      	bne.n	800c0c6 <ism330dhcx_gy_data_rate_set+0x286>
              odr_gy = ISM330DHCX_GY_ODR_104Hz;
 800c0c0:	2304      	movs	r3, #4
 800c0c2:	75fb      	strb	r3, [r7, #23]
            break;
 800c0c4:	e005      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>
              odr_gy = val;
 800c0c6:	78fb      	ldrb	r3, [r7, #3]
 800c0c8:	75fb      	strb	r3, [r7, #23]
            break;
 800c0ca:	e002      	b.n	800c0d2 <ism330dhcx_gy_data_rate_set+0x292>

          default:
            odr_gy = val;
 800c0cc:	78fb      	ldrb	r3, [r7, #3]
 800c0ce:	75fb      	strb	r3, [r7, #23]
            break;
 800c0d0:	bf00      	nop
        }
      }
    }
  }

  if (ret == 0)
 800c0d2:	693b      	ldr	r3, [r7, #16]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d107      	bne.n	800c0e8 <ism330dhcx_gy_data_rate_set+0x2a8>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800c0d8:	f107 0208 	add.w	r2, r7, #8
 800c0dc:	2301      	movs	r3, #1
 800c0de:	2111      	movs	r1, #17
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	f7ff fbc7 	bl	800b874 <ism330dhcx_read_reg>
 800c0e6:	6138      	str	r0, [r7, #16]
                              (uint8_t *)&ctrl2_g, 1);
  }

  if (ret == 0)
 800c0e8:	693b      	ldr	r3, [r7, #16]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d10f      	bne.n	800c10e <ism330dhcx_gy_data_rate_set+0x2ce>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 800c0ee:	7dfb      	ldrb	r3, [r7, #23]
 800c0f0:	f003 030f 	and.w	r3, r3, #15
 800c0f4:	b2da      	uxtb	r2, r3
 800c0f6:	7a3b      	ldrb	r3, [r7, #8]
 800c0f8:	f362 1307 	bfi	r3, r2, #4, #4
 800c0fc:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL2_G,
 800c0fe:	f107 0208 	add.w	r2, r7, #8
 800c102:	2301      	movs	r3, #1
 800c104:	2111      	movs	r1, #17
 800c106:	6878      	ldr	r0, [r7, #4]
 800c108:	f7ff fbd2 	bl	800b8b0 <ism330dhcx_write_reg>
 800c10c:	6138      	str	r0, [r7, #16]
                               (uint8_t *)&ctrl2_g, 1);
  }

  return ret;
 800c10e:	693b      	ldr	r3, [r7, #16]
}
 800c110:	4618      	mov	r0, r3
 800c112:	3718      	adds	r7, #24
 800c114:	46bd      	mov	sp, r7
 800c116:	bd80      	pop	{r7, pc}

0800c118 <ism330dhcx_gy_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_gy_data_rate_get(const stmdev_ctx_t *ctx,
                                    ism330dhcx_odr_g_t *val)
{
 800c118:	b580      	push	{r7, lr}
 800c11a:	b084      	sub	sp, #16
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
 800c120:	6039      	str	r1, [r7, #0]
  ism330dhcx_ctrl2_g_t ctrl2_g;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL2_G,
 800c122:	f107 0208 	add.w	r2, r7, #8
 800c126:	2301      	movs	r3, #1
 800c128:	2111      	movs	r1, #17
 800c12a:	6878      	ldr	r0, [r7, #4]
 800c12c:	f7ff fba2 	bl	800b874 <ism330dhcx_read_reg>
 800c130:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl2_g, 1);

  switch (ctrl2_g.odr_g)
 800c132:	7a3b      	ldrb	r3, [r7, #8]
 800c134:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800c138:	b2db      	uxtb	r3, r3
 800c13a:	2b0a      	cmp	r3, #10
 800c13c:	d844      	bhi.n	800c1c8 <ism330dhcx_gy_data_rate_get+0xb0>
 800c13e:	a201      	add	r2, pc, #4	@ (adr r2, 800c144 <ism330dhcx_gy_data_rate_get+0x2c>)
 800c140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c144:	0800c171 	.word	0x0800c171
 800c148:	0800c179 	.word	0x0800c179
 800c14c:	0800c181 	.word	0x0800c181
 800c150:	0800c189 	.word	0x0800c189
 800c154:	0800c191 	.word	0x0800c191
 800c158:	0800c199 	.word	0x0800c199
 800c15c:	0800c1a1 	.word	0x0800c1a1
 800c160:	0800c1a9 	.word	0x0800c1a9
 800c164:	0800c1b1 	.word	0x0800c1b1
 800c168:	0800c1b9 	.word	0x0800c1b9
 800c16c:	0800c1c1 	.word	0x0800c1c1
  {
    case ISM330DHCX_GY_ODR_OFF:
      *val = ISM330DHCX_GY_ODR_OFF;
 800c170:	683b      	ldr	r3, [r7, #0]
 800c172:	2200      	movs	r2, #0
 800c174:	701a      	strb	r2, [r3, #0]
      break;
 800c176:	e02b      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_12Hz5:
      *val = ISM330DHCX_GY_ODR_12Hz5;
 800c178:	683b      	ldr	r3, [r7, #0]
 800c17a:	2201      	movs	r2, #1
 800c17c:	701a      	strb	r2, [r3, #0]
      break;
 800c17e:	e027      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_26Hz:
      *val = ISM330DHCX_GY_ODR_26Hz;
 800c180:	683b      	ldr	r3, [r7, #0]
 800c182:	2202      	movs	r2, #2
 800c184:	701a      	strb	r2, [r3, #0]
      break;
 800c186:	e023      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_52Hz:
      *val = ISM330DHCX_GY_ODR_52Hz;
 800c188:	683b      	ldr	r3, [r7, #0]
 800c18a:	2203      	movs	r2, #3
 800c18c:	701a      	strb	r2, [r3, #0]
      break;
 800c18e:	e01f      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_104Hz:
      *val = ISM330DHCX_GY_ODR_104Hz;
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	2204      	movs	r2, #4
 800c194:	701a      	strb	r2, [r3, #0]
      break;
 800c196:	e01b      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_208Hz:
      *val = ISM330DHCX_GY_ODR_208Hz;
 800c198:	683b      	ldr	r3, [r7, #0]
 800c19a:	2205      	movs	r2, #5
 800c19c:	701a      	strb	r2, [r3, #0]
      break;
 800c19e:	e017      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_416Hz:
      *val = ISM330DHCX_GY_ODR_416Hz;
 800c1a0:	683b      	ldr	r3, [r7, #0]
 800c1a2:	2206      	movs	r2, #6
 800c1a4:	701a      	strb	r2, [r3, #0]
      break;
 800c1a6:	e013      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_833Hz:
      *val = ISM330DHCX_GY_ODR_833Hz;
 800c1a8:	683b      	ldr	r3, [r7, #0]
 800c1aa:	2207      	movs	r2, #7
 800c1ac:	701a      	strb	r2, [r3, #0]
      break;
 800c1ae:	e00f      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_1666Hz:
      *val = ISM330DHCX_GY_ODR_1666Hz;
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	2208      	movs	r2, #8
 800c1b4:	701a      	strb	r2, [r3, #0]
      break;
 800c1b6:	e00b      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_3332Hz:
      *val = ISM330DHCX_GY_ODR_3332Hz;
 800c1b8:	683b      	ldr	r3, [r7, #0]
 800c1ba:	2209      	movs	r2, #9
 800c1bc:	701a      	strb	r2, [r3, #0]
      break;
 800c1be:	e007      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    case ISM330DHCX_GY_ODR_6667Hz:
      *val = ISM330DHCX_GY_ODR_6667Hz;
 800c1c0:	683b      	ldr	r3, [r7, #0]
 800c1c2:	220a      	movs	r2, #10
 800c1c4:	701a      	strb	r2, [r3, #0]
      break;
 800c1c6:	e003      	b.n	800c1d0 <ism330dhcx_gy_data_rate_get+0xb8>

    default:
      *val = ISM330DHCX_GY_ODR_OFF;
 800c1c8:	683b      	ldr	r3, [r7, #0]
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	701a      	strb	r2, [r3, #0]
      break;
 800c1ce:	bf00      	nop
  }

  return ret;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
}
 800c1d2:	4618      	mov	r0, r3
 800c1d4:	3710      	adds	r7, #16
 800c1d6:	46bd      	mov	sp, r7
 800c1d8:	bd80      	pop	{r7, pc}
 800c1da:	bf00      	nop

0800c1dc <ism330dhcx_block_data_update_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_block_data_update_set(const stmdev_ctx_t *ctx,
                                         uint8_t val)
{
 800c1dc:	b580      	push	{r7, lr}
 800c1de:	b084      	sub	sp, #16
 800c1e0:	af00      	add	r7, sp, #0
 800c1e2:	6078      	str	r0, [r7, #4]
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800c1e8:	f107 0208 	add.w	r2, r7, #8
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	2112      	movs	r1, #18
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f7ff fb3f 	bl	800b874 <ism330dhcx_read_reg>
 800c1f6:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d10f      	bne.n	800c21e <ism330dhcx_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 800c1fe:	78fb      	ldrb	r3, [r7, #3]
 800c200:	f003 0301 	and.w	r3, r3, #1
 800c204:	b2da      	uxtb	r2, r3
 800c206:	7a3b      	ldrb	r3, [r7, #8]
 800c208:	f362 1386 	bfi	r3, r2, #6, #1
 800c20c:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 800c20e:	f107 0208 	add.w	r2, r7, #8
 800c212:	2301      	movs	r3, #1
 800c214:	2112      	movs	r1, #18
 800c216:	6878      	ldr	r0, [r7, #4]
 800c218:	f7ff fb4a 	bl	800b8b0 <ism330dhcx_write_reg>
 800c21c:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800c21e:	68fb      	ldr	r3, [r7, #12]
}
 800c220:	4618      	mov	r0, r3
 800c222:	3710      	adds	r7, #16
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}

0800c228 <ism330dhcx_angular_rate_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_angular_rate_raw_get(const stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b086      	sub	sp, #24
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_G, buff, 6);
 800c232:	f107 020c 	add.w	r2, r7, #12
 800c236:	2306      	movs	r3, #6
 800c238:	2122      	movs	r1, #34	@ 0x22
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	f7ff fb1a 	bl	800b874 <ism330dhcx_read_reg>
 800c240:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800c242:	7b7b      	ldrb	r3, [r7, #13]
 800c244:	b21a      	sxth	r2, r3
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c250:	b29b      	uxth	r3, r3
 800c252:	021b      	lsls	r3, r3, #8
 800c254:	b29b      	uxth	r3, r3
 800c256:	7b3a      	ldrb	r2, [r7, #12]
 800c258:	4413      	add	r3, r2
 800c25a:	b29b      	uxth	r3, r3
 800c25c:	b21a      	sxth	r2, r3
 800c25e:	683b      	ldr	r3, [r7, #0]
 800c260:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800c262:	7bfa      	ldrb	r2, [r7, #15]
 800c264:	683b      	ldr	r3, [r7, #0]
 800c266:	3302      	adds	r3, #2
 800c268:	b212      	sxth	r2, r2
 800c26a:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800c26c:	683b      	ldr	r3, [r7, #0]
 800c26e:	3302      	adds	r3, #2
 800c270:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c274:	b29b      	uxth	r3, r3
 800c276:	021b      	lsls	r3, r3, #8
 800c278:	b29b      	uxth	r3, r3
 800c27a:	7bba      	ldrb	r2, [r7, #14]
 800c27c:	4413      	add	r3, r2
 800c27e:	b29a      	uxth	r2, r3
 800c280:	683b      	ldr	r3, [r7, #0]
 800c282:	3302      	adds	r3, #2
 800c284:	b212      	sxth	r2, r2
 800c286:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800c288:	7c7a      	ldrb	r2, [r7, #17]
 800c28a:	683b      	ldr	r3, [r7, #0]
 800c28c:	3304      	adds	r3, #4
 800c28e:	b212      	sxth	r2, r2
 800c290:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800c292:	683b      	ldr	r3, [r7, #0]
 800c294:	3304      	adds	r3, #4
 800c296:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c29a:	b29b      	uxth	r3, r3
 800c29c:	021b      	lsls	r3, r3, #8
 800c29e:	b29b      	uxth	r3, r3
 800c2a0:	7c3a      	ldrb	r2, [r7, #16]
 800c2a2:	4413      	add	r3, r2
 800c2a4:	b29a      	uxth	r2, r3
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	3304      	adds	r3, #4
 800c2aa:	b212      	sxth	r2, r2
 800c2ac:	801a      	strh	r2, [r3, #0]

  return ret;
 800c2ae:	697b      	ldr	r3, [r7, #20]
}
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	3718      	adds	r7, #24
 800c2b4:	46bd      	mov	sp, r7
 800c2b6:	bd80      	pop	{r7, pc}

0800c2b8 <ism330dhcx_acceleration_raw_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_acceleration_raw_get(const stmdev_ctx_t *ctx,
                                        int16_t *val)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b086      	sub	sp, #24
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
 800c2c0:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_OUTX_L_A, buff, 6);
 800c2c2:	f107 020c 	add.w	r2, r7, #12
 800c2c6:	2306      	movs	r3, #6
 800c2c8:	2128      	movs	r1, #40	@ 0x28
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f7ff fad2 	bl	800b874 <ism330dhcx_read_reg>
 800c2d0:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 800c2d2:	7b7b      	ldrb	r3, [r7, #13]
 800c2d4:	b21a      	sxth	r2, r3
 800c2d6:	683b      	ldr	r3, [r7, #0]
 800c2d8:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 800c2da:	683b      	ldr	r3, [r7, #0]
 800c2dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c2e0:	b29b      	uxth	r3, r3
 800c2e2:	021b      	lsls	r3, r3, #8
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	7b3a      	ldrb	r2, [r7, #12]
 800c2e8:	4413      	add	r3, r2
 800c2ea:	b29b      	uxth	r3, r3
 800c2ec:	b21a      	sxth	r2, r3
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 800c2f2:	7bfa      	ldrb	r2, [r7, #15]
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	3302      	adds	r3, #2
 800c2f8:	b212      	sxth	r2, r2
 800c2fa:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	3302      	adds	r3, #2
 800c300:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c304:	b29b      	uxth	r3, r3
 800c306:	021b      	lsls	r3, r3, #8
 800c308:	b29b      	uxth	r3, r3
 800c30a:	7bba      	ldrb	r2, [r7, #14]
 800c30c:	4413      	add	r3, r2
 800c30e:	b29a      	uxth	r2, r3
 800c310:	683b      	ldr	r3, [r7, #0]
 800c312:	3302      	adds	r3, #2
 800c314:	b212      	sxth	r2, r2
 800c316:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 800c318:	7c7a      	ldrb	r2, [r7, #17]
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	3304      	adds	r3, #4
 800c31e:	b212      	sxth	r2, r2
 800c320:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 800c322:	683b      	ldr	r3, [r7, #0]
 800c324:	3304      	adds	r3, #4
 800c326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c32a:	b29b      	uxth	r3, r3
 800c32c:	021b      	lsls	r3, r3, #8
 800c32e:	b29b      	uxth	r3, r3
 800c330:	7c3a      	ldrb	r2, [r7, #16]
 800c332:	4413      	add	r3, r2
 800c334:	b29a      	uxth	r2, r3
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	3304      	adds	r3, #4
 800c33a:	b212      	sxth	r2, r2
 800c33c:	801a      	strh	r2, [r3, #0]

  return ret;
 800c33e:	697b      	ldr	r3, [r7, #20]
}
 800c340:	4618      	mov	r0, r3
 800c342:	3718      	adds	r7, #24
 800c344:	46bd      	mov	sp, r7
 800c346:	bd80      	pop	{r7, pc}

0800c348 <ism330dhcx_device_conf_set>:
  * @param  val    Change the values of device_conf in reg CTRL9_XL
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_conf_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800c348:	b580      	push	{r7, lr}
 800c34a:	b084      	sub	sp, #16
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	6078      	str	r0, [r7, #4]
 800c350:	460b      	mov	r3, r1
 800c352:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl9_xl_t ctrl9_xl;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL9_XL,
 800c354:	f107 0208 	add.w	r2, r7, #8
 800c358:	2301      	movs	r3, #1
 800c35a:	2118      	movs	r1, #24
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f7ff fa89 	bl	800b874 <ism330dhcx_read_reg>
 800c362:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl9_xl, 1);

  if (ret == 0)
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	2b00      	cmp	r3, #0
 800c368:	d10f      	bne.n	800c38a <ism330dhcx_device_conf_set+0x42>
  {
    ctrl9_xl.device_conf = (uint8_t)val;
 800c36a:	78fb      	ldrb	r3, [r7, #3]
 800c36c:	f003 0301 	and.w	r3, r3, #1
 800c370:	b2da      	uxtb	r2, r3
 800c372:	7a3b      	ldrb	r3, [r7, #8]
 800c374:	f362 0341 	bfi	r3, r2, #1, #1
 800c378:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL9_XL,
 800c37a:	f107 0208 	add.w	r2, r7, #8
 800c37e:	2301      	movs	r3, #1
 800c380:	2118      	movs	r1, #24
 800c382:	6878      	ldr	r0, [r7, #4]
 800c384:	f7ff fa94 	bl	800b8b0 <ism330dhcx_write_reg>
 800c388:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl9_xl, 1);
  }

  return ret;
 800c38a:	68fb      	ldr	r3, [r7, #12]
}
 800c38c:	4618      	mov	r0, r3
 800c38e:	3710      	adds	r7, #16
 800c390:	46bd      	mov	sp, r7
 800c392:	bd80      	pop	{r7, pc}

0800c394 <ism330dhcx_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_mem_bank_set(const stmdev_ctx_t *ctx,
                                ism330dhcx_reg_access_t val)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b084      	sub	sp, #16
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
 800c39c:	460b      	mov	r3, r1
 800c39e:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_func_cfg_access_t func_cfg_access;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800c3a0:	f107 0208 	add.w	r2, r7, #8
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	2101      	movs	r1, #1
 800c3a8:	6878      	ldr	r0, [r7, #4]
 800c3aa:	f7ff fa63 	bl	800b874 <ism330dhcx_read_reg>
 800c3ae:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d10f      	bne.n	800c3d6 <ism330dhcx_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 800c3b6:	78fb      	ldrb	r3, [r7, #3]
 800c3b8:	f003 0303 	and.w	r3, r3, #3
 800c3bc:	b2da      	uxtb	r2, r3
 800c3be:	7a3b      	ldrb	r3, [r7, #8]
 800c3c0:	f362 1387 	bfi	r3, r2, #6, #2
 800c3c4:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FUNC_CFG_ACCESS,
 800c3c6:	f107 0208 	add.w	r2, r7, #8
 800c3ca:	2301      	movs	r3, #1
 800c3cc:	2101      	movs	r1, #1
 800c3ce:	6878      	ldr	r0, [r7, #4]
 800c3d0:	f7ff fa6e 	bl	800b8b0 <ism330dhcx_write_reg>
 800c3d4:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
}
 800c3d8:	4618      	mov	r0, r3
 800c3da:	3710      	adds	r7, #16
 800c3dc:	46bd      	mov	sp, r7
 800c3de:	bd80      	pop	{r7, pc}

0800c3e0 <ism330dhcx_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 800c3e0:	b580      	push	{r7, lr}
 800c3e2:	b084      	sub	sp, #16
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	6078      	str	r0, [r7, #4]
 800c3e8:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_WHO_AM_I, buff, 1);
 800c3ea:	2301      	movs	r3, #1
 800c3ec:	683a      	ldr	r2, [r7, #0]
 800c3ee:	210f      	movs	r1, #15
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f7ff fa3f 	bl	800b874 <ism330dhcx_read_reg>
 800c3f6:	60f8      	str	r0, [r7, #12]

  return ret;
 800c3f8:	68fb      	ldr	r3, [r7, #12]
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3710      	adds	r7, #16
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}

0800c402 <ism330dhcx_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_reset_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800c402:	b580      	push	{r7, lr}
 800c404:	b084      	sub	sp, #16
 800c406:	af00      	add	r7, sp, #0
 800c408:	6078      	str	r0, [r7, #4]
 800c40a:	460b      	mov	r3, r1
 800c40c:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800c40e:	f107 0208 	add.w	r2, r7, #8
 800c412:	2301      	movs	r3, #1
 800c414:	2112      	movs	r1, #18
 800c416:	6878      	ldr	r0, [r7, #4]
 800c418:	f7ff fa2c 	bl	800b874 <ism330dhcx_read_reg>
 800c41c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d10f      	bne.n	800c444 <ism330dhcx_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 800c424:	78fb      	ldrb	r3, [r7, #3]
 800c426:	f003 0301 	and.w	r3, r3, #1
 800c42a:	b2da      	uxtb	r2, r3
 800c42c:	7a3b      	ldrb	r3, [r7, #8]
 800c42e:	f362 0300 	bfi	r3, r2, #0, #1
 800c432:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 800c434:	f107 0208 	add.w	r2, r7, #8
 800c438:	2301      	movs	r3, #1
 800c43a:	2112      	movs	r1, #18
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f7ff fa37 	bl	800b8b0 <ism330dhcx_write_reg>
 800c442:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800c444:	68fb      	ldr	r3, [r7, #12]
}
 800c446:	4618      	mov	r0, r3
 800c448:	3710      	adds	r7, #16
 800c44a:	46bd      	mov	sp, r7
 800c44c:	bd80      	pop	{r7, pc}

0800c44e <ism330dhcx_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 800c44e:	b580      	push	{r7, lr}
 800c450:	b084      	sub	sp, #16
 800c452:	af00      	add	r7, sp, #0
 800c454:	6078      	str	r0, [r7, #4]
 800c456:	460b      	mov	r3, r1
 800c458:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_ctrl3_c_t ctrl3_c;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_CTRL3_C,
 800c45a:	f107 0208 	add.w	r2, r7, #8
 800c45e:	2301      	movs	r3, #1
 800c460:	2112      	movs	r1, #18
 800c462:	6878      	ldr	r0, [r7, #4]
 800c464:	f7ff fa06 	bl	800b874 <ism330dhcx_read_reg>
 800c468:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl3_c, 1);

  if (ret == 0)
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d10f      	bne.n	800c490 <ism330dhcx_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = (uint8_t)val;
 800c470:	78fb      	ldrb	r3, [r7, #3]
 800c472:	f003 0301 	and.w	r3, r3, #1
 800c476:	b2da      	uxtb	r2, r3
 800c478:	7a3b      	ldrb	r3, [r7, #8]
 800c47a:	f362 0382 	bfi	r3, r2, #2, #1
 800c47e:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_CTRL3_C,
 800c480:	f107 0208 	add.w	r2, r7, #8
 800c484:	2301      	movs	r3, #1
 800c486:	2112      	movs	r1, #18
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f7ff fa11 	bl	800b8b0 <ism330dhcx_write_reg>
 800c48e:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&ctrl3_c, 1);
  }

  return ret;
 800c490:	68fb      	ldr	r3, [r7, #12]
}
 800c492:	4618      	mov	r0, r3
 800c494:	3710      	adds	r7, #16
 800c496:	46bd      	mov	sp, r7
 800c498:	bd80      	pop	{r7, pc}

0800c49a <ism330dhcx_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fifo_mode_set(const stmdev_ctx_t *ctx,
                                 ism330dhcx_fifo_mode_t val)
{
 800c49a:	b580      	push	{r7, lr}
 800c49c:	b084      	sub	sp, #16
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6078      	str	r0, [r7, #4]
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	70fb      	strb	r3, [r7, #3]
  ism330dhcx_fifo_ctrl4_t fifo_ctrl4;
  int32_t ret;
  ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800c4a6:	f107 0208 	add.w	r2, r7, #8
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	210a      	movs	r1, #10
 800c4ae:	6878      	ldr	r0, [r7, #4]
 800c4b0:	f7ff f9e0 	bl	800b874 <ism330dhcx_read_reg>
 800c4b4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl4, 1);

  if (ret == 0)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d10f      	bne.n	800c4dc <ism330dhcx_fifo_mode_set+0x42>
  {
    fifo_ctrl4.fifo_mode = (uint8_t)val;
 800c4bc:	78fb      	ldrb	r3, [r7, #3]
 800c4be:	f003 0307 	and.w	r3, r3, #7
 800c4c2:	b2da      	uxtb	r2, r3
 800c4c4:	7a3b      	ldrb	r3, [r7, #8]
 800c4c6:	f362 0302 	bfi	r3, r2, #0, #3
 800c4ca:	723b      	strb	r3, [r7, #8]
    ret = ism330dhcx_write_reg(ctx, ISM330DHCX_FIFO_CTRL4,
 800c4cc:	f107 0208 	add.w	r2, r7, #8
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	210a      	movs	r1, #10
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f7ff f9eb 	bl	800b8b0 <ism330dhcx_write_reg>
 800c4da:	60f8      	str	r0, [r7, #12]
                               (uint8_t *)&fifo_ctrl4, 1);
  }

  return ret;
 800c4dc:	68fb      	ldr	r3, [r7, #12]
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3710      	adds	r7, #16
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}

0800c4e6 <ism330dhcx_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_enable_get(const stmdev_ctx_t *ctx,
                                  ism330dhcx_emb_fsm_enable_t *val)
{
 800c4e6:	b580      	push	{r7, lr}
 800c4e8:	b084      	sub	sp, #16
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	6078      	str	r0, [r7, #4]
 800c4ee:	6039      	str	r1, [r7, #0]
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800c4f0:	2102      	movs	r1, #2
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	f7ff ff4e 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c4f8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d106      	bne.n	800c50e <ism330dhcx_fsm_enable_get+0x28>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
                              (uint8_t *)&val->fsm_enable_a, 1);
 800c500:	683a      	ldr	r2, [r7, #0]
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_A,
 800c502:	2301      	movs	r3, #1
 800c504:	2146      	movs	r1, #70	@ 0x46
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f7ff f9b4 	bl	800b874 <ism330dhcx_read_reg>
 800c50c:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d107      	bne.n	800c524 <ism330dhcx_fsm_enable_get+0x3e>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
                              (uint8_t *)&val->fsm_enable_b, 1);
 800c514:	683b      	ldr	r3, [r7, #0]
 800c516:	1c5a      	adds	r2, r3, #1
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_FSM_ENABLE_B,
 800c518:	2301      	movs	r3, #1
 800c51a:	2147      	movs	r1, #71	@ 0x47
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f7ff f9a9 	bl	800b874 <ism330dhcx_read_reg>
 800c522:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d104      	bne.n	800c534 <ism330dhcx_fsm_enable_get+0x4e>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800c52a:	2100      	movs	r1, #0
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f7ff ff31 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c532:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800c534:	68fb      	ldr	r3, [r7, #12]
}
 800c536:	4618      	mov	r0, r3
 800c538:	3710      	adds	r7, #16
 800c53a:	46bd      	mov	sp, r7
 800c53c:	bd80      	pop	{r7, pc}
	...

0800c540 <ism330dhcx_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t ism330dhcx_fsm_data_rate_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_fsm_odr_t *val)
{
 800c540:	b580      	push	{r7, lr}
 800c542:	b084      	sub	sp, #16
 800c544:	af00      	add	r7, sp, #0
 800c546:	6078      	str	r0, [r7, #4]
 800c548:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800c54a:	2102      	movs	r1, #2
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f7ff ff21 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c552:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	2b00      	cmp	r3, #0
 800c558:	d107      	bne.n	800c56a <ism330dhcx_fsm_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_B,
 800c55a:	f107 0208 	add.w	r2, r7, #8
 800c55e:	2301      	movs	r3, #1
 800c560:	215f      	movs	r1, #95	@ 0x5f
 800c562:	6878      	ldr	r0, [r7, #4]
 800c564:	f7ff f986 	bl	800b874 <ism330dhcx_read_reg>
 800c568:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d104      	bne.n	800c57a <ism330dhcx_fsm_data_rate_get+0x3a>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800c570:	2100      	movs	r1, #0
 800c572:	6878      	ldr	r0, [r7, #4]
 800c574:	f7ff ff0e 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c578:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 800c57a:	7a3b      	ldrb	r3, [r7, #8]
 800c57c:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800c580:	b2db      	uxtb	r3, r3
 800c582:	2b03      	cmp	r3, #3
 800c584:	d81a      	bhi.n	800c5bc <ism330dhcx_fsm_data_rate_get+0x7c>
 800c586:	a201      	add	r2, pc, #4	@ (adr r2, 800c58c <ism330dhcx_fsm_data_rate_get+0x4c>)
 800c588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c58c:	0800c59d 	.word	0x0800c59d
 800c590:	0800c5a5 	.word	0x0800c5a5
 800c594:	0800c5ad 	.word	0x0800c5ad
 800c598:	0800c5b5 	.word	0x0800c5b5
  {
    case ISM330DHCX_ODR_FSM_12Hz5:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	2200      	movs	r2, #0
 800c5a0:	701a      	strb	r2, [r3, #0]
      break;
 800c5a2:	e00f      	b.n	800c5c4 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_26Hz:
      *val = ISM330DHCX_ODR_FSM_26Hz;
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	701a      	strb	r2, [r3, #0]
      break;
 800c5aa:	e00b      	b.n	800c5c4 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_52Hz:
      *val = ISM330DHCX_ODR_FSM_52Hz;
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	2202      	movs	r2, #2
 800c5b0:	701a      	strb	r2, [r3, #0]
      break;
 800c5b2:	e007      	b.n	800c5c4 <ism330dhcx_fsm_data_rate_get+0x84>

    case ISM330DHCX_ODR_FSM_104Hz:
      *val = ISM330DHCX_ODR_FSM_104Hz;
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	2203      	movs	r2, #3
 800c5b8:	701a      	strb	r2, [r3, #0]
      break;
 800c5ba:	e003      	b.n	800c5c4 <ism330dhcx_fsm_data_rate_get+0x84>

    default:
      *val = ISM330DHCX_ODR_FSM_12Hz5;
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	2200      	movs	r2, #0
 800c5c0:	701a      	strb	r2, [r3, #0]
      break;
 800c5c2:	bf00      	nop
  }

  return ret;
 800c5c4:	68fb      	ldr	r3, [r7, #12]
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop

0800c5d0 <ism330dhcx_mlc_get>:
  * @param  val      Get the values of mlc_en in
  *                  reg EMB_FUNC_EN_B
  *
  */
int32_t ism330dhcx_mlc_get(const stmdev_ctx_t *ctx, uint8_t *val)
{
 800c5d0:	b580      	push	{r7, lr}
 800c5d2:	b084      	sub	sp, #16
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
 800c5d8:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_en_b_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800c5da:	2102      	movs	r1, #2
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f7ff fed9 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c5e2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d107      	bne.n	800c5fa <ism330dhcx_mlc_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_EN_B,
 800c5ea:	f107 0208 	add.w	r2, r7, #8
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	2105      	movs	r1, #5
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f7ff f93e 	bl	800b874 <ism330dhcx_read_reg>
 800c5f8:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d10b      	bne.n	800c618 <ism330dhcx_mlc_get+0x48>
  {
    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800c600:	2100      	movs	r1, #0
 800c602:	6878      	ldr	r0, [r7, #4]
 800c604:	f7ff fec6 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c608:	60f8      	str	r0, [r7, #12]
    *val  = reg.mlc_en;
 800c60a:	7a3b      	ldrb	r3, [r7, #8]
 800c60c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c610:	b2db      	uxtb	r3, r3
 800c612:	461a      	mov	r2, r3
 800c614:	683b      	ldr	r3, [r7, #0]
 800c616:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800c618:	68fb      	ldr	r3, [r7, #12]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3710      	adds	r7, #16
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
	...

0800c624 <ism330dhcx_mlc_data_rate_get>:
  *                  reg EMB_FUNC_ODR_CFG_C
  *
  */
int32_t ism330dhcx_mlc_data_rate_get(const stmdev_ctx_t *ctx,
                                     ism330dhcx_mlc_odr_t *val)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	6039      	str	r1, [r7, #0]
  ism330dhcx_emb_func_odr_cfg_c_t reg;
  int32_t ret;
  ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_EMBEDDED_FUNC_BANK);
 800c62e:	2102      	movs	r1, #2
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f7ff feaf 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c636:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d107      	bne.n	800c64e <ism330dhcx_mlc_data_rate_get+0x2a>
  {
    ret = ism330dhcx_read_reg(ctx, ISM330DHCX_EMB_FUNC_ODR_CFG_C,
 800c63e:	f107 0208 	add.w	r2, r7, #8
 800c642:	2301      	movs	r3, #1
 800c644:	2160      	movs	r1, #96	@ 0x60
 800c646:	6878      	ldr	r0, [r7, #4]
 800c648:	f7ff f914 	bl	800b874 <ism330dhcx_read_reg>
 800c64c:	60f8      	str	r0, [r7, #12]
                              (uint8_t *)&reg, 1);
  }

  if (ret == 0)
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2b00      	cmp	r3, #0
 800c652:	d12a      	bne.n	800c6aa <ism330dhcx_mlc_data_rate_get+0x86>
  {
    switch (reg.mlc_odr)
 800c654:	7a3b      	ldrb	r3, [r7, #8]
 800c656:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	2b03      	cmp	r3, #3
 800c65e:	d81b      	bhi.n	800c698 <ism330dhcx_mlc_data_rate_get+0x74>
 800c660:	a201      	add	r2, pc, #4	@ (adr r2, 800c668 <ism330dhcx_mlc_data_rate_get+0x44>)
 800c662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c666:	bf00      	nop
 800c668:	0800c679 	.word	0x0800c679
 800c66c:	0800c681 	.word	0x0800c681
 800c670:	0800c689 	.word	0x0800c689
 800c674:	0800c691 	.word	0x0800c691
    {
      case ISM330DHCX_ODR_PRGS_12Hz5:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 800c678:	683b      	ldr	r3, [r7, #0]
 800c67a:	2200      	movs	r2, #0
 800c67c:	701a      	strb	r2, [r3, #0]
        break;
 800c67e:	e00f      	b.n	800c6a0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_26Hz:
        *val = ISM330DHCX_ODR_PRGS_26Hz;
 800c680:	683b      	ldr	r3, [r7, #0]
 800c682:	2201      	movs	r2, #1
 800c684:	701a      	strb	r2, [r3, #0]
        break;
 800c686:	e00b      	b.n	800c6a0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_52Hz:
        *val = ISM330DHCX_ODR_PRGS_52Hz;
 800c688:	683b      	ldr	r3, [r7, #0]
 800c68a:	2202      	movs	r2, #2
 800c68c:	701a      	strb	r2, [r3, #0]
        break;
 800c68e:	e007      	b.n	800c6a0 <ism330dhcx_mlc_data_rate_get+0x7c>

      case ISM330DHCX_ODR_PRGS_104Hz:
        *val = ISM330DHCX_ODR_PRGS_104Hz;
 800c690:	683b      	ldr	r3, [r7, #0]
 800c692:	2203      	movs	r2, #3
 800c694:	701a      	strb	r2, [r3, #0]
        break;
 800c696:	e003      	b.n	800c6a0 <ism330dhcx_mlc_data_rate_get+0x7c>

      default:
        *val = ISM330DHCX_ODR_PRGS_12Hz5;
 800c698:	683b      	ldr	r3, [r7, #0]
 800c69a:	2200      	movs	r2, #0
 800c69c:	701a      	strb	r2, [r3, #0]
        break;
 800c69e:	bf00      	nop
    }

    ret = ism330dhcx_mem_bank_set(ctx, ISM330DHCX_USER_BANK);
 800c6a0:	2100      	movs	r1, #0
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f7ff fe76 	bl	800c394 <ism330dhcx_mem_bank_set>
 800c6a8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3710      	adds	r7, #16
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b084      	sub	sp, #16
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	6078      	str	r0, [r7, #4]
 800c6bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d103      	bne.n	800c6cc <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 800c6c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c6c8:	60fb      	str	r3, [r7, #12]
 800c6ca:	e01c      	b.n	800c706 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 800c6d4:	683b      	ldr	r3, [r7, #0]
 800c6d6:	685a      	ldr	r2, [r3, #4]
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 800c6dc:	683b      	ldr	r3, [r7, #0]
 800c6de:	689a      	ldr	r2, [r3, #8]
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 800c6e4:	683b      	ldr	r3, [r7, #0]
 800c6e6:	68da      	ldr	r2, [r3, #12]
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	691a      	ldr	r2, [r3, #16]
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	4a0c      	ldr	r2, [pc, #48]	@ (800c728 <SSD1315_RegisterBusIO+0x74>)
 800c6f8:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	4a0b      	ldr	r2, [pc, #44]	@ (800c72c <SSD1315_RegisterBusIO+0x78>)
 800c6fe:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	687a      	ldr	r2, [r7, #4]
 800c704:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d004      	beq.n	800c718 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	681b      	ldr	r3, [r3, #0]
 800c712:	4798      	blx	r3
 800c714:	60f8      	str	r0, [r7, #12]
 800c716:	e002      	b.n	800c71e <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 800c718:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c71c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800c71e:	68fb      	ldr	r3, [r7, #12]
}
 800c720:	4618      	mov	r0, r3
 800c722:	3710      	adds	r7, #16
 800c724:	46bd      	mov	sp, r7
 800c726:	bd80      	pop	{r7, pc}
 800c728:	0800d5b9 	.word	0x0800d5b9
 800c72c:	0800d5e7 	.word	0x0800d5e7

0800c730 <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b086      	sub	sp, #24
 800c734:	af00      	add	r7, sp, #0
 800c736:	60f8      	str	r0, [r7, #12]
 800c738:	60b9      	str	r1, [r7, #8]
 800c73a:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 800c73c:	2300      	movs	r3, #0
 800c73e:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	2b00      	cmp	r3, #0
 800c744:	d002      	beq.n	800c74c <SSD1315_Init+0x1c>
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d003      	beq.n	800c754 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 800c74c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c750:	617b      	str	r3, [r7, #20]
 800c752:	e0ab      	b.n	800c8ac <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	f040 80a3 	bne.w	800c8a6 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	2201      	movs	r2, #1
 800c764:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	687a      	ldr	r2, [r7, #4]
 800c76c:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 800c76e:	2164      	movs	r1, #100	@ 0x64
 800c770:	68f8      	ldr	r0, [r7, #12]
 800c772:	f000 ff6b 	bl	800d64c <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 800c776:	2380      	movs	r3, #128	@ 0x80
 800c778:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f103 0014 	add.w	r0, r3, #20
 800c780:	f107 0213 	add.w	r2, r7, #19
 800c784:	2301      	movs	r3, #1
 800c786:	2101      	movs	r1, #1
 800c788:	f000 ff7a 	bl	800d680 <ssd1315_write_reg>
 800c78c:	4602      	mov	r2, r0
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	4413      	add	r3, r2
 800c792:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 800c794:	238d      	movs	r3, #141	@ 0x8d
 800c796:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	f103 0014 	add.w	r0, r3, #20
 800c79e:	f107 0213 	add.w	r2, r7, #19
 800c7a2:	2301      	movs	r3, #1
 800c7a4:	2101      	movs	r1, #1
 800c7a6:	f000 ff6b 	bl	800d680 <ssd1315_write_reg>
 800c7aa:	4602      	mov	r2, r0
 800c7ac:	697b      	ldr	r3, [r7, #20]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800c7b2:	2314      	movs	r3, #20
 800c7b4:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	f103 0014 	add.w	r0, r3, #20
 800c7bc:	f107 0213 	add.w	r2, r7, #19
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	2101      	movs	r1, #1
 800c7c4:	f000 ff5c 	bl	800d680 <ssd1315_write_reg>
 800c7c8:	4602      	mov	r2, r0
 800c7ca:	697b      	ldr	r3, [r7, #20]
 800c7cc:	4413      	add	r3, r2
 800c7ce:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 800c7d0:	2320      	movs	r3, #32
 800c7d2:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c7d4:	68fb      	ldr	r3, [r7, #12]
 800c7d6:	f103 0014 	add.w	r0, r3, #20
 800c7da:	f107 0213 	add.w	r2, r7, #19
 800c7de:	2301      	movs	r3, #1
 800c7e0:	2101      	movs	r1, #1
 800c7e2:	f000 ff4d 	bl	800d680 <ssd1315_write_reg>
 800c7e6:	4602      	mov	r2, r0
 800c7e8:	697b      	ldr	r3, [r7, #20]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	f103 0014 	add.w	r0, r3, #20
 800c7f8:	f107 0213 	add.w	r2, r7, #19
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	2101      	movs	r1, #1
 800c800:	f000 ff3e 	bl	800d680 <ssd1315_write_reg>
 800c804:	4602      	mov	r2, r0
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	4413      	add	r3, r2
 800c80a:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 800c80c:	2340      	movs	r3, #64	@ 0x40
 800c80e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	f103 0014 	add.w	r0, r3, #20
 800c816:	f107 0213 	add.w	r2, r7, #19
 800c81a:	2301      	movs	r3, #1
 800c81c:	2101      	movs	r1, #1
 800c81e:	f000 ff2f 	bl	800d680 <ssd1315_write_reg>
 800c822:	4602      	mov	r2, r0
 800c824:	697b      	ldr	r3, [r7, #20]
 800c826:	4413      	add	r3, r2
 800c828:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 800c82a:	23c8      	movs	r3, #200	@ 0xc8
 800c82c:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	f103 0014 	add.w	r0, r3, #20
 800c834:	f107 0213 	add.w	r2, r7, #19
 800c838:	2301      	movs	r3, #1
 800c83a:	2101      	movs	r1, #1
 800c83c:	f000 ff20 	bl	800d680 <ssd1315_write_reg>
 800c840:	4602      	mov	r2, r0
 800c842:	697b      	ldr	r3, [r7, #20]
 800c844:	4413      	add	r3, r2
 800c846:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 800c848:	23a1      	movs	r3, #161	@ 0xa1
 800c84a:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	f103 0014 	add.w	r0, r3, #20
 800c852:	f107 0213 	add.w	r2, r7, #19
 800c856:	2301      	movs	r3, #1
 800c858:	2101      	movs	r1, #1
 800c85a:	f000 ff11 	bl	800d680 <ssd1315_write_reg>
 800c85e:	4602      	mov	r2, r0
 800c860:	697b      	ldr	r3, [r7, #20]
 800c862:	4413      	add	r3, r2
 800c864:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 800c866:	23af      	movs	r3, #175	@ 0xaf
 800c868:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	f103 0014 	add.w	r0, r3, #20
 800c870:	f107 0213 	add.w	r2, r7, #19
 800c874:	2301      	movs	r3, #1
 800c876:	2101      	movs	r1, #1
 800c878:	f000 ff02 	bl	800d680 <ssd1315_write_reg>
 800c87c:	4602      	mov	r2, r0
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	4413      	add	r3, r2
 800c882:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 800c884:	2000      	movs	r0, #0
 800c886:	f000 fec5 	bl	800d614 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800c88a:	68fb      	ldr	r3, [r7, #12]
 800c88c:	f103 0014 	add.w	r0, r3, #20
 800c890:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c894:	4a0b      	ldr	r2, [pc, #44]	@ (800c8c4 <SSD1315_Init+0x194>)
 800c896:	2101      	movs	r1, #1
 800c898:	f000 fef2 	bl	800d680 <ssd1315_write_reg>
 800c89c:	4602      	mov	r2, r0
 800c89e:	697b      	ldr	r3, [r7, #20]
 800c8a0:	4413      	add	r3, r2
 800c8a2:	617b      	str	r3, [r7, #20]
 800c8a4:	e002      	b.n	800c8ac <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 800c8a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c8aa:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d002      	beq.n	800c8b8 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 800c8b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c8b6:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800c8b8:	697b      	ldr	r3, [r7, #20]
}
 800c8ba:	4618      	mov	r0, r3
 800c8bc:	3718      	adds	r7, #24
 800c8be:	46bd      	mov	sp, r7
 800c8c0:	bd80      	pop	{r7, pc}
 800c8c2:	bf00      	nop
 800c8c4:	20000c20 	.word	0x20000c20

0800c8c8 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b084      	sub	sp, #16
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d00a      	beq.n	800c8f4 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 800c8de:	6878      	ldr	r0, [r7, #4]
 800c8e0:	f000 f85e 	bl	800c9a0 <SSD1315_DisplayOff>
 800c8e4:	4602      	mov	r2, r0
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	4413      	add	r3, r2
 800c8ea:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	2200      	movs	r2, #0
 800c8f0:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d002      	beq.n	800c900 <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 800c8fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c8fe:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800c900:	68fb      	ldr	r3, [r7, #12]
}
 800c902:	4618      	mov	r0, r3
 800c904:	3710      	adds	r7, #16
 800c906:	46bd      	mov	sp, r7
 800c908:	bd80      	pop	{r7, pc}

0800c90a <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 800c90a:	b480      	push	{r7}
 800c90c:	b083      	sub	sp, #12
 800c90e:	af00      	add	r7, sp, #0
 800c910:	6078      	str	r0, [r7, #4]
 800c912:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 800c914:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800c918:	4618      	mov	r0, r3
 800c91a:	370c      	adds	r7, #12
 800c91c:	46bd      	mov	sp, r7
 800c91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c922:	4770      	bx	lr

0800c924 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b084      	sub	sp, #16
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800c92c:	2300      	movs	r3, #0
 800c92e:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 800c930:	238d      	movs	r3, #141	@ 0x8d
 800c932:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f103 0014 	add.w	r0, r3, #20
 800c93a:	f107 020b 	add.w	r2, r7, #11
 800c93e:	2301      	movs	r3, #1
 800c940:	2101      	movs	r1, #1
 800c942:	f000 fe9d 	bl	800d680 <ssd1315_write_reg>
 800c946:	4602      	mov	r2, r0
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	4413      	add	r3, r2
 800c94c:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800c94e:	2314      	movs	r3, #20
 800c950:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	f103 0014 	add.w	r0, r3, #20
 800c958:	f107 020b 	add.w	r2, r7, #11
 800c95c:	2301      	movs	r3, #1
 800c95e:	2101      	movs	r1, #1
 800c960:	f000 fe8e 	bl	800d680 <ssd1315_write_reg>
 800c964:	4602      	mov	r2, r0
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	4413      	add	r3, r2
 800c96a:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 800c96c:	23af      	movs	r3, #175	@ 0xaf
 800c96e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f103 0014 	add.w	r0, r3, #20
 800c976:	f107 020b 	add.w	r2, r7, #11
 800c97a:	2301      	movs	r3, #1
 800c97c:	2101      	movs	r1, #1
 800c97e:	f000 fe7f 	bl	800d680 <ssd1315_write_reg>
 800c982:	4602      	mov	r2, r0
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	4413      	add	r3, r2
 800c988:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d002      	beq.n	800c996 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 800c990:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c994:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800c996:	68fb      	ldr	r3, [r7, #12]
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3710      	adds	r7, #16
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd80      	pop	{r7, pc}

0800c9a0 <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b084      	sub	sp, #16
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800c9a8:	2300      	movs	r3, #0
 800c9aa:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 800c9ac:	238d      	movs	r3, #141	@ 0x8d
 800c9ae:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	f103 0014 	add.w	r0, r3, #20
 800c9b6:	f107 020b 	add.w	r2, r7, #11
 800c9ba:	2301      	movs	r3, #1
 800c9bc:	2101      	movs	r1, #1
 800c9be:	f000 fe5f 	bl	800d680 <ssd1315_write_reg>
 800c9c2:	4602      	mov	r2, r0
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	4413      	add	r3, r2
 800c9c8:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 800c9ca:	2310      	movs	r3, #16
 800c9cc:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f103 0014 	add.w	r0, r3, #20
 800c9d4:	f107 020b 	add.w	r2, r7, #11
 800c9d8:	2301      	movs	r3, #1
 800c9da:	2101      	movs	r1, #1
 800c9dc:	f000 fe50 	bl	800d680 <ssd1315_write_reg>
 800c9e0:	4602      	mov	r2, r0
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	4413      	add	r3, r2
 800c9e6:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 800c9e8:	23ae      	movs	r3, #174	@ 0xae
 800c9ea:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f103 0014 	add.w	r0, r3, #20
 800c9f2:	f107 020b 	add.w	r2, r7, #11
 800c9f6:	2301      	movs	r3, #1
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	f000 fe41 	bl	800d680 <ssd1315_write_reg>
 800c9fe:	4602      	mov	r2, r0
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	4413      	add	r3, r2
 800ca04:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d002      	beq.n	800ca12 <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 800ca0c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca10:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800ca12:	68fb      	ldr	r3, [r7, #12]
}
 800ca14:	4618      	mov	r0, r3
 800ca16:	3710      	adds	r7, #16
 800ca18:	46bd      	mov	sp, r7
 800ca1a:	bd80      	pop	{r7, pc}

0800ca1c <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 800ca1c:	b480      	push	{r7}
 800ca1e:	b083      	sub	sp, #12
 800ca20:	af00      	add	r7, sp, #0
 800ca22:	6078      	str	r0, [r7, #4]
 800ca24:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 800ca26:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ca2a:	4618      	mov	r0, r3
 800ca2c:	370c      	adds	r7, #12
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca34:	4770      	bx	lr

0800ca36 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 800ca36:	b480      	push	{r7}
 800ca38:	b083      	sub	sp, #12
 800ca3a:	af00      	add	r7, sp, #0
 800ca3c:	6078      	str	r0, [r7, #4]
 800ca3e:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 800ca40:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	370c      	adds	r7, #12
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca4e:	4770      	bx	lr

0800ca50 <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 800ca50:	b480      	push	{r7}
 800ca52:	b083      	sub	sp, #12
 800ca54:	af00      	add	r7, sp, #0
 800ca56:	6078      	str	r0, [r7, #4]
 800ca58:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 800ca5a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ca5e:	4618      	mov	r0, r3
 800ca60:	370c      	adds	r7, #12
 800ca62:	46bd      	mov	sp, r7
 800ca64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca68:	4770      	bx	lr

0800ca6a <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 800ca6a:	b480      	push	{r7}
 800ca6c:	b083      	sub	sp, #12
 800ca6e:	af00      	add	r7, sp, #0
 800ca70:	6078      	str	r0, [r7, #4]
 800ca72:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 800ca74:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ca78:	4618      	mov	r0, r3
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b085      	sub	sp, #20
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	60f8      	str	r0, [r7, #12]
 800ca8c:	60b9      	str	r1, [r7, #8]
 800ca8e:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 800ca90:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800ca94:	4618      	mov	r0, r3
 800ca96:	3714      	adds	r7, #20
 800ca98:	46bd      	mov	sp, r7
 800ca9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9e:	4770      	bx	lr

0800caa0 <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 800caa8:	2300      	movs	r3, #0
 800caaa:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 800caac:	2340      	movs	r3, #64	@ 0x40
 800caae:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	f103 0014 	add.w	r0, r3, #20
 800cab6:	f107 020b 	add.w	r2, r7, #11
 800caba:	2301      	movs	r3, #1
 800cabc:	2101      	movs	r1, #1
 800cabe:	f000 fddf 	bl	800d680 <ssd1315_write_reg>
 800cac2:	4602      	mov	r2, r0
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	4413      	add	r3, r2
 800cac8:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 800caca:	2321      	movs	r3, #33	@ 0x21
 800cacc:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f103 0014 	add.w	r0, r3, #20
 800cad4:	f107 020b 	add.w	r2, r7, #11
 800cad8:	2301      	movs	r3, #1
 800cada:	2101      	movs	r1, #1
 800cadc:	f000 fdd0 	bl	800d680 <ssd1315_write_reg>
 800cae0:	4602      	mov	r2, r0
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	4413      	add	r3, r2
 800cae6:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800cae8:	2300      	movs	r3, #0
 800caea:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	f103 0014 	add.w	r0, r3, #20
 800caf2:	f107 020b 	add.w	r2, r7, #11
 800caf6:	2301      	movs	r3, #1
 800caf8:	2101      	movs	r1, #1
 800cafa:	f000 fdc1 	bl	800d680 <ssd1315_write_reg>
 800cafe:	4602      	mov	r2, r0
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	4413      	add	r3, r2
 800cb04:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 800cb06:	237f      	movs	r3, #127	@ 0x7f
 800cb08:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	f103 0014 	add.w	r0, r3, #20
 800cb10:	f107 020b 	add.w	r2, r7, #11
 800cb14:	2301      	movs	r3, #1
 800cb16:	2101      	movs	r1, #1
 800cb18:	f000 fdb2 	bl	800d680 <ssd1315_write_reg>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	4413      	add	r3, r2
 800cb22:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 800cb24:	2322      	movs	r3, #34	@ 0x22
 800cb26:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	f103 0014 	add.w	r0, r3, #20
 800cb2e:	f107 020b 	add.w	r2, r7, #11
 800cb32:	2301      	movs	r3, #1
 800cb34:	2101      	movs	r1, #1
 800cb36:	f000 fda3 	bl	800d680 <ssd1315_write_reg>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	4413      	add	r3, r2
 800cb40:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800cb42:	2300      	movs	r3, #0
 800cb44:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	f103 0014 	add.w	r0, r3, #20
 800cb4c:	f107 020b 	add.w	r2, r7, #11
 800cb50:	2301      	movs	r3, #1
 800cb52:	2101      	movs	r1, #1
 800cb54:	f000 fd94 	bl	800d680 <ssd1315_write_reg>
 800cb58:	4602      	mov	r2, r0
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	4413      	add	r3, r2
 800cb5e:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 800cb60:	230f      	movs	r3, #15
 800cb62:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	f103 0014 	add.w	r0, r3, #20
 800cb6a:	f107 020b 	add.w	r2, r7, #11
 800cb6e:	2301      	movs	r3, #1
 800cb70:	2101      	movs	r1, #1
 800cb72:	f000 fd85 	bl	800d680 <ssd1315_write_reg>
 800cb76:	4602      	mov	r2, r0
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	4413      	add	r3, r2
 800cb7c:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	f103 0014 	add.w	r0, r3, #20
 800cb84:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb88:	4a09      	ldr	r2, [pc, #36]	@ (800cbb0 <SSD1315_Refresh+0x110>)
 800cb8a:	2101      	movs	r1, #1
 800cb8c:	f000 fd78 	bl	800d680 <ssd1315_write_reg>
 800cb90:	4602      	mov	r2, r0
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	4413      	add	r3, r2
 800cb96:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	2b00      	cmp	r3, #0
 800cb9c:	d002      	beq.n	800cba4 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 800cb9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cba2:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800cba4:	68fb      	ldr	r3, [r7, #12]
}
 800cba6:	4618      	mov	r0, r3
 800cba8:	3710      	adds	r7, #16
 800cbaa:	46bd      	mov	sp, r7
 800cbac:	bd80      	pop	{r7, pc}
 800cbae:	bf00      	nop
 800cbb0:	20000c20 	.word	0x20000c20

0800cbb4 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 800cbb4:	b580      	push	{r7, lr}
 800cbb6:	b08e      	sub	sp, #56	@ 0x38
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	60f8      	str	r0, [r7, #12]
 800cbbc:	60b9      	str	r1, [r7, #8]
 800cbbe:	607a      	str	r2, [r7, #4]
 800cbc0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800cbc2:	2300      	movs	r3, #0
 800cbc4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbca:	2300      	movs	r3, #0
 800cbcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	623b      	str	r3, [r7, #32]
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	61bb      	str	r3, [r7, #24]
 800cbda:	2300      	movs	r3, #0
 800cbdc:	617b      	str	r3, [r7, #20]
 800cbde:	2300      	movs	r3, #0
 800cbe0:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbe6:	2300      	movs	r3, #0
 800cbe8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 800cbea:	683b      	ldr	r3, [r7, #0]
 800cbec:	3302      	adds	r3, #2
 800cbee:	781b      	ldrb	r3, [r3, #0]
 800cbf0:	461a      	mov	r2, r3
 800cbf2:	683b      	ldr	r3, [r7, #0]
 800cbf4:	3303      	adds	r3, #3
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	021b      	lsls	r3, r3, #8
 800cbfa:	441a      	add	r2, r3
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	3304      	adds	r3, #4
 800cc00:	781b      	ldrb	r3, [r3, #0]
 800cc02:	041b      	lsls	r3, r3, #16
 800cc04:	441a      	add	r2, r3
 800cc06:	683b      	ldr	r3, [r7, #0]
 800cc08:	3305      	adds	r3, #5
 800cc0a:	781b      	ldrb	r3, [r3, #0]
 800cc0c:	061b      	lsls	r3, r3, #24
 800cc0e:	4413      	add	r3, r2
 800cc10:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	330a      	adds	r3, #10
 800cc16:	781b      	ldrb	r3, [r3, #0]
 800cc18:	461a      	mov	r2, r3
 800cc1a:	683b      	ldr	r3, [r7, #0]
 800cc1c:	330b      	adds	r3, #11
 800cc1e:	781b      	ldrb	r3, [r3, #0]
 800cc20:	021b      	lsls	r3, r3, #8
 800cc22:	441a      	add	r2, r3
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	330c      	adds	r3, #12
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	041b      	lsls	r3, r3, #16
 800cc2c:	441a      	add	r2, r3
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	330d      	adds	r3, #13
 800cc32:	781b      	ldrb	r3, [r3, #0]
 800cc34:	061b      	lsls	r3, r3, #24
 800cc36:	4413      	add	r3, r2
 800cc38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	3312      	adds	r3, #18
 800cc3e:	781b      	ldrb	r3, [r3, #0]
 800cc40:	461a      	mov	r2, r3
 800cc42:	683b      	ldr	r3, [r7, #0]
 800cc44:	3313      	adds	r3, #19
 800cc46:	781b      	ldrb	r3, [r3, #0]
 800cc48:	021b      	lsls	r3, r3, #8
 800cc4a:	441a      	add	r2, r3
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	3314      	adds	r3, #20
 800cc50:	781b      	ldrb	r3, [r3, #0]
 800cc52:	041b      	lsls	r3, r3, #16
 800cc54:	441a      	add	r2, r3
 800cc56:	683b      	ldr	r3, [r7, #0]
 800cc58:	3315      	adds	r3, #21
 800cc5a:	781b      	ldrb	r3, [r3, #0]
 800cc5c:	061b      	lsls	r3, r3, #24
 800cc5e:	4413      	add	r3, r2
 800cc60:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	3316      	adds	r3, #22
 800cc66:	781b      	ldrb	r3, [r3, #0]
 800cc68:	461a      	mov	r2, r3
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	3317      	adds	r3, #23
 800cc6e:	781b      	ldrb	r3, [r3, #0]
 800cc70:	021b      	lsls	r3, r3, #8
 800cc72:	441a      	add	r2, r3
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	3318      	adds	r3, #24
 800cc78:	781b      	ldrb	r3, [r3, #0]
 800cc7a:	041b      	lsls	r3, r3, #16
 800cc7c:	441a      	add	r2, r3
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	3319      	adds	r3, #25
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	061b      	lsls	r3, r3, #24
 800cc86:	4413      	add	r3, r2
 800cc88:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 800cc8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cc8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc8e:	1ad3      	subs	r3, r2, r3
 800cc90:	085b      	lsrs	r3, r3, #1
 800cc92:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 800cc94:	683a      	ldr	r2, [r7, #0]
 800cc96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cc98:	4413      	add	r3, r2
 800cc9a:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 800cc9c:	68bb      	ldr	r3, [r7, #8]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d116      	bne.n	800ccd0 <SSD1315_DrawBitmap+0x11c>
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	bf0c      	ite	eq
 800cca8:	2301      	moveq	r3, #1
 800ccaa:	2300      	movne	r3, #0
 800ccac:	b2da      	uxtb	r2, r3
 800ccae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccb4:	bf0c      	ite	eq
 800ccb6:	2301      	moveq	r3, #1
 800ccb8:	2300      	movne	r3, #0
 800ccba:	b2db      	uxtb	r3, r3
 800ccbc:	4013      	ands	r3, r2
 800ccbe:	b2db      	uxtb	r3, r3
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d005      	beq.n	800ccd0 <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 800ccc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ccc6:	6839      	ldr	r1, [r7, #0]
 800ccc8:	4843      	ldr	r0, [pc, #268]	@ (800cdd8 <SSD1315_DrawBitmap+0x224>)
 800ccca:	f010 f920 	bl	801cf0e <memcpy>
 800ccce:	e078      	b.n	800cdc2 <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 800ccd0:	68ba      	ldr	r2, [r7, #8]
 800ccd2:	69fb      	ldr	r3, [r7, #28]
 800ccd4:	4413      	add	r3, r2
 800ccd6:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 800ccd8:	687a      	ldr	r2, [r7, #4]
 800ccda:	6a3b      	ldr	r3, [r7, #32]
 800ccdc:	4413      	add	r3, r2
 800ccde:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 800cce4:	e069      	b.n	800cdba <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 800cce6:	693b      	ldr	r3, [r7, #16]
 800cce8:	607b      	str	r3, [r7, #4]
 800ccea:	2300      	movs	r3, #0
 800ccec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ccee:	e05a      	b.n	800cda6 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	f003 0307 	and.w	r3, r3, #7
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d121      	bne.n	800cd3e <SSD1315_DrawBitmap+0x18a>
 800ccfa:	697a      	ldr	r2, [r7, #20]
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	1ad3      	subs	r3, r2, r3
 800cd00:	2b07      	cmp	r3, #7
 800cd02:	d91c      	bls.n	800cd3e <SSD1315_DrawBitmap+0x18a>
 800cd04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd06:	f003 0307 	and.w	r3, r3, #7
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d117      	bne.n	800cd3e <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 800cd0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd10:	08db      	lsrs	r3, r3, #3
 800cd12:	69fa      	ldr	r2, [r7, #28]
 800cd14:	fb03 f202 	mul.w	r2, r3, r2
 800cd18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd1a:	4413      	add	r3, r2
 800cd1c:	683a      	ldr	r2, [r7, #0]
 800cd1e:	441a      	add	r2, r3
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	08db      	lsrs	r3, r3, #3
 800cd24:	01d9      	lsls	r1, r3, #7
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	440b      	add	r3, r1
 800cd2a:	7811      	ldrb	r1, [r2, #0]
 800cd2c:	4a2a      	ldr	r2, [pc, #168]	@ (800cdd8 <SSD1315_DrawBitmap+0x224>)
 800cd2e:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	3307      	adds	r3, #7
 800cd34:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 800cd36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd38:	3307      	adds	r3, #7
 800cd3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cd3c:	e02d      	b.n	800cd9a <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 800cd3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd40:	08db      	lsrs	r3, r3, #3
 800cd42:	69fa      	ldr	r2, [r7, #28]
 800cd44:	fb03 f202 	mul.w	r2, r3, r2
 800cd48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd4a:	4413      	add	r3, r2
 800cd4c:	683a      	ldr	r2, [r7, #0]
 800cd4e:	4413      	add	r3, r2
 800cd50:	781b      	ldrb	r3, [r3, #0]
 800cd52:	461a      	mov	r2, r3
 800cd54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd56:	f003 0307 	and.w	r3, r3, #7
 800cd5a:	fa42 f303 	asr.w	r3, r2, r3
 800cd5e:	f003 0301 	and.w	r3, r3, #1
 800cd62:	2b00      	cmp	r3, #0
 800cd64:	d00c      	beq.n	800cd80 <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 800cd66:	23ff      	movs	r3, #255	@ 0xff
 800cd68:	687a      	ldr	r2, [r7, #4]
 800cd6a:	68b9      	ldr	r1, [r7, #8]
 800cd6c:	68f8      	ldr	r0, [r7, #12]
 800cd6e:	f000 fa3d 	bl	800d1ec <SSD1315_SetPixel>
 800cd72:	4603      	mov	r3, r0
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d010      	beq.n	800cd9a <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 800cd78:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cd7c:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 800cd7e:	e016      	b.n	800cdae <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 800cd80:	2300      	movs	r3, #0
 800cd82:	687a      	ldr	r2, [r7, #4]
 800cd84:	68b9      	ldr	r1, [r7, #8]
 800cd86:	68f8      	ldr	r0, [r7, #12]
 800cd88:	f000 fa30 	bl	800d1ec <SSD1315_SetPixel>
 800cd8c:	4603      	mov	r3, r0
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d003      	beq.n	800cd9a <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 800cd92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cd96:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 800cd98:	e009      	b.n	800cdae <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	3301      	adds	r3, #1
 800cd9e:	607b      	str	r3, [r7, #4]
 800cda0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cda2:	3301      	adds	r3, #1
 800cda4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cda6:	687a      	ldr	r2, [r7, #4]
 800cda8:	697b      	ldr	r3, [r7, #20]
 800cdaa:	429a      	cmp	r2, r3
 800cdac:	d3a0      	bcc.n	800ccf0 <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	3301      	adds	r3, #1
 800cdb2:	60bb      	str	r3, [r7, #8]
 800cdb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cdb6:	3301      	adds	r3, #1
 800cdb8:	633b      	str	r3, [r7, #48]	@ 0x30
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	69bb      	ldr	r3, [r7, #24]
 800cdbe:	429a      	cmp	r2, r3
 800cdc0:	d391      	bcc.n	800cce6 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 800cdc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d002      	beq.n	800cdce <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 800cdc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800cdcc:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 800cdce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3738      	adds	r7, #56	@ 0x38
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}
 800cdd8:	20000c20 	.word	0x20000c20

0800cddc <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 800cddc:	b580      	push	{r7, lr}
 800cdde:	b090      	sub	sp, #64	@ 0x40
 800cde0:	af00      	add	r7, sp, #0
 800cde2:	60f8      	str	r0, [r7, #12]
 800cde4:	4608      	mov	r0, r1
 800cde6:	4611      	mov	r1, r2
 800cde8:	461a      	mov	r2, r3
 800cdea:	4603      	mov	r3, r0
 800cdec:	817b      	strh	r3, [r7, #10]
 800cdee:	460b      	mov	r3, r1
 800cdf0:	813b      	strh	r3, [r7, #8]
 800cdf2:	4613      	mov	r3, r2
 800cdf4:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdfe:	2300      	movs	r3, #0
 800ce00:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 800ce02:	2300      	movs	r3, #0
 800ce04:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ce06:	2300      	movs	r3, #0
 800ce08:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	61fb      	str	r3, [r7, #28]
 800ce12:	2300      	movs	r3, #0
 800ce14:	61bb      	str	r3, [r7, #24]
 800ce16:	2300      	movs	r3, #0
 800ce18:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ce1e:	2300      	movs	r3, #0
 800ce20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ce22:	2300      	movs	r3, #0
 800ce24:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 800ce26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce28:	3302      	adds	r3, #2
 800ce2a:	881b      	ldrh	r3, [r3, #0]
 800ce2c:	b29b      	uxth	r3, r3
 800ce2e:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 800ce30:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce32:	3304      	adds	r3, #4
 800ce34:	881b      	ldrh	r3, [r3, #0]
 800ce36:	b29b      	uxth	r3, r3
 800ce38:	041b      	lsls	r3, r3, #16
 800ce3a:	461a      	mov	r2, r3
 800ce3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ce3e:	4313      	orrs	r3, r2
 800ce40:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 800ce42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce44:	330a      	adds	r3, #10
 800ce46:	881b      	ldrh	r3, [r3, #0]
 800ce48:	b29b      	uxth	r3, r3
 800ce4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 800ce4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce4e:	330c      	adds	r3, #12
 800ce50:	881b      	ldrh	r3, [r3, #0]
 800ce52:	b29b      	uxth	r3, r3
 800ce54:	041b      	lsls	r3, r3, #16
 800ce56:	461a      	mov	r2, r3
 800ce58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce5a:	4313      	orrs	r3, r2
 800ce5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 800ce5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce60:	3312      	adds	r3, #18
 800ce62:	881b      	ldrh	r3, [r3, #0]
 800ce64:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 800ce66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce68:	3314      	adds	r3, #20
 800ce6a:	881b      	ldrh	r3, [r3, #0]
 800ce6c:	041b      	lsls	r3, r3, #16
 800ce6e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce70:	4313      	orrs	r3, r2
 800ce72:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 800ce74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce76:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 800ce78:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	db09      	blt.n	800ce94 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 800ce80:	88fa      	ldrh	r2, [r7, #6]
 800ce82:	897b      	ldrh	r3, [r7, #10]
 800ce84:	4413      	add	r3, r2
 800ce86:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 800ce88:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ce8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce8e:	1ad3      	subs	r3, r2, r3
 800ce90:	637b      	str	r3, [r7, #52]	@ 0x34
 800ce92:	e008      	b.n	800cea6 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 800ce94:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ce98:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ce9a:	4413      	add	r3, r2
 800ce9c:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 800ce9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cea2:	425b      	negs	r3, r3
 800cea4:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 800cea6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cea8:	3316      	adds	r3, #22
 800ceaa:	881b      	ldrh	r3, [r3, #0]
 800ceac:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 800ceae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ceb0:	3318      	adds	r3, #24
 800ceb2:	881b      	ldrh	r3, [r3, #0]
 800ceb4:	041b      	lsls	r3, r3, #16
 800ceb6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 800cebc:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	db0a      	blt.n	800ceda <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 800cec4:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800cec8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ceca:	1ad3      	subs	r3, r2, r3
 800cecc:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 800cece:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 800ced2:	893b      	ldrh	r3, [r7, #8]
 800ced4:	4413      	add	r3, r2
 800ced6:	813b      	strh	r3, [r7, #8]
 800ced8:	e008      	b.n	800ceec <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 800ceda:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800cede:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cee0:	4413      	add	r3, r2
 800cee2:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 800cee4:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800cee8:	425b      	negs	r3, r3
 800ceea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 800ceec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceee:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 800cef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cef4:	1ad3      	subs	r3, r2, r3
 800cef6:	085b      	lsrs	r3, r3, #1
 800cef8:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 800cefa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800cefe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf00:	fb02 f303 	mul.w	r3, r2, r3
 800cf04:	08da      	lsrs	r2, r3, #3
 800cf06:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800cf0a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cf0c:	fb01 f303 	mul.w	r3, r1, r3
 800cf10:	08db      	lsrs	r3, r3, #3
 800cf12:	4413      	add	r3, r2
 800cf14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf16:	1ad3      	subs	r3, r2, r3
 800cf18:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 800cf1a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cf1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf1e:	4413      	add	r3, r2
 800cf20:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 800cf22:	897b      	ldrh	r3, [r7, #10]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d116      	bne.n	800cf56 <SSD1315_ShiftBitmap+0x17a>
 800cf28:	897b      	ldrh	r3, [r7, #10]
 800cf2a:	2b00      	cmp	r3, #0
 800cf2c:	bf0c      	ite	eq
 800cf2e:	2301      	moveq	r3, #1
 800cf30:	2300      	movne	r3, #0
 800cf32:	b2da      	uxtb	r2, r3
 800cf34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf3a:	bf0c      	ite	eq
 800cf3c:	2301      	moveq	r3, #1
 800cf3e:	2300      	movne	r3, #0
 800cf40:	b2db      	uxtb	r3, r3
 800cf42:	4013      	ands	r3, r2
 800cf44:	b2db      	uxtb	r3, r3
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d005      	beq.n	800cf56 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 800cf4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf4c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cf4e:	4845      	ldr	r0, [pc, #276]	@ (800d064 <SSD1315_ShiftBitmap+0x288>)
 800cf50:	f00f ffdd 	bl	801cf0e <memcpy>
 800cf54:	e07a      	b.n	800d04c <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 800cf56:	897b      	ldrh	r3, [r7, #10]
 800cf58:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf5a:	4413      	add	r3, r2
 800cf5c:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 800cf5e:	893b      	ldrh	r3, [r7, #8]
 800cf60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cf62:	4413      	add	r3, r2
 800cf64:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 800cf66:	893b      	ldrh	r3, [r7, #8]
 800cf68:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 800cf6a:	e06b      	b.n	800d044 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 800cf6c:	697b      	ldr	r3, [r7, #20]
 800cf6e:	813b      	strh	r3, [r7, #8]
 800cf70:	693b      	ldr	r3, [r7, #16]
 800cf72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cf74:	e05c      	b.n	800d030 <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 800cf76:	893b      	ldrh	r3, [r7, #8]
 800cf78:	f003 0307 	and.w	r3, r3, #7
 800cf7c:	b29b      	uxth	r3, r3
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d122      	bne.n	800cfc8 <SSD1315_ShiftBitmap+0x1ec>
 800cf82:	893b      	ldrh	r3, [r7, #8]
 800cf84:	69ba      	ldr	r2, [r7, #24]
 800cf86:	1ad3      	subs	r3, r2, r3
 800cf88:	2b07      	cmp	r3, #7
 800cf8a:	d91d      	bls.n	800cfc8 <SSD1315_ShiftBitmap+0x1ec>
 800cf8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf8e:	f003 0307 	and.w	r3, r3, #7
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	d118      	bne.n	800cfc8 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 800cf96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf98:	08db      	lsrs	r3, r3, #3
 800cf9a:	6a3a      	ldr	r2, [r7, #32]
 800cf9c:	fb03 f202 	mul.w	r2, r3, r2
 800cfa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfa2:	4413      	add	r3, r2
 800cfa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cfa6:	441a      	add	r2, r3
 800cfa8:	8979      	ldrh	r1, [r7, #10]
 800cfaa:	893b      	ldrh	r3, [r7, #8]
 800cfac:	08db      	lsrs	r3, r3, #3
 800cfae:	b29b      	uxth	r3, r3
 800cfb0:	01db      	lsls	r3, r3, #7
 800cfb2:	440b      	add	r3, r1
 800cfb4:	7811      	ldrb	r1, [r2, #0]
 800cfb6:	4a2b      	ldr	r2, [pc, #172]	@ (800d064 <SSD1315_ShiftBitmap+0x288>)
 800cfb8:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 800cfba:	893b      	ldrh	r3, [r7, #8]
 800cfbc:	3307      	adds	r3, #7
 800cfbe:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 800cfc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfc2:	3307      	adds	r3, #7
 800cfc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cfc6:	e02d      	b.n	800d024 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 800cfc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfca:	08db      	lsrs	r3, r3, #3
 800cfcc:	6a3a      	ldr	r2, [r7, #32]
 800cfce:	fb03 f202 	mul.w	r2, r3, r2
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd4:	4413      	add	r3, r2
 800cfd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cfd8:	4413      	add	r3, r2
 800cfda:	781b      	ldrb	r3, [r3, #0]
 800cfdc:	461a      	mov	r2, r3
 800cfde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cfe0:	f003 0307 	and.w	r3, r3, #7
 800cfe4:	fa42 f303 	asr.w	r3, r2, r3
 800cfe8:	f003 0301 	and.w	r3, r3, #1
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d00c      	beq.n	800d00a <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 800cff0:	8979      	ldrh	r1, [r7, #10]
 800cff2:	893a      	ldrh	r2, [r7, #8]
 800cff4:	23ff      	movs	r3, #255	@ 0xff
 800cff6:	68f8      	ldr	r0, [r7, #12]
 800cff8:	f000 f8f8 	bl	800d1ec <SSD1315_SetPixel>
 800cffc:	4603      	mov	r3, r0
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d010      	beq.n	800d024 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 800d002:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d006:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 800d008:	e016      	b.n	800d038 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 800d00a:	8979      	ldrh	r1, [r7, #10]
 800d00c:	893a      	ldrh	r2, [r7, #8]
 800d00e:	2300      	movs	r3, #0
 800d010:	68f8      	ldr	r0, [r7, #12]
 800d012:	f000 f8eb 	bl	800d1ec <SSD1315_SetPixel>
 800d016:	4603      	mov	r3, r0
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d003      	beq.n	800d024 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 800d01c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d020:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 800d022:	e009      	b.n	800d038 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 800d024:	893b      	ldrh	r3, [r7, #8]
 800d026:	3301      	adds	r3, #1
 800d028:	813b      	strh	r3, [r7, #8]
 800d02a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d02c:	3301      	adds	r3, #1
 800d02e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d030:	893b      	ldrh	r3, [r7, #8]
 800d032:	69ba      	ldr	r2, [r7, #24]
 800d034:	429a      	cmp	r2, r3
 800d036:	d89e      	bhi.n	800cf76 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 800d038:	897b      	ldrh	r3, [r7, #10]
 800d03a:	3301      	adds	r3, #1
 800d03c:	817b      	strh	r3, [r7, #10]
 800d03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d040:	3301      	adds	r3, #1
 800d042:	633b      	str	r3, [r7, #48]	@ 0x30
 800d044:	897b      	ldrh	r3, [r7, #10]
 800d046:	69fa      	ldr	r2, [r7, #28]
 800d048:	429a      	cmp	r2, r3
 800d04a:	d88f      	bhi.n	800cf6c <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 800d04c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d002      	beq.n	800d058 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 800d052:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d056:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 800d058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d05a:	4618      	mov	r0, r3
 800d05c:	3740      	adds	r7, #64	@ 0x40
 800d05e:	46bd      	mov	sp, r7
 800d060:	bd80      	pop	{r7, pc}
 800d062:	bf00      	nop
 800d064:	20000c20 	.word	0x20000c20

0800d068 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 800d068:	b580      	push	{r7, lr}
 800d06a:	b088      	sub	sp, #32
 800d06c:	af00      	add	r7, sp, #0
 800d06e:	60f8      	str	r0, [r7, #12]
 800d070:	60b9      	str	r1, [r7, #8]
 800d072:	607a      	str	r2, [r7, #4]
 800d074:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d076:	2300      	movs	r3, #0
 800d078:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 800d07a:	2300      	movs	r3, #0
 800d07c:	61bb      	str	r3, [r7, #24]
 800d07e:	e032      	b.n	800d0e6 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 800d080:	2300      	movs	r3, #0
 800d082:	617b      	str	r3, [r7, #20]
 800d084:	e028      	b.n	800d0d8 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	781b      	ldrb	r3, [r3, #0]
 800d08a:	461a      	mov	r2, r3
 800d08c:	683b      	ldr	r3, [r7, #0]
 800d08e:	3301      	adds	r3, #1
 800d090:	781b      	ldrb	r3, [r3, #0]
 800d092:	021b      	lsls	r3, r3, #8
 800d094:	431a      	orrs	r2, r3
 800d096:	683b      	ldr	r3, [r7, #0]
 800d098:	3302      	adds	r3, #2
 800d09a:	781b      	ldrb	r3, [r3, #0]
 800d09c:	041b      	lsls	r3, r3, #16
 800d09e:	431a      	orrs	r2, r3
 800d0a0:	683b      	ldr	r3, [r7, #0]
 800d0a2:	3303      	adds	r3, #3
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	061b      	lsls	r3, r3, #24
 800d0a8:	4313      	orrs	r3, r2
 800d0aa:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 800d0ac:	68ba      	ldr	r2, [r7, #8]
 800d0ae:	697b      	ldr	r3, [r7, #20]
 800d0b0:	18d1      	adds	r1, r2, r3
 800d0b2:	687a      	ldr	r2, [r7, #4]
 800d0b4:	69bb      	ldr	r3, [r7, #24]
 800d0b6:	441a      	add	r2, r3
 800d0b8:	693b      	ldr	r3, [r7, #16]
 800d0ba:	68f8      	ldr	r0, [r7, #12]
 800d0bc:	f000 f896 	bl	800d1ec <SSD1315_SetPixel>
 800d0c0:	4603      	mov	r3, r0
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d002      	beq.n	800d0cc <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 800d0c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d0ca:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 800d0cc:	683b      	ldr	r3, [r7, #0]
 800d0ce:	3304      	adds	r3, #4
 800d0d0:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 800d0d2:	697b      	ldr	r3, [r7, #20]
 800d0d4:	3301      	adds	r3, #1
 800d0d6:	617b      	str	r3, [r7, #20]
 800d0d8:	697a      	ldr	r2, [r7, #20]
 800d0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0dc:	429a      	cmp	r2, r3
 800d0de:	d3d2      	bcc.n	800d086 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 800d0e0:	69bb      	ldr	r3, [r7, #24]
 800d0e2:	3301      	adds	r3, #1
 800d0e4:	61bb      	str	r3, [r7, #24]
 800d0e6:	69ba      	ldr	r2, [r7, #24]
 800d0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ea:	429a      	cmp	r2, r3
 800d0ec:	d3c8      	bcc.n	800d080 <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 800d0ee:	69fb      	ldr	r3, [r7, #28]
}
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	3720      	adds	r7, #32
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	bd80      	pop	{r7, pc}

0800d0f8 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 800d0f8:	b580      	push	{r7, lr}
 800d0fa:	b086      	sub	sp, #24
 800d0fc:	af00      	add	r7, sp, #0
 800d0fe:	60f8      	str	r0, [r7, #12]
 800d100:	60b9      	str	r1, [r7, #8]
 800d102:	607a      	str	r2, [r7, #4]
 800d104:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d106:	2300      	movs	r3, #0
 800d108:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 800d10a:	2300      	movs	r3, #0
 800d10c:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 800d10e:	68bb      	ldr	r3, [r7, #8]
 800d110:	613b      	str	r3, [r7, #16]
 800d112:	e008      	b.n	800d126 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 800d114:	6a3b      	ldr	r3, [r7, #32]
 800d116:	687a      	ldr	r2, [r7, #4]
 800d118:	6939      	ldr	r1, [r7, #16]
 800d11a:	68f8      	ldr	r0, [r7, #12]
 800d11c:	f000 f866 	bl	800d1ec <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 800d120:	693b      	ldr	r3, [r7, #16]
 800d122:	3301      	adds	r3, #1
 800d124:	613b      	str	r3, [r7, #16]
 800d126:	68ba      	ldr	r2, [r7, #8]
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	4413      	add	r3, r2
 800d12c:	693a      	ldr	r2, [r7, #16]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d3f0      	bcc.n	800d114 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800d132:	697b      	ldr	r3, [r7, #20]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d002      	beq.n	800d13e <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 800d138:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d13c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800d13e:	697b      	ldr	r3, [r7, #20]
}
 800d140:	4618      	mov	r0, r3
 800d142:	3718      	adds	r7, #24
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	607a      	str	r2, [r7, #4]
 800d154:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d156:	2300      	movs	r3, #0
 800d158:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 800d15a:	2300      	movs	r3, #0
 800d15c:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	613b      	str	r3, [r7, #16]
 800d162:	e008      	b.n	800d176 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 800d164:	6a3b      	ldr	r3, [r7, #32]
 800d166:	693a      	ldr	r2, [r7, #16]
 800d168:	68b9      	ldr	r1, [r7, #8]
 800d16a:	68f8      	ldr	r0, [r7, #12]
 800d16c:	f000 f83e 	bl	800d1ec <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	3301      	adds	r3, #1
 800d174:	613b      	str	r3, [r7, #16]
 800d176:	687a      	ldr	r2, [r7, #4]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	4413      	add	r3, r2
 800d17c:	693a      	ldr	r2, [r7, #16]
 800d17e:	429a      	cmp	r2, r3
 800d180:	d3f0      	bcc.n	800d164 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800d182:	697b      	ldr	r3, [r7, #20]
 800d184:	2b00      	cmp	r3, #0
 800d186:	d002      	beq.n	800d18e <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 800d188:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d18c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800d18e:	697b      	ldr	r3, [r7, #20]
}
 800d190:	4618      	mov	r0, r3
 800d192:	3718      	adds	r7, #24
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 800d198:	b580      	push	{r7, lr}
 800d19a:	b088      	sub	sp, #32
 800d19c:	af02      	add	r7, sp, #8
 800d19e:	60f8      	str	r0, [r7, #12]
 800d1a0:	60b9      	str	r1, [r7, #8]
 800d1a2:	607a      	str	r2, [r7, #4]
 800d1a4:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	613b      	str	r3, [r7, #16]
 800d1ae:	e013      	b.n	800d1d8 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 800d1b0:	693a      	ldr	r2, [r7, #16]
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	441a      	add	r2, r3
 800d1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b8:	9300      	str	r3, [sp, #0]
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	68b9      	ldr	r1, [r7, #8]
 800d1be:	68f8      	ldr	r0, [r7, #12]
 800d1c0:	f7ff ff9a 	bl	800d0f8 <SSD1315_DrawHLine>
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d003      	beq.n	800d1d2 <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 800d1ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d1ce:	617b      	str	r3, [r7, #20]
      break;
 800d1d0:	e006      	b.n	800d1e0 <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	3301      	adds	r3, #1
 800d1d6:	613b      	str	r3, [r7, #16]
 800d1d8:	693a      	ldr	r2, [r7, #16]
 800d1da:	6a3b      	ldr	r3, [r7, #32]
 800d1dc:	429a      	cmp	r2, r3
 800d1de:	d3e7      	bcc.n	800d1b0 <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 800d1e0:	697b      	ldr	r3, [r7, #20]
}
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	3718      	adds	r7, #24
 800d1e6:	46bd      	mov	sp, r7
 800d1e8:	bd80      	pop	{r7, pc}
	...

0800d1ec <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 800d1ec:	b480      	push	{r7}
 800d1ee:	b087      	sub	sp, #28
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	60f8      	str	r0, [r7, #12]
 800d1f4:	60b9      	str	r1, [r7, #8]
 800d1f6:	607a      	str	r2, [r7, #4]
 800d1f8:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	2bff      	cmp	r3, #255	@ 0xff
 800d202:	d117      	bne.n	800d234 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	08db      	lsrs	r3, r3, #3
 800d208:	01d9      	lsls	r1, r3, #7
 800d20a:	68ba      	ldr	r2, [r7, #8]
 800d20c:	440a      	add	r2, r1
 800d20e:	491c      	ldr	r1, [pc, #112]	@ (800d280 <SSD1315_SetPixel+0x94>)
 800d210:	5c8a      	ldrb	r2, [r1, r2]
 800d212:	b251      	sxtb	r1, r2
 800d214:	687a      	ldr	r2, [r7, #4]
 800d216:	f002 0207 	and.w	r2, r2, #7
 800d21a:	2001      	movs	r0, #1
 800d21c:	fa00 f202 	lsl.w	r2, r0, r2
 800d220:	b252      	sxtb	r2, r2
 800d222:	430a      	orrs	r2, r1
 800d224:	b251      	sxtb	r1, r2
 800d226:	01da      	lsls	r2, r3, #7
 800d228:	68bb      	ldr	r3, [r7, #8]
 800d22a:	4413      	add	r3, r2
 800d22c:	b2c9      	uxtb	r1, r1
 800d22e:	4a14      	ldr	r2, [pc, #80]	@ (800d280 <SSD1315_SetPixel+0x94>)
 800d230:	54d1      	strb	r1, [r2, r3]
 800d232:	e018      	b.n	800d266 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	08db      	lsrs	r3, r3, #3
 800d238:	01d9      	lsls	r1, r3, #7
 800d23a:	68ba      	ldr	r2, [r7, #8]
 800d23c:	440a      	add	r2, r1
 800d23e:	4910      	ldr	r1, [pc, #64]	@ (800d280 <SSD1315_SetPixel+0x94>)
 800d240:	5c8a      	ldrb	r2, [r1, r2]
 800d242:	b251      	sxtb	r1, r2
 800d244:	687a      	ldr	r2, [r7, #4]
 800d246:	f002 0207 	and.w	r2, r2, #7
 800d24a:	2001      	movs	r0, #1
 800d24c:	fa00 f202 	lsl.w	r2, r0, r2
 800d250:	b252      	sxtb	r2, r2
 800d252:	43d2      	mvns	r2, r2
 800d254:	b252      	sxtb	r2, r2
 800d256:	400a      	ands	r2, r1
 800d258:	b251      	sxtb	r1, r2
 800d25a:	01da      	lsls	r2, r3, #7
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	4413      	add	r3, r2
 800d260:	b2c9      	uxtb	r1, r1
 800d262:	4a07      	ldr	r2, [pc, #28]	@ (800d280 <SSD1315_SetPixel+0x94>)
 800d264:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	d002      	beq.n	800d272 <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 800d26c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d270:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800d272:	697b      	ldr	r3, [r7, #20]
}
 800d274:	4618      	mov	r0, r3
 800d276:	371c      	adds	r7, #28
 800d278:	46bd      	mov	sp, r7
 800d27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d27e:	4770      	bx	lr
 800d280:	20000c20 	.word	0x20000c20

0800d284 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 800d284:	b480      	push	{r7}
 800d286:	b087      	sub	sp, #28
 800d288:	af00      	add	r7, sp, #0
 800d28a:	60f8      	str	r0, [r7, #12]
 800d28c:	60b9      	str	r1, [r7, #8]
 800d28e:	607a      	str	r2, [r7, #4]
 800d290:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 800d292:	2300      	movs	r3, #0
 800d294:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	2b7f      	cmp	r3, #127	@ 0x7f
 800d29a:	d802      	bhi.n	800d2a2 <SSD1315_GetPixel+0x1e>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2b3f      	cmp	r3, #63	@ 0x3f
 800d2a0:	d903      	bls.n	800d2aa <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	601a      	str	r2, [r3, #0]
 800d2a8:	e01c      	b.n	800d2e4 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	08db      	lsrs	r3, r3, #3
 800d2ae:	01da      	lsls	r2, r3, #7
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	4a0f      	ldr	r2, [pc, #60]	@ (800d2f4 <SSD1315_GetPixel+0x70>)
 800d2b6:	5cd3      	ldrb	r3, [r2, r3]
 800d2b8:	4619      	mov	r1, r3
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f003 0307 	and.w	r3, r3, #7
 800d2c0:	2201      	movs	r2, #1
 800d2c2:	fa02 f303 	lsl.w	r3, r2, r3
 800d2c6:	400b      	ands	r3, r1
 800d2c8:	461a      	mov	r2, r3
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 800d2ce:	683b      	ldr	r3, [r7, #0]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d003      	beq.n	800d2de <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 800d2d6:	683b      	ldr	r3, [r7, #0]
 800d2d8:	2201      	movs	r2, #1
 800d2da:	601a      	str	r2, [r3, #0]
 800d2dc:	e002      	b.n	800d2e4 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 800d2de:	683b      	ldr	r3, [r7, #0]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 800d2e4:	697b      	ldr	r3, [r7, #20]
}
 800d2e6:	4618      	mov	r0, r3
 800d2e8:	371c      	adds	r7, #28
 800d2ea:	46bd      	mov	sp, r7
 800d2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f0:	4770      	bx	lr
 800d2f2:	bf00      	nop
 800d2f4:	20000c20 	.word	0x20000c20

0800d2f8 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	b085      	sub	sp, #20
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
 800d300:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d302:	2300      	movs	r3, #0
 800d304:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d30a:	2b00      	cmp	r3, #0
 800d30c:	d103      	bne.n	800d316 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	2280      	movs	r2, #128	@ 0x80
 800d312:	601a      	str	r2, [r3, #0]
 800d314:	e002      	b.n	800d31c <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 800d316:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d31a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800d31c:	68fb      	ldr	r3, [r7, #12]
}
 800d31e:	4618      	mov	r0, r3
 800d320:	3714      	adds	r7, #20
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr

0800d32a <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 800d32a:	b480      	push	{r7}
 800d32c:	b085      	sub	sp, #20
 800d32e:	af00      	add	r7, sp, #0
 800d330:	6078      	str	r0, [r7, #4]
 800d332:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 800d334:	2300      	movs	r3, #0
 800d336:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d103      	bne.n	800d348 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	2240      	movs	r2, #64	@ 0x40
 800d344:	601a      	str	r2, [r3, #0]
 800d346:	e002      	b.n	800d34e <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 800d348:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d34c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800d34e:	68fb      	ldr	r3, [r7, #12]
}
 800d350:	4618      	mov	r0, r3
 800d352:	3714      	adds	r7, #20
 800d354:	46bd      	mov	sp, r7
 800d356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d35a:	4770      	bx	lr

0800d35c <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 800d35c:	b580      	push	{r7, lr}
 800d35e:	b084      	sub	sp, #16
 800d360:	af00      	add	r7, sp, #0
 800d362:	6078      	str	r0, [r7, #4]
 800d364:	460b      	mov	r3, r1
 800d366:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 800d36c:	887b      	ldrh	r3, [r7, #2]
 800d36e:	b2db      	uxtb	r3, r3
 800d370:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 800d374:	b2db      	uxtb	r3, r3
 800d376:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f103 0014 	add.w	r0, r3, #20
 800d37e:	f107 020b 	add.w	r2, r7, #11
 800d382:	2301      	movs	r3, #1
 800d384:	2101      	movs	r1, #1
 800d386:	f000 f97b 	bl	800d680 <ssd1315_write_reg>
 800d38a:	4602      	mov	r2, r0
 800d38c:	68fb      	ldr	r3, [r7, #12]
 800d38e:	4413      	add	r3, r2
 800d390:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d002      	beq.n	800d39e <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 800d398:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d39c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800d39e:	68fb      	ldr	r3, [r7, #12]
}
 800d3a0:	4618      	mov	r0, r3
 800d3a2:	3710      	adds	r7, #16
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}

0800d3a8 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 800d3a8:	b580      	push	{r7, lr}
 800d3aa:	b084      	sub	sp, #16
 800d3ac:	af00      	add	r7, sp, #0
 800d3ae:	6078      	str	r0, [r7, #4]
 800d3b0:	460b      	mov	r3, r1
 800d3b2:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 800d3b4:	2300      	movs	r3, #0
 800d3b6:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800d3b8:	2300      	movs	r3, #0
 800d3ba:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d3bc:	687b      	ldr	r3, [r7, #4]
 800d3be:	f103 0014 	add.w	r0, r3, #20
 800d3c2:	f107 020b 	add.w	r2, r7, #11
 800d3c6:	2301      	movs	r3, #1
 800d3c8:	2101      	movs	r1, #1
 800d3ca:	f000 f959 	bl	800d680 <ssd1315_write_reg>
 800d3ce:	4602      	mov	r2, r0
 800d3d0:	68fb      	ldr	r3, [r7, #12]
 800d3d2:	4413      	add	r3, r2
 800d3d4:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 800d3d6:	887b      	ldrh	r3, [r7, #2]
 800d3d8:	b2db      	uxtb	r3, r3
 800d3da:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f103 0014 	add.w	r0, r3, #20
 800d3e2:	f107 020b 	add.w	r2, r7, #11
 800d3e6:	2301      	movs	r3, #1
 800d3e8:	2101      	movs	r1, #1
 800d3ea:	f000 f949 	bl	800d680 <ssd1315_write_reg>
 800d3ee:	4602      	mov	r2, r0
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	4413      	add	r3, r2
 800d3f4:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 800d3f6:	231f      	movs	r3, #31
 800d3f8:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	f103 0014 	add.w	r0, r3, #20
 800d400:	f107 020b 	add.w	r2, r7, #11
 800d404:	2301      	movs	r3, #1
 800d406:	2101      	movs	r1, #1
 800d408:	f000 f93a 	bl	800d680 <ssd1315_write_reg>
 800d40c:	4602      	mov	r2, r0
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	4413      	add	r3, r2
 800d412:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800d414:	68fb      	ldr	r3, [r7, #12]
 800d416:	2b00      	cmp	r3, #0
 800d418:	d002      	beq.n	800d420 <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 800d41a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d41e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800d420:	68fb      	ldr	r3, [r7, #12]
}
 800d422:	4618      	mov	r0, r3
 800d424:	3710      	adds	r7, #16
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}

0800d42a <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 800d42a:	b580      	push	{r7, lr}
 800d42c:	b086      	sub	sp, #24
 800d42e:	af00      	add	r7, sp, #0
 800d430:	60f8      	str	r0, [r7, #12]
 800d432:	4608      	mov	r0, r1
 800d434:	4611      	mov	r1, r2
 800d436:	461a      	mov	r2, r3
 800d438:	4603      	mov	r3, r0
 800d43a:	817b      	strh	r3, [r7, #10]
 800d43c:	460b      	mov	r3, r1
 800d43e:	813b      	strh	r3, [r7, #8]
 800d440:	4613      	mov	r3, r2
 800d442:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 800d444:	2300      	movs	r3, #0
 800d446:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 800d448:	897b      	ldrh	r3, [r7, #10]
 800d44a:	b2db      	uxtb	r3, r3
 800d44c:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d44e:	68fb      	ldr	r3, [r7, #12]
 800d450:	f103 0014 	add.w	r0, r3, #20
 800d454:	f107 0213 	add.w	r2, r7, #19
 800d458:	2301      	movs	r3, #1
 800d45a:	2101      	movs	r1, #1
 800d45c:	f000 f910 	bl	800d680 <ssd1315_write_reg>
 800d460:	4602      	mov	r2, r0
 800d462:	697b      	ldr	r3, [r7, #20]
 800d464:	4413      	add	r3, r2
 800d466:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800d468:	2300      	movs	r3, #0
 800d46a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	f103 0014 	add.w	r0, r3, #20
 800d472:	f107 0213 	add.w	r2, r7, #19
 800d476:	2301      	movs	r3, #1
 800d478:	2101      	movs	r1, #1
 800d47a:	f000 f901 	bl	800d680 <ssd1315_write_reg>
 800d47e:	4602      	mov	r2, r0
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	4413      	add	r3, r2
 800d484:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 800d486:	893b      	ldrh	r3, [r7, #8]
 800d488:	b2db      	uxtb	r3, r3
 800d48a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	f103 0014 	add.w	r0, r3, #20
 800d492:	f107 0213 	add.w	r2, r7, #19
 800d496:	2301      	movs	r3, #1
 800d498:	2101      	movs	r1, #1
 800d49a:	f000 f8f1 	bl	800d680 <ssd1315_write_reg>
 800d49e:	4602      	mov	r2, r0
 800d4a0:	697b      	ldr	r3, [r7, #20]
 800d4a2:	4413      	add	r3, r2
 800d4a4:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 800d4a6:	8c3b      	ldrh	r3, [r7, #32]
 800d4a8:	b2db      	uxtb	r3, r3
 800d4aa:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	f103 0014 	add.w	r0, r3, #20
 800d4b2:	f107 0213 	add.w	r2, r7, #19
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	2101      	movs	r1, #1
 800d4ba:	f000 f8e1 	bl	800d680 <ssd1315_write_reg>
 800d4be:	4602      	mov	r2, r0
 800d4c0:	697b      	ldr	r3, [r7, #20]
 800d4c2:	4413      	add	r3, r2
 800d4c4:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 800d4c6:	88fb      	ldrh	r3, [r7, #6]
 800d4c8:	b2db      	uxtb	r3, r3
 800d4ca:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	f103 0014 	add.w	r0, r3, #20
 800d4d2:	f107 0213 	add.w	r2, r7, #19
 800d4d6:	2301      	movs	r3, #1
 800d4d8:	2101      	movs	r1, #1
 800d4da:	f000 f8d1 	bl	800d680 <ssd1315_write_reg>
 800d4de:	4602      	mov	r2, r0
 800d4e0:	697b      	ldr	r3, [r7, #20]
 800d4e2:	4413      	add	r3, r2
 800d4e4:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 800d4e6:	2300      	movs	r3, #0
 800d4e8:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	f103 0014 	add.w	r0, r3, #20
 800d4f0:	f107 0213 	add.w	r2, r7, #19
 800d4f4:	2301      	movs	r3, #1
 800d4f6:	2101      	movs	r1, #1
 800d4f8:	f000 f8c2 	bl	800d680 <ssd1315_write_reg>
 800d4fc:	4602      	mov	r2, r0
 800d4fe:	697b      	ldr	r3, [r7, #20]
 800d500:	4413      	add	r3, r2
 800d502:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 800d504:	23ff      	movs	r3, #255	@ 0xff
 800d506:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	f103 0014 	add.w	r0, r3, #20
 800d50e:	f107 0213 	add.w	r2, r7, #19
 800d512:	2301      	movs	r3, #1
 800d514:	2101      	movs	r1, #1
 800d516:	f000 f8b3 	bl	800d680 <ssd1315_write_reg>
 800d51a:	4602      	mov	r2, r0
 800d51c:	697b      	ldr	r3, [r7, #20]
 800d51e:	4413      	add	r3, r2
 800d520:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 800d522:	697b      	ldr	r3, [r7, #20]
 800d524:	2b00      	cmp	r3, #0
 800d526:	d002      	beq.n	800d52e <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 800d528:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d52c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800d52e:	697b      	ldr	r3, [r7, #20]
}
 800d530:	4618      	mov	r0, r3
 800d532:	3718      	adds	r7, #24
 800d534:	46bd      	mov	sp, r7
 800d536:	bd80      	pop	{r7, pc}

0800d538 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	b084      	sub	sp, #16
 800d53c:	af00      	add	r7, sp, #0
 800d53e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800d540:	2300      	movs	r3, #0
 800d542:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 800d544:	232f      	movs	r3, #47	@ 0x2f
 800d546:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f103 0014 	add.w	r0, r3, #20
 800d54e:	f107 020b 	add.w	r2, r7, #11
 800d552:	2301      	movs	r3, #1
 800d554:	2101      	movs	r1, #1
 800d556:	f000 f893 	bl	800d680 <ssd1315_write_reg>
 800d55a:	4602      	mov	r2, r0
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	4413      	add	r3, r2
 800d560:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	2b00      	cmp	r3, #0
 800d566:	d002      	beq.n	800d56e <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 800d568:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d56c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800d56e:	68fb      	ldr	r3, [r7, #12]
}
 800d570:	4618      	mov	r0, r3
 800d572:	3710      	adds	r7, #16
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}

0800d578 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b084      	sub	sp, #16
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800d580:	2300      	movs	r3, #0
 800d582:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 800d584:	232e      	movs	r3, #46	@ 0x2e
 800d586:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	f103 0014 	add.w	r0, r3, #20
 800d58e:	f107 020b 	add.w	r2, r7, #11
 800d592:	2301      	movs	r3, #1
 800d594:	2101      	movs	r1, #1
 800d596:	f000 f873 	bl	800d680 <ssd1315_write_reg>
 800d59a:	4602      	mov	r2, r0
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	4413      	add	r3, r2
 800d5a0:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d002      	beq.n	800d5ae <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 800d5a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d5ac:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
}
 800d5b0:	4618      	mov	r0, r3
 800d5b2:	3710      	adds	r7, #16
 800d5b4:	46bd      	mov	sp, r7
 800d5b6:	bd80      	pop	{r7, pc}

0800d5b8 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b086      	sub	sp, #24
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	60f8      	str	r0, [r7, #12]
 800d5c0:	607a      	str	r2, [r7, #4]
 800d5c2:	461a      	mov	r2, r3
 800d5c4:	460b      	mov	r3, r1
 800d5c6:	817b      	strh	r3, [r7, #10]
 800d5c8:	4613      	mov	r3, r2
 800d5ca:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 800d5d0:	697b      	ldr	r3, [r7, #20]
 800d5d2:	68db      	ldr	r3, [r3, #12]
 800d5d4:	893a      	ldrh	r2, [r7, #8]
 800d5d6:	8978      	ldrh	r0, [r7, #10]
 800d5d8:	6879      	ldr	r1, [r7, #4]
 800d5da:	4798      	blx	r3
 800d5dc:	4603      	mov	r3, r0
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3718      	adds	r7, #24
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}

0800d5e6 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 800d5e6:	b580      	push	{r7, lr}
 800d5e8:	b086      	sub	sp, #24
 800d5ea:	af00      	add	r7, sp, #0
 800d5ec:	60f8      	str	r0, [r7, #12]
 800d5ee:	607a      	str	r2, [r7, #4]
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	460b      	mov	r3, r1
 800d5f4:	817b      	strh	r3, [r7, #10]
 800d5f6:	4613      	mov	r3, r2
 800d5f8:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	689b      	ldr	r3, [r3, #8]
 800d602:	893a      	ldrh	r2, [r7, #8]
 800d604:	8978      	ldrh	r0, [r7, #10]
 800d606:	6879      	ldr	r1, [r7, #4]
 800d608:	4798      	blx	r3
 800d60a:	4603      	mov	r3, r0
}
 800d60c:	4618      	mov	r0, r3
 800d60e:	3718      	adds	r7, #24
 800d610:	46bd      	mov	sp, r7
 800d612:	bd80      	pop	{r7, pc}

0800d614 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b082      	sub	sp, #8
 800d618:	af00      	add	r7, sp, #0
 800d61a:	4603      	mov	r3, r0
 800d61c:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 800d61e:	88fb      	ldrh	r3, [r7, #6]
 800d620:	2bff      	cmp	r3, #255	@ 0xff
 800d622:	d106      	bne.n	800d632 <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800d624:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d628:	21ff      	movs	r1, #255	@ 0xff
 800d62a:	4807      	ldr	r0, [pc, #28]	@ (800d648 <ssd1315_Clear+0x34>)
 800d62c:	f00f fbe8 	bl	801ce00 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 800d630:	e005      	b.n	800d63e <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800d632:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d636:	2100      	movs	r1, #0
 800d638:	4803      	ldr	r0, [pc, #12]	@ (800d648 <ssd1315_Clear+0x34>)
 800d63a:	f00f fbe1 	bl	801ce00 <memset>
}
 800d63e:	bf00      	nop
 800d640:	3708      	adds	r7, #8
 800d642:	46bd      	mov	sp, r7
 800d644:	bd80      	pop	{r7, pc}
 800d646:	bf00      	nop
 800d648:	20000c20 	.word	0x20000c20

0800d64c <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b084      	sub	sp, #16
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
 800d654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	691b      	ldr	r3, [r3, #16]
 800d65a:	4798      	blx	r3
 800d65c:	4603      	mov	r3, r0
 800d65e:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 800d660:	bf00      	nop
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	691b      	ldr	r3, [r3, #16]
 800d666:	4798      	blx	r3
 800d668:	4603      	mov	r3, r0
 800d66a:	461a      	mov	r2, r3
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	1ad3      	subs	r3, r2, r3
 800d670:	683a      	ldr	r2, [r7, #0]
 800d672:	429a      	cmp	r2, r3
 800d674:	d8f5      	bhi.n	800d662 <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 800d676:	2300      	movs	r3, #0
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3710      	adds	r7, #16
 800d67c:	46bd      	mov	sp, r7
 800d67e:	bd80      	pop	{r7, pc}

0800d680 <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 800d680:	b590      	push	{r4, r7, lr}
 800d682:	b085      	sub	sp, #20
 800d684:	af00      	add	r7, sp, #0
 800d686:	60f8      	str	r0, [r7, #12]
 800d688:	607a      	str	r2, [r7, #4]
 800d68a:	461a      	mov	r2, r3
 800d68c:	460b      	mov	r3, r1
 800d68e:	817b      	strh	r3, [r7, #10]
 800d690:	4613      	mov	r3, r2
 800d692:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	681c      	ldr	r4, [r3, #0]
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	6898      	ldr	r0, [r3, #8]
 800d69c:	893b      	ldrh	r3, [r7, #8]
 800d69e:	8979      	ldrh	r1, [r7, #10]
 800d6a0:	687a      	ldr	r2, [r7, #4]
 800d6a2:	47a0      	blx	r4
 800d6a4:	4603      	mov	r3, r0
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3714      	adds	r7, #20
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd90      	pop	{r4, r7, pc}
	...

0800d6b0 <STTS22H_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_RegisterBusIO(STTS22H_Object_t *pObj, STTS22H_IO_t *pIO)
{
 800d6b0:	b580      	push	{r7, lr}
 800d6b2:	b084      	sub	sp, #16
 800d6b4:	af00      	add	r7, sp, #0
 800d6b6:	6078      	str	r0, [r7, #4]
 800d6b8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d103      	bne.n	800d6c8 <STTS22H_RegisterBusIO+0x18>
  {
    ret = STTS22H_ERROR;
 800d6c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d6c4:	60fb      	str	r3, [r7, #12]
 800d6c6:	e030      	b.n	800d72a <STTS22H_RegisterBusIO+0x7a>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800d6c8:	683b      	ldr	r3, [r7, #0]
 800d6ca:	681a      	ldr	r2, [r3, #0]
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 800d6d0:	683b      	ldr	r3, [r7, #0]
 800d6d2:	685a      	ldr	r2, [r3, #4]
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800d6d8:	683b      	ldr	r3, [r7, #0]
 800d6da:	689a      	ldr	r2, [r3, #8]
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 800d6e0:	683b      	ldr	r3, [r7, #0]
 800d6e2:	7b1a      	ldrb	r2, [r3, #12]
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800d6e8:	683b      	ldr	r3, [r7, #0]
 800d6ea:	691a      	ldr	r2, [r3, #16]
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 800d6f0:	683b      	ldr	r3, [r7, #0]
 800d6f2:	695a      	ldr	r2, [r3, #20]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800d6f8:	683b      	ldr	r3, [r7, #0]
 800d6fa:	699a      	ldr	r2, [r3, #24]
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	4a0c      	ldr	r2, [pc, #48]	@ (800d734 <STTS22H_RegisterBusIO+0x84>)
 800d704:	621a      	str	r2, [r3, #32]
    pObj->Ctx.write_reg = WriteRegWrap;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	4a0b      	ldr	r2, [pc, #44]	@ (800d738 <STTS22H_RegisterBusIO+0x88>)
 800d70a:	61da      	str	r2, [r3, #28]
    pObj->Ctx.handle   = pObj;
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	687a      	ldr	r2, [r7, #4]
 800d710:	625a      	str	r2, [r3, #36]	@ 0x24

    if (pObj->IO.Init != NULL)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	2b00      	cmp	r3, #0
 800d718:	d004      	beq.n	800d724 <STTS22H_RegisterBusIO+0x74>
    {
      ret = pObj->IO.Init();
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	4798      	blx	r3
 800d720:	60f8      	str	r0, [r7, #12]
 800d722:	e002      	b.n	800d72a <STTS22H_RegisterBusIO+0x7a>
    }
    else
    {
      ret = STTS22H_ERROR;
 800d724:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d728:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800d72a:	68fb      	ldr	r3, [r7, #12]
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3710      	adds	r7, #16
 800d730:	46bd      	mov	sp, r7
 800d732:	bd80      	pop	{r7, pc}
 800d734:	0800db39 	.word	0x0800db39
 800d738:	0800dba7 	.word	0x0800dba7

0800d73c <STTS22H_Init>:
  * @brief  Initialize the STTS22H sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_Init(STTS22H_Object_t *pObj)
{
 800d73c:	b580      	push	{r7, lr}
 800d73e:	b082      	sub	sp, #8
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d127      	bne.n	800d79e <STTS22H_Init+0x62>
  {
    /* Set default ODR */
    pObj->temp_odr = 1.0f;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800d754:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable BDU */
    if (stts22h_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != STTS22H_OK)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	331c      	adds	r3, #28
 800d75a:	2101      	movs	r1, #1
 800d75c:	4618      	mov	r0, r3
 800d75e:	f000 fc1f 	bl	800dfa0 <stts22h_block_data_update_set>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d002      	beq.n	800d76e <STTS22H_Init+0x32>
    {
      return STTS22H_ERROR;
 800d768:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d76c:	e01c      	b.n	800d7a8 <STTS22H_Init+0x6c>
    }

    /* Enable Automatic Address Increment */
    if (stts22h_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != STTS22H_OK)
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	331c      	adds	r3, #28
 800d772:	2101      	movs	r1, #1
 800d774:	4618      	mov	r0, r3
 800d776:	f000 fc6c 	bl	800e052 <stts22h_auto_increment_set>
 800d77a:	4603      	mov	r3, r0
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d002      	beq.n	800d786 <STTS22H_Init+0x4a>
    {
      return STTS22H_ERROR;
 800d780:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d784:	e010      	b.n	800d7a8 <STTS22H_Init+0x6c>
    }

    /* Put the component in standby mode. */
    if (stts22h_temp_data_rate_set(&(pObj->Ctx), STTS22H_POWER_DOWN) != STTS22H_OK)
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	331c      	adds	r3, #28
 800d78a:	2100      	movs	r1, #0
 800d78c:	4618      	mov	r0, r3
 800d78e:	f000 fa8b 	bl	800dca8 <stts22h_temp_data_rate_set>
 800d792:	4603      	mov	r3, r0
 800d794:	2b00      	cmp	r3, #0
 800d796:	d002      	beq.n	800d79e <STTS22H_Init+0x62>
    {
      return STTS22H_ERROR;
 800d798:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d79c:	e004      	b.n	800d7a8 <STTS22H_Init+0x6c>
    }
  }

  pObj->is_initialized = 1;
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2201      	movs	r2, #1
 800d7a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return STTS22H_OK;
 800d7a6:	2300      	movs	r3, #0
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3708      	adds	r7, #8
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	bd80      	pop	{r7, pc}

0800d7b0 <STTS22H_DeInit>:
  * @brief  Deinitialize the STTS22H sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_DeInit(STTS22H_Object_t *pObj)
{
 800d7b0:	b580      	push	{r7, lr}
 800d7b2:	b082      	sub	sp, #8
 800d7b4:	af00      	add	r7, sp, #0
 800d7b6:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800d7be:	2b01      	cmp	r3, #1
 800d7c0:	d108      	bne.n	800d7d4 <STTS22H_DeInit+0x24>
  {
    /* Put the component in standby mode */
    if (STTS22H_TEMP_Disable(pObj) != STTS22H_OK)
 800d7c2:	6878      	ldr	r0, [r7, #4]
 800d7c4:	f000 f872 	bl	800d8ac <STTS22H_TEMP_Disable>
 800d7c8:	4603      	mov	r3, r0
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d002      	beq.n	800d7d4 <STTS22H_DeInit+0x24>
    {
      return STTS22H_ERROR;
 800d7ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d7d2:	e004      	b.n	800d7de <STTS22H_DeInit+0x2e>
    }
  }

  pObj->is_initialized = 0;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  return STTS22H_OK;
 800d7dc:	2300      	movs	r3, #0
}
 800d7de:	4618      	mov	r0, r3
 800d7e0:	3708      	adds	r7, #8
 800d7e2:	46bd      	mov	sp, r7
 800d7e4:	bd80      	pop	{r7, pc}

0800d7e6 <STTS22H_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_ReadID(STTS22H_Object_t *pObj, uint8_t *Id)
{
 800d7e6:	b580      	push	{r7, lr}
 800d7e8:	b084      	sub	sp, #16
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
 800d7ee:	6039      	str	r1, [r7, #0]
  uint8_t buf;

  if (stts22h_dev_id_get(&(pObj->Ctx), &buf) != STTS22H_OK)
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	331c      	adds	r3, #28
 800d7f4:	f107 020f 	add.w	r2, r7, #15
 800d7f8:	4611      	mov	r1, r2
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f000 fc18 	bl	800e030 <stts22h_dev_id_get>
 800d800:	4603      	mov	r3, r0
 800d802:	2b00      	cmp	r3, #0
 800d804:	d002      	beq.n	800d80c <STTS22H_ReadID+0x26>
  {
    return STTS22H_ERROR;
 800d806:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d80a:	e003      	b.n	800d814 <STTS22H_ReadID+0x2e>
  }

  *Id = buf;
 800d80c:	7bfa      	ldrb	r2, [r7, #15]
 800d80e:	683b      	ldr	r3, [r7, #0]
 800d810:	701a      	strb	r2, [r3, #0]

  return STTS22H_OK;
 800d812:	2300      	movs	r3, #0
}
 800d814:	4618      	mov	r0, r3
 800d816:	3710      	adds	r7, #16
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <STTS22H_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to STTS22H sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_GetCapabilities(STTS22H_Object_t *pObj, STTS22H_Capabilities_t *Capabilities)
{
 800d81c:	b480      	push	{r7}
 800d81e:	b083      	sub	sp, #12
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 800d826:	683b      	ldr	r3, [r7, #0]
 800d828:	2200      	movs	r2, #0
 800d82a:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	2200      	movs	r2, #0
 800d830:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	2201      	movs	r2, #1
 800d836:	701a      	strb	r2, [r3, #0]
  Capabilities->LowPower    = 0;
 800d838:	683b      	ldr	r3, [r7, #0]
 800d83a:	2200      	movs	r2, #0
 800d83c:	70da      	strb	r2, [r3, #3]
  Capabilities->HumMaxOdr   = 0.0f;
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	f04f 0200 	mov.w	r2, #0
 800d844:	605a      	str	r2, [r3, #4]
  Capabilities->TempMaxOdr  = 200.0f;
 800d846:	683b      	ldr	r3, [r7, #0]
 800d848:	4a06      	ldr	r2, [pc, #24]	@ (800d864 <STTS22H_GetCapabilities+0x48>)
 800d84a:	609a      	str	r2, [r3, #8]
  Capabilities->PressMaxOdr = 0.0f;
 800d84c:	683b      	ldr	r3, [r7, #0]
 800d84e:	f04f 0200 	mov.w	r2, #0
 800d852:	60da      	str	r2, [r3, #12]
  return STTS22H_OK;
 800d854:	2300      	movs	r3, #0
}
 800d856:	4618      	mov	r0, r3
 800d858:	370c      	adds	r7, #12
 800d85a:	46bd      	mov	sp, r7
 800d85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d860:	4770      	bx	lr
 800d862:	bf00      	nop
 800d864:	43480000 	.word	0x43480000

0800d868 <STTS22H_TEMP_Enable>:
  * @brief  Enable the STTS22H temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_Enable(STTS22H_Object_t *pObj)
{
 800d868:	b580      	push	{r7, lr}
 800d86a:	b082      	sub	sp, #8
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d876:	2b01      	cmp	r3, #1
 800d878:	d101      	bne.n	800d87e <STTS22H_TEMP_Enable+0x16>
  {
    return STTS22H_OK;
 800d87a:	2300      	movs	r3, #0
 800d87c:	e012      	b.n	800d8a4 <STTS22H_TEMP_Enable+0x3c>
  }

  /* Power on the component and set the odr. */
  if (STTS22H_TEMP_SetOutputDataRate(pObj, pObj->temp_odr) != STTS22H_OK)
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800d884:	eeb0 0a67 	vmov.f32	s0, s15
 800d888:	6878      	ldr	r0, [r7, #4]
 800d88a:	f000 f8e9 	bl	800da60 <STTS22H_TEMP_SetOutputDataRate>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	d002      	beq.n	800d89a <STTS22H_TEMP_Enable+0x32>
  {
    return STTS22H_ERROR;
 800d894:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d898:	e004      	b.n	800d8a4 <STTS22H_TEMP_Enable+0x3c>
  }

  pObj->temp_is_enabled = 1;
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	2201      	movs	r2, #1
 800d89e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return STTS22H_OK;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3708      	adds	r7, #8
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <STTS22H_TEMP_Disable>:
  * @brief  Disable the STTS22H temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_Disable(STTS22H_Object_t *pObj)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b082      	sub	sp, #8
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d101      	bne.n	800d8c2 <STTS22H_TEMP_Disable+0x16>
  {
    return STTS22H_OK;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	e01c      	b.n	800d8fc <STTS22H_TEMP_Disable+0x50>
  }

  /* Save the current odr. */
  if (STTS22H_TEMP_GetOutputDataRate(pObj, &pObj->temp_odr) != STTS22H_OK)
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	332c      	adds	r3, #44	@ 0x2c
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	6878      	ldr	r0, [r7, #4]
 800d8ca:	f000 f81b 	bl	800d904 <STTS22H_TEMP_GetOutputDataRate>
 800d8ce:	4603      	mov	r3, r0
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d002      	beq.n	800d8da <STTS22H_TEMP_Disable+0x2e>
  {
    return STTS22H_ERROR;
 800d8d4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8d8:	e010      	b.n	800d8fc <STTS22H_TEMP_Disable+0x50>
  }

  /* Put the component in standby mode. */
  if (stts22h_temp_data_rate_set(&(pObj->Ctx), STTS22H_POWER_DOWN) != STTS22H_OK)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	331c      	adds	r3, #28
 800d8de:	2100      	movs	r1, #0
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f000 f9e1 	bl	800dca8 <stts22h_temp_data_rate_set>
 800d8e6:	4603      	mov	r3, r0
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d002      	beq.n	800d8f2 <STTS22H_TEMP_Disable+0x46>
  {
    return STTS22H_ERROR;
 800d8ec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d8f0:	e004      	b.n	800d8fc <STTS22H_TEMP_Disable+0x50>
  }

  pObj->temp_is_enabled = 0;
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	2200      	movs	r2, #0
 800d8f6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  return STTS22H_OK;
 800d8fa:	2300      	movs	r3, #0
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	3708      	adds	r7, #8
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <STTS22H_TEMP_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_GetOutputDataRate(STTS22H_Object_t *pObj, float *Odr)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b084      	sub	sp, #16
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
  int32_t ret = STTS22H_OK;
 800d90e:	2300      	movs	r3, #0
 800d910:	60fb      	str	r3, [r7, #12]
  stts22h_odr_temp_t odr_low_level;

  if (stts22h_temp_data_rate_get(&(pObj->Ctx), &odr_low_level) != STTS22H_OK)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	331c      	adds	r3, #28
 800d916:	f107 020b 	add.w	r2, r7, #11
 800d91a:	4611      	mov	r1, r2
 800d91c:	4618      	mov	r0, r3
 800d91e:	f000 fa89 	bl	800de34 <stts22h_temp_data_rate_get>
 800d922:	4603      	mov	r3, r0
 800d924:	2b00      	cmp	r3, #0
 800d926:	d002      	beq.n	800d92e <STTS22H_TEMP_GetOutputDataRate+0x2a>
  {
    return STTS22H_ERROR;
 800d928:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800d92c:	e08b      	b.n	800da46 <STTS22H_TEMP_GetOutputDataRate+0x142>
  }

  switch (odr_low_level)
 800d92e:	7afb      	ldrb	r3, [r7, #11]
 800d930:	2b32      	cmp	r3, #50	@ 0x32
 800d932:	f200 8083 	bhi.w	800da3c <STTS22H_TEMP_GetOutputDataRate+0x138>
 800d936:	a201      	add	r2, pc, #4	@ (adr r2, 800d93c <STTS22H_TEMP_GetOutputDataRate+0x38>)
 800d938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d93c:	0800da09 	.word	0x0800da09
 800d940:	0800da09 	.word	0x0800da09
 800d944:	0800da1d 	.word	0x0800da1d
 800d948:	0800da3d 	.word	0x0800da3d
 800d94c:	0800da13 	.word	0x0800da13
 800d950:	0800da3d 	.word	0x0800da3d
 800d954:	0800da3d 	.word	0x0800da3d
 800d958:	0800da3d 	.word	0x0800da3d
 800d95c:	0800da3d 	.word	0x0800da3d
 800d960:	0800da3d 	.word	0x0800da3d
 800d964:	0800da3d 	.word	0x0800da3d
 800d968:	0800da3d 	.word	0x0800da3d
 800d96c:	0800da3d 	.word	0x0800da3d
 800d970:	0800da3d 	.word	0x0800da3d
 800d974:	0800da3d 	.word	0x0800da3d
 800d978:	0800da3d 	.word	0x0800da3d
 800d97c:	0800da3d 	.word	0x0800da3d
 800d980:	0800da3d 	.word	0x0800da3d
 800d984:	0800da25 	.word	0x0800da25
 800d988:	0800da3d 	.word	0x0800da3d
 800d98c:	0800da3d 	.word	0x0800da3d
 800d990:	0800da3d 	.word	0x0800da3d
 800d994:	0800da3d 	.word	0x0800da3d
 800d998:	0800da3d 	.word	0x0800da3d
 800d99c:	0800da3d 	.word	0x0800da3d
 800d9a0:	0800da3d 	.word	0x0800da3d
 800d9a4:	0800da3d 	.word	0x0800da3d
 800d9a8:	0800da3d 	.word	0x0800da3d
 800d9ac:	0800da3d 	.word	0x0800da3d
 800d9b0:	0800da3d 	.word	0x0800da3d
 800d9b4:	0800da3d 	.word	0x0800da3d
 800d9b8:	0800da3d 	.word	0x0800da3d
 800d9bc:	0800da3d 	.word	0x0800da3d
 800d9c0:	0800da3d 	.word	0x0800da3d
 800d9c4:	0800da2d 	.word	0x0800da2d
 800d9c8:	0800da3d 	.word	0x0800da3d
 800d9cc:	0800da3d 	.word	0x0800da3d
 800d9d0:	0800da3d 	.word	0x0800da3d
 800d9d4:	0800da3d 	.word	0x0800da3d
 800d9d8:	0800da3d 	.word	0x0800da3d
 800d9dc:	0800da3d 	.word	0x0800da3d
 800d9e0:	0800da3d 	.word	0x0800da3d
 800d9e4:	0800da3d 	.word	0x0800da3d
 800d9e8:	0800da3d 	.word	0x0800da3d
 800d9ec:	0800da3d 	.word	0x0800da3d
 800d9f0:	0800da3d 	.word	0x0800da3d
 800d9f4:	0800da3d 	.word	0x0800da3d
 800d9f8:	0800da3d 	.word	0x0800da3d
 800d9fc:	0800da3d 	.word	0x0800da3d
 800da00:	0800da3d 	.word	0x0800da3d
 800da04:	0800da35 	.word	0x0800da35
  {
    case STTS22H_POWER_DOWN:
    case STTS22H_ONE_SHOT:
      *Odr = 0.0f;
 800da08:	683b      	ldr	r3, [r7, #0]
 800da0a:	f04f 0200 	mov.w	r2, #0
 800da0e:	601a      	str	r2, [r3, #0]
      break;
 800da10:	e018      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_1Hz:
      *Odr = 1.0f;
 800da12:	683b      	ldr	r3, [r7, #0]
 800da14:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800da18:	601a      	str	r2, [r3, #0]
      break;
 800da1a:	e013      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_25Hz:
      *Odr = 25.0f;
 800da1c:	683b      	ldr	r3, [r7, #0]
 800da1e:	4a0c      	ldr	r2, [pc, #48]	@ (800da50 <STTS22H_TEMP_GetOutputDataRate+0x14c>)
 800da20:	601a      	str	r2, [r3, #0]
      break;
 800da22:	e00f      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_50Hz:
      *Odr = 50.0f;
 800da24:	683b      	ldr	r3, [r7, #0]
 800da26:	4a0b      	ldr	r2, [pc, #44]	@ (800da54 <STTS22H_TEMP_GetOutputDataRate+0x150>)
 800da28:	601a      	str	r2, [r3, #0]
      break;
 800da2a:	e00b      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_100Hz:
      *Odr = 100.0f;
 800da2c:	683b      	ldr	r3, [r7, #0]
 800da2e:	4a0a      	ldr	r2, [pc, #40]	@ (800da58 <STTS22H_TEMP_GetOutputDataRate+0x154>)
 800da30:	601a      	str	r2, [r3, #0]
      break;
 800da32:	e007      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    case STTS22H_200Hz:
      *Odr = 200.0f;
 800da34:	683b      	ldr	r3, [r7, #0]
 800da36:	4a09      	ldr	r2, [pc, #36]	@ (800da5c <STTS22H_TEMP_GetOutputDataRate+0x158>)
 800da38:	601a      	str	r2, [r3, #0]
      break;
 800da3a:	e003      	b.n	800da44 <STTS22H_TEMP_GetOutputDataRate+0x140>

    default:
      ret = STTS22H_ERROR;
 800da3c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800da40:	60fb      	str	r3, [r7, #12]
      break;
 800da42:	bf00      	nop
  }

  return ret;
 800da44:	68fb      	ldr	r3, [r7, #12]
}
 800da46:	4618      	mov	r0, r3
 800da48:	3710      	adds	r7, #16
 800da4a:	46bd      	mov	sp, r7
 800da4c:	bd80      	pop	{r7, pc}
 800da4e:	bf00      	nop
 800da50:	41c80000 	.word	0x41c80000
 800da54:	42480000 	.word	0x42480000
 800da58:	42c80000 	.word	0x42c80000
 800da5c:	43480000 	.word	0x43480000

0800da60 <STTS22H_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_SetOutputDataRate(STTS22H_Object_t *pObj, float Odr)
{
 800da60:	b580      	push	{r7, lr}
 800da62:	b084      	sub	sp, #16
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
 800da68:	ed87 0a00 	vstr	s0, [r7]
  stts22h_odr_temp_t new_odr;

  new_odr = (Odr <= 1.0f) ? STTS22H_1Hz
            : (Odr <= 25.0f) ? STTS22H_25Hz
 800da6c:	edd7 7a00 	vldr	s15, [r7]
 800da70:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da74:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da7c:	d801      	bhi.n	800da82 <STTS22H_TEMP_SetOutputDataRate+0x22>
 800da7e:	2304      	movs	r3, #4
 800da80:	e021      	b.n	800dac6 <STTS22H_TEMP_SetOutputDataRate+0x66>
 800da82:	edd7 7a00 	vldr	s15, [r7]
 800da86:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800da8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800da8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da92:	d801      	bhi.n	800da98 <STTS22H_TEMP_SetOutputDataRate+0x38>
 800da94:	2302      	movs	r3, #2
 800da96:	e016      	b.n	800dac6 <STTS22H_TEMP_SetOutputDataRate+0x66>
 800da98:	edd7 7a00 	vldr	s15, [r7]
 800da9c:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800daec <STTS22H_TEMP_SetOutputDataRate+0x8c>
 800daa0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800daa8:	d801      	bhi.n	800daae <STTS22H_TEMP_SetOutputDataRate+0x4e>
 800daaa:	2312      	movs	r3, #18
 800daac:	e00b      	b.n	800dac6 <STTS22H_TEMP_SetOutputDataRate+0x66>
 800daae:	edd7 7a00 	vldr	s15, [r7]
 800dab2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800daf0 <STTS22H_TEMP_SetOutputDataRate+0x90>
 800dab6:	eef4 7ac7 	vcmpe.f32	s15, s14
 800daba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dabe:	d801      	bhi.n	800dac4 <STTS22H_TEMP_SetOutputDataRate+0x64>
 800dac0:	2322      	movs	r3, #34	@ 0x22
 800dac2:	e000      	b.n	800dac6 <STTS22H_TEMP_SetOutputDataRate+0x66>
 800dac4:	2332      	movs	r3, #50	@ 0x32
  new_odr = (Odr <= 1.0f) ? STTS22H_1Hz
 800dac6:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 50.0f) ? STTS22H_50Hz
            : (Odr <= 100.0f) ? STTS22H_100Hz
            :                    STTS22H_200Hz;

  if (stts22h_temp_data_rate_set(&(pObj->Ctx), new_odr) != STTS22H_OK)
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	331c      	adds	r3, #28
 800dacc:	7bfa      	ldrb	r2, [r7, #15]
 800dace:	4611      	mov	r1, r2
 800dad0:	4618      	mov	r0, r3
 800dad2:	f000 f8e9 	bl	800dca8 <stts22h_temp_data_rate_set>
 800dad6:	4603      	mov	r3, r0
 800dad8:	2b00      	cmp	r3, #0
 800dada:	d002      	beq.n	800dae2 <STTS22H_TEMP_SetOutputDataRate+0x82>
  {
    return STTS22H_ERROR;
 800dadc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dae0:	e000      	b.n	800dae4 <STTS22H_TEMP_SetOutputDataRate+0x84>
  }

  return STTS22H_OK;
 800dae2:	2300      	movs	r3, #0
}
 800dae4:	4618      	mov	r0, r3
 800dae6:	3710      	adds	r7, #16
 800dae8:	46bd      	mov	sp, r7
 800daea:	bd80      	pop	{r7, pc}
 800daec:	42480000 	.word	0x42480000
 800daf0:	42c80000 	.word	0x42c80000

0800daf4 <STTS22H_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STTS22H_TEMP_GetTemperature(STTS22H_Object_t *pObj, float *Value)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
 800dafc:	6039      	str	r1, [r7, #0]
  int16_t raw_value;

  /* Get the temperature */
  if (stts22h_temperature_raw_get(&(pObj->Ctx), &raw_value) != STTS22H_OK)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	331c      	adds	r3, #28
 800db02:	f107 020e 	add.w	r2, r7, #14
 800db06:	4611      	mov	r1, r2
 800db08:	4618      	mov	r0, r3
 800db0a:	f000 fa6f 	bl	800dfec <stts22h_temperature_raw_get>
 800db0e:	4603      	mov	r3, r0
 800db10:	2b00      	cmp	r3, #0
 800db12:	d002      	beq.n	800db1a <STTS22H_TEMP_GetTemperature+0x26>
  {
    return STTS22H_ERROR;
 800db14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db18:	e00a      	b.n	800db30 <STTS22H_TEMP_GetTemperature+0x3c>
  }

  *Value = stts22h_from_lsb_to_celsius(raw_value);
 800db1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800db1e:	4618      	mov	r0, r3
 800db20:	f000 f8a8 	bl	800dc74 <stts22h_from_lsb_to_celsius>
 800db24:	eef0 7a40 	vmov.f32	s15, s0
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	edc3 7a00 	vstr	s15, [r3]

  return STTS22H_OK;
 800db2e:	2300      	movs	r3, #0
}
 800db30:	4618      	mov	r0, r3
 800db32:	3710      	adds	r7, #16
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800db38:	b590      	push	{r4, r7, lr}
 800db3a:	b089      	sub	sp, #36	@ 0x24
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60f8      	str	r0, [r7, #12]
 800db40:	607a      	str	r2, [r7, #4]
 800db42:	461a      	mov	r2, r3
 800db44:	460b      	mov	r3, r1
 800db46:	72fb      	strb	r3, [r7, #11]
 800db48:	4613      	mov	r3, r2
 800db4a:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = STTS22H_OK;
 800db4c:	2300      	movs	r3, #0
 800db4e:	61bb      	str	r3, [r7, #24]
  STTS22H_Object_t *pObj = (STTS22H_Object_t *)Handle;
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)STTS22H_I2C_BUS) /* I2C */
 800db54:	697b      	ldr	r3, [r7, #20]
 800db56:	689b      	ldr	r3, [r3, #8]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d11f      	bne.n	800db9c <ReadRegWrap+0x64>
  {
    for (i = 0; i < Length; i++)
 800db5c:	2300      	movs	r3, #0
 800db5e:	83fb      	strh	r3, [r7, #30]
 800db60:	e018      	b.n	800db94 <ReadRegWrap+0x5c>
    {
      ret = pObj->IO.ReadReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 800db62:	697b      	ldr	r3, [r7, #20]
 800db64:	695c      	ldr	r4, [r3, #20]
 800db66:	697b      	ldr	r3, [r7, #20]
 800db68:	7b1b      	ldrb	r3, [r3, #12]
 800db6a:	4618      	mov	r0, r3
 800db6c:	7afb      	ldrb	r3, [r7, #11]
 800db6e:	b29a      	uxth	r2, r3
 800db70:	8bfb      	ldrh	r3, [r7, #30]
 800db72:	4413      	add	r3, r2
 800db74:	b299      	uxth	r1, r3
 800db76:	8bfb      	ldrh	r3, [r7, #30]
 800db78:	687a      	ldr	r2, [r7, #4]
 800db7a:	441a      	add	r2, r3
 800db7c:	2301      	movs	r3, #1
 800db7e:	47a0      	blx	r4
 800db80:	61b8      	str	r0, [r7, #24]
      if (ret != STTS22H_OK)
 800db82:	69bb      	ldr	r3, [r7, #24]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d002      	beq.n	800db8e <ReadRegWrap+0x56>
      {
        return STTS22H_ERROR;
 800db88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db8c:	e007      	b.n	800db9e <ReadRegWrap+0x66>
    for (i = 0; i < Length; i++)
 800db8e:	8bfb      	ldrh	r3, [r7, #30]
 800db90:	3301      	adds	r3, #1
 800db92:	83fb      	strh	r3, [r7, #30]
 800db94:	8bfa      	ldrh	r2, [r7, #30]
 800db96:	893b      	ldrh	r3, [r7, #8]
 800db98:	429a      	cmp	r2, r3
 800db9a:	d3e2      	bcc.n	800db62 <ReadRegWrap+0x2a>
      }
    }
  }

  return ret;
 800db9c:	69bb      	ldr	r3, [r7, #24]
}
 800db9e:	4618      	mov	r0, r3
 800dba0:	3724      	adds	r7, #36	@ 0x24
 800dba2:	46bd      	mov	sp, r7
 800dba4:	bd90      	pop	{r4, r7, pc}

0800dba6 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 800dba6:	b590      	push	{r4, r7, lr}
 800dba8:	b089      	sub	sp, #36	@ 0x24
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	60f8      	str	r0, [r7, #12]
 800dbae:	607a      	str	r2, [r7, #4]
 800dbb0:	461a      	mov	r2, r3
 800dbb2:	460b      	mov	r3, r1
 800dbb4:	72fb      	strb	r3, [r7, #11]
 800dbb6:	4613      	mov	r3, r2
 800dbb8:	813b      	strh	r3, [r7, #8]
  uint16_t i;
  int32_t ret = STTS22H_OK;
 800dbba:	2300      	movs	r3, #0
 800dbbc:	61bb      	str	r3, [r7, #24]
  STTS22H_Object_t *pObj = (STTS22H_Object_t *)Handle;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	617b      	str	r3, [r7, #20]

  if (pObj->IO.BusType == (uint32_t)STTS22H_I2C_BUS) /* I2C */
 800dbc2:	697b      	ldr	r3, [r7, #20]
 800dbc4:	689b      	ldr	r3, [r3, #8]
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d11f      	bne.n	800dc0a <WriteRegWrap+0x64>
  {
    for (i = 0; i < Length; i++)
 800dbca:	2300      	movs	r3, #0
 800dbcc:	83fb      	strh	r3, [r7, #30]
 800dbce:	e018      	b.n	800dc02 <WriteRegWrap+0x5c>
    {
      ret = pObj->IO.WriteReg(pObj->IO.Address, (Reg + i), &pData[i], 1);
 800dbd0:	697b      	ldr	r3, [r7, #20]
 800dbd2:	691c      	ldr	r4, [r3, #16]
 800dbd4:	697b      	ldr	r3, [r7, #20]
 800dbd6:	7b1b      	ldrb	r3, [r3, #12]
 800dbd8:	4618      	mov	r0, r3
 800dbda:	7afb      	ldrb	r3, [r7, #11]
 800dbdc:	b29a      	uxth	r2, r3
 800dbde:	8bfb      	ldrh	r3, [r7, #30]
 800dbe0:	4413      	add	r3, r2
 800dbe2:	b299      	uxth	r1, r3
 800dbe4:	8bfb      	ldrh	r3, [r7, #30]
 800dbe6:	687a      	ldr	r2, [r7, #4]
 800dbe8:	441a      	add	r2, r3
 800dbea:	2301      	movs	r3, #1
 800dbec:	47a0      	blx	r4
 800dbee:	61b8      	str	r0, [r7, #24]
      if (ret != STTS22H_OK)
 800dbf0:	69bb      	ldr	r3, [r7, #24]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d002      	beq.n	800dbfc <WriteRegWrap+0x56>
      {
        return STTS22H_ERROR;
 800dbf6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dbfa:	e007      	b.n	800dc0c <WriteRegWrap+0x66>
    for (i = 0; i < Length; i++)
 800dbfc:	8bfb      	ldrh	r3, [r7, #30]
 800dbfe:	3301      	adds	r3, #1
 800dc00:	83fb      	strh	r3, [r7, #30]
 800dc02:	8bfa      	ldrh	r2, [r7, #30]
 800dc04:	893b      	ldrh	r3, [r7, #8]
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d3e2      	bcc.n	800dbd0 <WriteRegWrap+0x2a>
      }
    }
  }

  return ret;
 800dc0a:	69bb      	ldr	r3, [r7, #24]
}
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	3724      	adds	r7, #36	@ 0x24
 800dc10:	46bd      	mov	sp, r7
 800dc12:	bd90      	pop	{r4, r7, pc}

0800dc14 <stts22h_read_reg>:
  *
  */
int32_t stts22h_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800dc14:	b590      	push	{r4, r7, lr}
 800dc16:	b087      	sub	sp, #28
 800dc18:	af00      	add	r7, sp, #0
 800dc1a:	60f8      	str	r0, [r7, #12]
 800dc1c:	607a      	str	r2, [r7, #4]
 800dc1e:	461a      	mov	r2, r3
 800dc20:	460b      	mov	r3, r1
 800dc22:	72fb      	strb	r3, [r7, #11]
 800dc24:	4613      	mov	r3, r2
 800dc26:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	685c      	ldr	r4, [r3, #4]
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	6898      	ldr	r0, [r3, #8]
 800dc30:	893b      	ldrh	r3, [r7, #8]
 800dc32:	7af9      	ldrb	r1, [r7, #11]
 800dc34:	687a      	ldr	r2, [r7, #4]
 800dc36:	47a0      	blx	r4
 800dc38:	6178      	str	r0, [r7, #20]

  return ret;
 800dc3a:	697b      	ldr	r3, [r7, #20]
}
 800dc3c:	4618      	mov	r0, r3
 800dc3e:	371c      	adds	r7, #28
 800dc40:	46bd      	mov	sp, r7
 800dc42:	bd90      	pop	{r4, r7, pc}

0800dc44 <stts22h_write_reg>:
  *
  */
int32_t stts22h_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800dc44:	b590      	push	{r4, r7, lr}
 800dc46:	b087      	sub	sp, #28
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	60f8      	str	r0, [r7, #12]
 800dc4c:	607a      	str	r2, [r7, #4]
 800dc4e:	461a      	mov	r2, r3
 800dc50:	460b      	mov	r3, r1
 800dc52:	72fb      	strb	r3, [r7, #11]
 800dc54:	4613      	mov	r3, r2
 800dc56:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	681c      	ldr	r4, [r3, #0]
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	6898      	ldr	r0, [r3, #8]
 800dc60:	893b      	ldrh	r3, [r7, #8]
 800dc62:	7af9      	ldrb	r1, [r7, #11]
 800dc64:	687a      	ldr	r2, [r7, #4]
 800dc66:	47a0      	blx	r4
 800dc68:	6178      	str	r0, [r7, #20]

  return ret;
 800dc6a:	697b      	ldr	r3, [r7, #20]
}
 800dc6c:	4618      	mov	r0, r3
 800dc6e:	371c      	adds	r7, #28
 800dc70:	46bd      	mov	sp, r7
 800dc72:	bd90      	pop	{r4, r7, pc}

0800dc74 <stts22h_from_lsb_to_celsius>:
  * @{
  *
  */

float_t stts22h_from_lsb_to_celsius(int16_t lsb)
{
 800dc74:	b480      	push	{r7}
 800dc76:	b083      	sub	sp, #12
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb / 100.0f);
 800dc7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800dc82:	ee07 3a90 	vmov	s15, r3
 800dc86:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc8a:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800dca4 <stts22h_from_lsb_to_celsius+0x30>
 800dc8e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800dc92:	eef0 7a66 	vmov.f32	s15, s13
}
 800dc96:	eeb0 0a67 	vmov.f32	s0, s15
 800dc9a:	370c      	adds	r7, #12
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca2:	4770      	bx	lr
 800dca4:	42c80000 	.word	0x42c80000

0800dca8 <stts22h_temp_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_set(stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t val)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	b086      	sub	sp, #24
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	6078      	str	r0, [r7, #4]
 800dcb0:	460b      	mov	r3, r1
 800dcb2:	70fb      	strb	r3, [r7, #3]
  stts22h_software_reset_t software_reset;
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800dcb4:	f107 020c 	add.w	r2, r7, #12
 800dcb8:	2301      	movs	r3, #1
 800dcba:	2104      	movs	r1, #4
 800dcbc:	6878      	ldr	r0, [r7, #4]
 800dcbe:	f7ff ffa9 	bl	800dc14 <stts22h_read_reg>
 800dcc2:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 800dcc4:	697b      	ldr	r3, [r7, #20]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d107      	bne.n	800dcda <stts22h_temp_data_rate_set+0x32>
  {
    ret = stts22h_read_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dcca:	f107 0210 	add.w	r2, r7, #16
 800dcce:	2301      	movs	r3, #1
 800dcd0:	210c      	movs	r1, #12
 800dcd2:	6878      	ldr	r0, [r7, #4]
 800dcd4:	f7ff ff9e 	bl	800dc14 <stts22h_read_reg>
 800dcd8:	6178      	str	r0, [r7, #20]
                           (uint8_t *)&software_reset, 1);
  }

  if ((val == STTS22H_ONE_SHOT) && (ret == 0))
 800dcda:	78fb      	ldrb	r3, [r7, #3]
 800dcdc:	2b01      	cmp	r3, #1
 800dcde:	d11d      	bne.n	800dd1c <stts22h_temp_data_rate_set+0x74>
 800dce0:	697b      	ldr	r3, [r7, #20]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d11a      	bne.n	800dd1c <stts22h_temp_data_rate_set+0x74>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 800dce6:	7c3b      	ldrb	r3, [r7, #16]
 800dce8:	f043 0302 	orr.w	r3, r3, #2
 800dcec:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dcee:	f107 0210 	add.w	r2, r7, #16
 800dcf2:	2301      	movs	r3, #1
 800dcf4:	210c      	movs	r1, #12
 800dcf6:	6878      	ldr	r0, [r7, #4]
 800dcf8:	f7ff ffa4 	bl	800dc44 <stts22h_write_reg>
 800dcfc:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d10b      	bne.n	800dd1c <stts22h_temp_data_rate_set+0x74>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 800dd04:	7c3b      	ldrb	r3, [r7, #16]
 800dd06:	f023 0302 	bic.w	r3, r3, #2
 800dd0a:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dd0c:	f107 0210 	add.w	r2, r7, #16
 800dd10:	2301      	movs	r3, #1
 800dd12:	210c      	movs	r1, #12
 800dd14:	6878      	ldr	r0, [r7, #4]
 800dd16:	f7ff ff95 	bl	800dc44 <stts22h_write_reg>
 800dd1a:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (((val == STTS22H_25Hz)  || (val == STTS22H_50Hz)   ||
 800dd1c:	78fb      	ldrb	r3, [r7, #3]
 800dd1e:	2b02      	cmp	r3, #2
 800dd20:	d008      	beq.n	800dd34 <stts22h_temp_data_rate_set+0x8c>
 800dd22:	78fb      	ldrb	r3, [r7, #3]
 800dd24:	2b12      	cmp	r3, #18
 800dd26:	d005      	beq.n	800dd34 <stts22h_temp_data_rate_set+0x8c>
 800dd28:	78fb      	ldrb	r3, [r7, #3]
 800dd2a:	2b22      	cmp	r3, #34	@ 0x22
 800dd2c:	d002      	beq.n	800dd34 <stts22h_temp_data_rate_set+0x8c>
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 800dd2e:	78fb      	ldrb	r3, [r7, #3]
 800dd30:	2b32      	cmp	r3, #50	@ 0x32
 800dd32:	d123      	bne.n	800dd7c <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 800dd34:	7b3b      	ldrb	r3, [r7, #12]
 800dd36:	f003 0304 	and.w	r3, r3, #4
 800dd3a:	b2db      	uxtb	r3, r3
       (val == STTS22H_100Hz) || (val == STTS22H_200Hz)) &&
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d11d      	bne.n	800dd7c <stts22h_temp_data_rate_set+0xd4>
      (ctrl.freerun == PROPERTY_DISABLE) && (ret == 0))
 800dd40:	697b      	ldr	r3, [r7, #20]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d11a      	bne.n	800dd7c <stts22h_temp_data_rate_set+0xd4>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 800dd46:	7c3b      	ldrb	r3, [r7, #16]
 800dd48:	f043 0302 	orr.w	r3, r3, #2
 800dd4c:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dd4e:	f107 0210 	add.w	r2, r7, #16
 800dd52:	2301      	movs	r3, #1
 800dd54:	210c      	movs	r1, #12
 800dd56:	6878      	ldr	r0, [r7, #4]
 800dd58:	f7ff ff74 	bl	800dc44 <stts22h_write_reg>
 800dd5c:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 800dd5e:	697b      	ldr	r3, [r7, #20]
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d10b      	bne.n	800dd7c <stts22h_temp_data_rate_set+0xd4>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 800dd64:	7c3b      	ldrb	r3, [r7, #16]
 800dd66:	f023 0302 	bic.w	r3, r3, #2
 800dd6a:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dd6c:	f107 0210 	add.w	r2, r7, #16
 800dd70:	2301      	movs	r3, #1
 800dd72:	210c      	movs	r1, #12
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f7ff ff65 	bl	800dc44 <stts22h_write_reg>
 800dd7a:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if ((val == STTS22H_1Hz) && (ret == 0))
 800dd7c:	78fb      	ldrb	r3, [r7, #3]
 800dd7e:	2b04      	cmp	r3, #4
 800dd80:	d125      	bne.n	800ddce <stts22h_temp_data_rate_set+0x126>
 800dd82:	697b      	ldr	r3, [r7, #20]
 800dd84:	2b00      	cmp	r3, #0
 800dd86:	d122      	bne.n	800ddce <stts22h_temp_data_rate_set+0x126>
  {
    software_reset.sw_reset = PROPERTY_ENABLE;
 800dd88:	7c3b      	ldrb	r3, [r7, #16]
 800dd8a:	f043 0302 	orr.w	r3, r3, #2
 800dd8e:	743b      	strb	r3, [r7, #16]
    software_reset.low_odr_enable = PROPERTY_ENABLE;
 800dd90:	7c3b      	ldrb	r3, [r7, #16]
 800dd92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dd96:	743b      	strb	r3, [r7, #16]
    ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800dd98:	f107 0210 	add.w	r2, r7, #16
 800dd9c:	2301      	movs	r3, #1
 800dd9e:	210c      	movs	r1, #12
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f7ff ff4f 	bl	800dc44 <stts22h_write_reg>
 800dda6:	6178      	str	r0, [r7, #20]
                            (uint8_t *)&software_reset, 1);

    if (ret == 0)
 800dda8:	697b      	ldr	r3, [r7, #20]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d10f      	bne.n	800ddce <stts22h_temp_data_rate_set+0x126>
    {
      software_reset.sw_reset = PROPERTY_DISABLE;
 800ddae:	7c3b      	ldrb	r3, [r7, #16]
 800ddb0:	f023 0302 	bic.w	r3, r3, #2
 800ddb4:	743b      	strb	r3, [r7, #16]
      software_reset.low_odr_enable = PROPERTY_ENABLE;
 800ddb6:	7c3b      	ldrb	r3, [r7, #16]
 800ddb8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ddbc:	743b      	strb	r3, [r7, #16]
      ret = stts22h_write_reg(ctx, STTS22H_SOFTWARE_RESET,
 800ddbe:	f107 0210 	add.w	r2, r7, #16
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	210c      	movs	r1, #12
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f7ff ff3c 	bl	800dc44 <stts22h_write_reg>
 800ddcc:	6178      	str	r0, [r7, #20]
                              (uint8_t *)&software_reset, 1);
    }
  }

  if (ret == 0)
 800ddce:	697b      	ldr	r3, [r7, #20]
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d12a      	bne.n	800de2a <stts22h_temp_data_rate_set+0x182>
  {
    ctrl.one_shot = (uint8_t)val & 0x01U;
 800ddd4:	78fb      	ldrb	r3, [r7, #3]
 800ddd6:	f003 0301 	and.w	r3, r3, #1
 800ddda:	b2da      	uxtb	r2, r3
 800dddc:	7b3b      	ldrb	r3, [r7, #12]
 800ddde:	f362 0300 	bfi	r3, r2, #0, #1
 800dde2:	733b      	strb	r3, [r7, #12]
    ctrl.freerun = ((uint8_t)val & 0x02U) >> 1;
 800dde4:	78fb      	ldrb	r3, [r7, #3]
 800dde6:	085b      	lsrs	r3, r3, #1
 800dde8:	f003 0301 	and.w	r3, r3, #1
 800ddec:	b2da      	uxtb	r2, r3
 800ddee:	7b3b      	ldrb	r3, [r7, #12]
 800ddf0:	f362 0382 	bfi	r3, r2, #2, #1
 800ddf4:	733b      	strb	r3, [r7, #12]
    ctrl.low_odr_start = ((uint8_t)val & 0x04U) >> 2;
 800ddf6:	78fb      	ldrb	r3, [r7, #3]
 800ddf8:	089b      	lsrs	r3, r3, #2
 800ddfa:	f003 0301 	and.w	r3, r3, #1
 800ddfe:	b2da      	uxtb	r2, r3
 800de00:	7b3b      	ldrb	r3, [r7, #12]
 800de02:	f362 13c7 	bfi	r3, r2, #7, #1
 800de06:	733b      	strb	r3, [r7, #12]
    ctrl.avg = ((uint8_t)val & 0x30U) >> 4;
 800de08:	78fb      	ldrb	r3, [r7, #3]
 800de0a:	091b      	lsrs	r3, r3, #4
 800de0c:	f003 0303 	and.w	r3, r3, #3
 800de10:	b2da      	uxtb	r2, r3
 800de12:	7b3b      	ldrb	r3, [r7, #12]
 800de14:	f362 1305 	bfi	r3, r2, #4, #2
 800de18:	733b      	strb	r3, [r7, #12]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800de1a:	f107 020c 	add.w	r2, r7, #12
 800de1e:	2301      	movs	r3, #1
 800de20:	2104      	movs	r1, #4
 800de22:	6878      	ldr	r0, [r7, #4]
 800de24:	f7ff ff0e 	bl	800dc44 <stts22h_write_reg>
 800de28:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800de2a:	697b      	ldr	r3, [r7, #20]
}
 800de2c:	4618      	mov	r0, r3
 800de2e:	3718      	adds	r7, #24
 800de30:	46bd      	mov	sp, r7
 800de32:	bd80      	pop	{r7, pc}

0800de34 <stts22h_temp_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temp_data_rate_get(stmdev_ctx_t *ctx,
                                   stts22h_odr_temp_t *val)
{
 800de34:	b580      	push	{r7, lr}
 800de36:	b084      	sub	sp, #16
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]
 800de3c:	6039      	str	r1, [r7, #0]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL,
 800de3e:	f107 0208 	add.w	r2, r7, #8
 800de42:	2301      	movs	r3, #1
 800de44:	2104      	movs	r1, #4
 800de46:	6878      	ldr	r0, [r7, #4]
 800de48:	f7ff fee4 	bl	800dc14 <stts22h_read_reg>
 800de4c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&ctrl, 1);

  switch (ctrl.one_shot | (ctrl.freerun << 1) | (ctrl.low_odr_start <<
 800de4e:	7a3b      	ldrb	r3, [r7, #8]
 800de50:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800de54:	b2db      	uxtb	r3, r3
 800de56:	461a      	mov	r2, r3
 800de58:	7a3b      	ldrb	r3, [r7, #8]
 800de5a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800de5e:	b2db      	uxtb	r3, r3
 800de60:	005b      	lsls	r3, r3, #1
 800de62:	431a      	orrs	r2, r3
 800de64:	7a3b      	ldrb	r3, [r7, #8]
 800de66:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	009b      	lsls	r3, r3, #2
 800de6e:	431a      	orrs	r2, r3
                                                 2) |
          (ctrl.avg << 4))
 800de70:	7a3b      	ldrb	r3, [r7, #8]
 800de72:	f3c3 1301 	ubfx	r3, r3, #4, #2
 800de76:	b2db      	uxtb	r3, r3
 800de78:	011b      	lsls	r3, r3, #4
                                                 2) |
 800de7a:	4313      	orrs	r3, r2
  switch (ctrl.one_shot | (ctrl.freerun << 1) | (ctrl.low_odr_start <<
 800de7c:	2b32      	cmp	r3, #50	@ 0x32
 800de7e:	f200 8085 	bhi.w	800df8c <stts22h_temp_data_rate_get+0x158>
 800de82:	a201      	add	r2, pc, #4	@ (adr r2, 800de88 <stts22h_temp_data_rate_get+0x54>)
 800de84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de88:	0800df55 	.word	0x0800df55
 800de8c:	0800df5d 	.word	0x0800df5d
 800de90:	0800df6d 	.word	0x0800df6d
 800de94:	0800df8d 	.word	0x0800df8d
 800de98:	0800df65 	.word	0x0800df65
 800de9c:	0800df8d 	.word	0x0800df8d
 800dea0:	0800df8d 	.word	0x0800df8d
 800dea4:	0800df8d 	.word	0x0800df8d
 800dea8:	0800df8d 	.word	0x0800df8d
 800deac:	0800df8d 	.word	0x0800df8d
 800deb0:	0800df8d 	.word	0x0800df8d
 800deb4:	0800df8d 	.word	0x0800df8d
 800deb8:	0800df8d 	.word	0x0800df8d
 800debc:	0800df8d 	.word	0x0800df8d
 800dec0:	0800df8d 	.word	0x0800df8d
 800dec4:	0800df8d 	.word	0x0800df8d
 800dec8:	0800df8d 	.word	0x0800df8d
 800decc:	0800df8d 	.word	0x0800df8d
 800ded0:	0800df75 	.word	0x0800df75
 800ded4:	0800df8d 	.word	0x0800df8d
 800ded8:	0800df8d 	.word	0x0800df8d
 800dedc:	0800df8d 	.word	0x0800df8d
 800dee0:	0800df8d 	.word	0x0800df8d
 800dee4:	0800df8d 	.word	0x0800df8d
 800dee8:	0800df8d 	.word	0x0800df8d
 800deec:	0800df8d 	.word	0x0800df8d
 800def0:	0800df8d 	.word	0x0800df8d
 800def4:	0800df8d 	.word	0x0800df8d
 800def8:	0800df8d 	.word	0x0800df8d
 800defc:	0800df8d 	.word	0x0800df8d
 800df00:	0800df8d 	.word	0x0800df8d
 800df04:	0800df8d 	.word	0x0800df8d
 800df08:	0800df8d 	.word	0x0800df8d
 800df0c:	0800df8d 	.word	0x0800df8d
 800df10:	0800df7d 	.word	0x0800df7d
 800df14:	0800df8d 	.word	0x0800df8d
 800df18:	0800df8d 	.word	0x0800df8d
 800df1c:	0800df8d 	.word	0x0800df8d
 800df20:	0800df8d 	.word	0x0800df8d
 800df24:	0800df8d 	.word	0x0800df8d
 800df28:	0800df8d 	.word	0x0800df8d
 800df2c:	0800df8d 	.word	0x0800df8d
 800df30:	0800df8d 	.word	0x0800df8d
 800df34:	0800df8d 	.word	0x0800df8d
 800df38:	0800df8d 	.word	0x0800df8d
 800df3c:	0800df8d 	.word	0x0800df8d
 800df40:	0800df8d 	.word	0x0800df8d
 800df44:	0800df8d 	.word	0x0800df8d
 800df48:	0800df8d 	.word	0x0800df8d
 800df4c:	0800df8d 	.word	0x0800df8d
 800df50:	0800df85 	.word	0x0800df85
  {
    case STTS22H_POWER_DOWN:
      *val = STTS22H_POWER_DOWN;
 800df54:	683b      	ldr	r3, [r7, #0]
 800df56:	2200      	movs	r2, #0
 800df58:	701a      	strb	r2, [r3, #0]
      break;
 800df5a:	e01b      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_ONE_SHOT:
      *val = STTS22H_ONE_SHOT;
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	2201      	movs	r2, #1
 800df60:	701a      	strb	r2, [r3, #0]
      break;
 800df62:	e017      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_1Hz:
      *val = STTS22H_1Hz;
 800df64:	683b      	ldr	r3, [r7, #0]
 800df66:	2204      	movs	r2, #4
 800df68:	701a      	strb	r2, [r3, #0]
      break;
 800df6a:	e013      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_25Hz:
      *val = STTS22H_25Hz;
 800df6c:	683b      	ldr	r3, [r7, #0]
 800df6e:	2202      	movs	r2, #2
 800df70:	701a      	strb	r2, [r3, #0]
      break;
 800df72:	e00f      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_50Hz:
      *val = STTS22H_50Hz;
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	2212      	movs	r2, #18
 800df78:	701a      	strb	r2, [r3, #0]
      break;
 800df7a:	e00b      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_100Hz:
      *val = STTS22H_100Hz;
 800df7c:	683b      	ldr	r3, [r7, #0]
 800df7e:	2222      	movs	r2, #34	@ 0x22
 800df80:	701a      	strb	r2, [r3, #0]
      break;
 800df82:	e007      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    case STTS22H_200Hz:
      *val = STTS22H_200Hz;
 800df84:	683b      	ldr	r3, [r7, #0]
 800df86:	2232      	movs	r2, #50	@ 0x32
 800df88:	701a      	strb	r2, [r3, #0]
      break;
 800df8a:	e003      	b.n	800df94 <stts22h_temp_data_rate_get+0x160>

    default:
      *val = STTS22H_POWER_DOWN;
 800df8c:	683b      	ldr	r3, [r7, #0]
 800df8e:	2200      	movs	r2, #0
 800df90:	701a      	strb	r2, [r3, #0]
      break;
 800df92:	bf00      	nop
  }

  return ret;
 800df94:	68fb      	ldr	r3, [r7, #12]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3710      	adds	r7, #16
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop

0800dfa0 <stts22h_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800dfa0:	b580      	push	{r7, lr}
 800dfa2:	b084      	sub	sp, #16
 800dfa4:	af00      	add	r7, sp, #0
 800dfa6:	6078      	str	r0, [r7, #4]
 800dfa8:	460b      	mov	r3, r1
 800dfaa:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800dfac:	f107 0208 	add.w	r2, r7, #8
 800dfb0:	2301      	movs	r3, #1
 800dfb2:	2104      	movs	r1, #4
 800dfb4:	6878      	ldr	r0, [r7, #4]
 800dfb6:	f7ff fe2d 	bl	800dc14 <stts22h_read_reg>
 800dfba:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d10f      	bne.n	800dfe2 <stts22h_block_data_update_set+0x42>
  {
    ctrl.bdu = val;
 800dfc2:	78fb      	ldrb	r3, [r7, #3]
 800dfc4:	f003 0301 	and.w	r3, r3, #1
 800dfc8:	b2da      	uxtb	r2, r3
 800dfca:	7a3b      	ldrb	r3, [r7, #8]
 800dfcc:	f362 1386 	bfi	r3, r2, #6, #1
 800dfd0:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800dfd2:	f107 0208 	add.w	r2, r7, #8
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	2104      	movs	r1, #4
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f7ff fe32 	bl	800dc44 <stts22h_write_reg>
 800dfe0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800dfe2:	68fb      	ldr	r3, [r7, #12]
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	3710      	adds	r7, #16
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	bd80      	pop	{r7, pc}

0800dfec <stts22h_temperature_raw_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 800dfec:	b580      	push	{r7, lr}
 800dfee:	b084      	sub	sp, #16
 800dff0:	af00      	add	r7, sp, #0
 800dff2:	6078      	str	r0, [r7, #4]
 800dff4:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_TEMP_L_OUT, buff, 2);
 800dff6:	f107 0208 	add.w	r2, r7, #8
 800dffa:	2302      	movs	r3, #2
 800dffc:	2106      	movs	r1, #6
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f7ff fe08 	bl	800dc14 <stts22h_read_reg>
 800e004:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 800e006:	7a7b      	ldrb	r3, [r7, #9]
 800e008:	b21a      	sxth	r2, r3
 800e00a:	683b      	ldr	r3, [r7, #0]
 800e00c:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 800e00e:	683b      	ldr	r3, [r7, #0]
 800e010:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e014:	b29b      	uxth	r3, r3
 800e016:	021b      	lsls	r3, r3, #8
 800e018:	b29b      	uxth	r3, r3
 800e01a:	7a3a      	ldrb	r2, [r7, #8]
 800e01c:	4413      	add	r3, r2
 800e01e:	b29b      	uxth	r3, r3
 800e020:	b21a      	sxth	r2, r3
 800e022:	683b      	ldr	r3, [r7, #0]
 800e024:	801a      	strh	r2, [r3, #0]

  return ret;
 800e026:	68fb      	ldr	r3, [r7, #12]
}
 800e028:	4618      	mov	r0, r3
 800e02a:	3710      	adds	r7, #16
 800e02c:	46bd      	mov	sp, r7
 800e02e:	bd80      	pop	{r7, pc}

0800e030 <stts22h_dev_id_get>:
  * @param  buff   Buffer that stores the data read.(ptr)
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_dev_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b084      	sub	sp, #16
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
 800e038:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_WHOAMI, buff, 1);
 800e03a:	2301      	movs	r3, #1
 800e03c:	683a      	ldr	r2, [r7, #0]
 800e03e:	2101      	movs	r1, #1
 800e040:	6878      	ldr	r0, [r7, #4]
 800e042:	f7ff fde7 	bl	800dc14 <stts22h_read_reg>
 800e046:	60f8      	str	r0, [r7, #12]

  return ret;
 800e048:	68fb      	ldr	r3, [r7, #12]
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3710      	adds	r7, #16
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}

0800e052 <stts22h_auto_increment_set>:
  * @param  val    Change the values of "if_add_inc" in reg STTS22H.
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t stts22h_auto_increment_set(stmdev_ctx_t *ctx, uint8_t val)
{
 800e052:	b580      	push	{r7, lr}
 800e054:	b084      	sub	sp, #16
 800e056:	af00      	add	r7, sp, #0
 800e058:	6078      	str	r0, [r7, #4]
 800e05a:	460b      	mov	r3, r1
 800e05c:	70fb      	strb	r3, [r7, #3]
  stts22h_ctrl_t ctrl;
  int32_t ret;

  ret = stts22h_read_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800e05e:	f107 0208 	add.w	r2, r7, #8
 800e062:	2301      	movs	r3, #1
 800e064:	2104      	movs	r1, #4
 800e066:	6878      	ldr	r0, [r7, #4]
 800e068:	f7ff fdd4 	bl	800dc14 <stts22h_read_reg>
 800e06c:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	2b00      	cmp	r3, #0
 800e072:	d10f      	bne.n	800e094 <stts22h_auto_increment_set+0x42>
  {
    ctrl.if_add_inc = (uint8_t)val;
 800e074:	78fb      	ldrb	r3, [r7, #3]
 800e076:	f003 0301 	and.w	r3, r3, #1
 800e07a:	b2da      	uxtb	r2, r3
 800e07c:	7a3b      	ldrb	r3, [r7, #8]
 800e07e:	f362 03c3 	bfi	r3, r2, #3, #1
 800e082:	723b      	strb	r3, [r7, #8]
    ret = stts22h_write_reg(ctx, STTS22H_CTRL, (uint8_t *)&ctrl, 1);
 800e084:	f107 0208 	add.w	r2, r7, #8
 800e088:	2301      	movs	r3, #1
 800e08a:	2104      	movs	r1, #4
 800e08c:	6878      	ldr	r0, [r7, #4]
 800e08e:	f7ff fdd9 	bl	800dc44 <stts22h_write_reg>
 800e092:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800e094:	68fb      	ldr	r3, [r7, #12]
}
 800e096:	4618      	mov	r0, r3
 800e098:	3710      	adds	r7, #16
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}

0800e09e <LL_AHB2_GRP1_EnableClock>:
{
 800e09e:	b480      	push	{r7}
 800e0a0:	b085      	sub	sp, #20
 800e0a2:	af00      	add	r7, sp, #0
 800e0a4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800e0a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e0aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e0ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	4313      	orrs	r3, r2
 800e0b4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800e0b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e0ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	4013      	ands	r3, r2
 800e0c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e0c2:	68fb      	ldr	r3, [r7, #12]
}
 800e0c4:	bf00      	nop
 800e0c6:	3714      	adds	r7, #20
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr

0800e0d0 <LL_APB2_GRP1_EnableClock>:
{
 800e0d0:	b480      	push	{r7}
 800e0d2:	b085      	sub	sp, #20
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800e0d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e0dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e0de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	4313      	orrs	r3, r2
 800e0e6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800e0e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e0ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	4013      	ands	r3, r2
 800e0f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e0f4:	68fb      	ldr	r3, [r7, #12]
}
 800e0f6:	bf00      	nop
 800e0f8:	3714      	adds	r7, #20
 800e0fa:	46bd      	mov	sp, r7
 800e0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e100:	4770      	bx	lr

0800e102 <LL_APB2_GRP1_DisableClock>:
{
 800e102:	b480      	push	{r7}
 800e104:	b083      	sub	sp, #12
 800e106:	af00      	add	r7, sp, #0
 800e108:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 800e10a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e10e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	43db      	mvns	r3, r3
 800e114:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e118:	4013      	ands	r3, r2
 800e11a:	660b      	str	r3, [r1, #96]	@ 0x60
}
 800e11c:	bf00      	nop
 800e11e:	370c      	adds	r7, #12
 800e120:	46bd      	mov	sp, r7
 800e122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e126:	4770      	bx	lr

0800e128 <BSP_PWM_LED_Init>:
/**
  * @brief  Configure PWM LED Driver.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_Init(void)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b086      	sub	sp, #24
 800e12c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800e12e:	2300      	movs	r3, #0
 800e130:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef  gpio_config = {0};
 800e132:	463b      	mov	r3, r7
 800e134:	2200      	movs	r2, #0
 800e136:	601a      	str	r2, [r3, #0]
 800e138:	605a      	str	r2, [r3, #4]
 800e13a:	609a      	str	r2, [r3, #8]
 800e13c:	60da      	str	r2, [r3, #12]
 800e13e:	611a      	str	r2, [r3, #16]
  
  PWM_LED_SDI_GPIO_CLK_ENABLE();
 800e140:	2001      	movs	r0, #1
 800e142:	f7ff ffac 	bl	800e09e <LL_AHB2_GRP1_EnableClock>
  gpio_config.Pin       = PWM_LED_SDI_GPIO_PIN;
 800e146:	2380      	movs	r3, #128	@ 0x80
 800e148:	603b      	str	r3, [r7, #0]
  gpio_config.Mode      = GPIO_MODE_OUTPUT_PP;
 800e14a:	2301      	movs	r3, #1
 800e14c:	607b      	str	r3, [r7, #4]
  gpio_config.Pull      = GPIO_PULLDOWN;
 800e14e:	2302      	movs	r3, #2
 800e150:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(PWM_LED_SDI_GPIO_PORT, &gpio_config);
 800e152:	463b      	mov	r3, r7
 800e154:	4619      	mov	r1, r3
 800e156:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e15a:	f002 fe37 	bl	8010dcc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800e15e:	2200      	movs	r2, #0
 800e160:	2180      	movs	r1, #128	@ 0x80
 800e162:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e166:	f003 f87f 	bl	8011268 <HAL_GPIO_WritePin>
  
  PWM_LED_SELECT_GPIO_CLK_ENABLE();
 800e16a:	2080      	movs	r0, #128	@ 0x80
 800e16c:	f7ff ff97 	bl	800e09e <LL_AHB2_GRP1_EnableClock>
  gpio_config.Pin       = PWM_LED_SELECT_GPIO_PIN;
 800e170:	2302      	movs	r3, #2
 800e172:	603b      	str	r3, [r7, #0]
  gpio_config.Mode      = GPIO_MODE_OUTPUT_PP;
 800e174:	2301      	movs	r3, #1
 800e176:	607b      	str	r3, [r7, #4]
  gpio_config.Pull      = GPIO_PULLDOWN;
 800e178:	2302      	movs	r3, #2
 800e17a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(PWM_LED_SELECT_GPIO_PORT, &gpio_config);
 800e17c:	463b      	mov	r3, r7
 800e17e:	4619      	mov	r1, r3
 800e180:	4814      	ldr	r0, [pc, #80]	@ (800e1d4 <BSP_PWM_LED_Init+0xac>)
 800e182:	f002 fe23 	bl	8010dcc <HAL_GPIO_Init>
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 800e186:	2200      	movs	r2, #0
 800e188:	2102      	movs	r1, #2
 800e18a:	4812      	ldr	r0, [pc, #72]	@ (800e1d4 <BSP_PWM_LED_Init+0xac>)
 800e18c:	f003 f86c 	bl	8011268 <HAL_GPIO_WritePin>

  PwmLed_TimerHandle.Instance = PWM_LED_TIM;
 800e190:	4b11      	ldr	r3, [pc, #68]	@ (800e1d8 <BSP_PWM_LED_Init+0xb0>)
 800e192:	4a12      	ldr	r2, [pc, #72]	@ (800e1dc <BSP_PWM_LED_Init+0xb4>)
 800e194:	601a      	str	r2, [r3, #0]
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#else
    /* TIM17 MSP initialization */
    TIM17_MspInit(&PwmLed_TimerHandle);
 800e196:	4810      	ldr	r0, [pc, #64]	@ (800e1d8 <BSP_PWM_LED_Init+0xb0>)
 800e198:	f000 fa2a 	bl	800e5f0 <TIM17_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS == 1*/
      
  PwmLed_TimerHandle.Init.Prescaler = (PWM_LED_TIM_GET_COUNTER_CLK_FREQ()/1000000) -1;
 800e19c:	f005 fb36 	bl	801380c <HAL_RCC_GetPCLK2Freq>
 800e1a0:	4603      	mov	r3, r0
 800e1a2:	4a0f      	ldr	r2, [pc, #60]	@ (800e1e0 <BSP_PWM_LED_Init+0xb8>)
 800e1a4:	fba2 2303 	umull	r2, r3, r2, r3
 800e1a8:	0c9b      	lsrs	r3, r3, #18
 800e1aa:	3b01      	subs	r3, #1
 800e1ac:	4a0a      	ldr	r2, [pc, #40]	@ (800e1d8 <BSP_PWM_LED_Init+0xb0>)
 800e1ae:	6053      	str	r3, [r2, #4]
  PwmLed_TimerHandle.Init.Period = (PWM_LED_TIM_COUNTER_FREQ/PWM_LED_TIM_FREQ) - 1;
 800e1b0:	4b09      	ldr	r3, [pc, #36]	@ (800e1d8 <BSP_PWM_LED_Init+0xb0>)
 800e1b2:	2204      	movs	r2, #4
 800e1b4:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_Base_Init(&PwmLed_TimerHandle) != HAL_OK) 
 800e1b6:	4808      	ldr	r0, [pc, #32]	@ (800e1d8 <BSP_PWM_LED_Init+0xb0>)
 800e1b8:	f007 fe88 	bl	8015ecc <HAL_TIM_Base_Init>
 800e1bc:	4603      	mov	r3, r0
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	d002      	beq.n	800e1c8 <BSP_PWM_LED_Init+0xa0>
  {
    ret = BSP_ERROR_NO_INIT;
 800e1c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e1c6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800e1c8:	697b      	ldr	r3, [r7, #20]
}
 800e1ca:	4618      	mov	r0, r3
 800e1cc:	3718      	adds	r7, #24
 800e1ce:	46bd      	mov	sp, r7
 800e1d0:	bd80      	pop	{r7, pc}
 800e1d2:	bf00      	nop
 800e1d4:	48001c00 	.word	0x48001c00
 800e1d8:	20001030 	.word	0x20001030
 800e1dc:	40014800 	.word	0x40014800
 800e1e0:	431bde83 	.word	0x431bde83

0800e1e4 <BSP_PWM_LED_DeInit>:
/**
  * @brief  DeInitialize PWM LED Driver.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_DeInit(void)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b082      	sub	sp, #8
 800e1e8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	607b      	str	r3, [r7, #4]

  HAL_GPIO_DeInit(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN);
 800e1ee:	2102      	movs	r1, #2
 800e1f0:	4810      	ldr	r0, [pc, #64]	@ (800e234 <BSP_PWM_LED_DeInit+0x50>)
 800e1f2:	f002 ff5b 	bl	80110ac <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN);
 800e1f6:	2180      	movs	r1, #128	@ 0x80
 800e1f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e1fc:	f002 ff56 	bl	80110ac <HAL_GPIO_DeInit>
  __HAL_TIM_DISABLE_IT(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 800e200:	4b0d      	ldr	r3, [pc, #52]	@ (800e238 <BSP_PWM_LED_DeInit+0x54>)
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	68da      	ldr	r2, [r3, #12]
 800e206:	4b0c      	ldr	r3, [pc, #48]	@ (800e238 <BSP_PWM_LED_DeInit+0x54>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f022 0201 	bic.w	r2, r2, #1
 800e20e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_DeInit(&PwmLed_TimerHandle) != HAL_OK)
 800e210:	4809      	ldr	r0, [pc, #36]	@ (800e238 <BSP_PWM_LED_DeInit+0x54>)
 800e212:	f007 ff2b 	bl	801606c <HAL_TIM_PWM_DeInit>
 800e216:	4603      	mov	r3, r0
 800e218:	2b00      	cmp	r3, #0
 800e21a:	d002      	beq.n	800e222 <BSP_PWM_LED_DeInit+0x3e>
  {
    ret = BSP_ERROR_UNKNOWN_FAILURE;
 800e21c:	f06f 0305 	mvn.w	r3, #5
 800e220:	607b      	str	r3, [r7, #4]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
#else
    /* TIM17 MSP de-initialization */
    TIM17_MspDeInit(&PwmLed_TimerHandle);
 800e222:	4805      	ldr	r0, [pc, #20]	@ (800e238 <BSP_PWM_LED_DeInit+0x54>)
 800e224:	f000 fa00 	bl	800e628 <TIM17_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS == 1*/
#if (PA7_AUTO_MANAGEMENT == 1)
    BSP_PWM_LED_Pin_AutoManagement();
#endif /* PA7_AUTO_MANAGEMENT == 1*/
  
  return ret;
 800e228:	687b      	ldr	r3, [r7, #4]
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3708      	adds	r7, #8
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}
 800e232:	bf00      	nop
 800e234:	48001c00 	.word	0x48001c00
 800e238:	20001030 	.word	0x20001030

0800e23c <BSP_PWM_LED_On>:
  * @brief  Set the GS data (PWM Control) for each output.
  * @param  aPwmLedGsData GS Data array (one element per output)
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_On(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b082      	sub	sp, #8
 800e240:	af00      	add	r7, sp, #0
 800e242:	6078      	str	r0, [r7, #4]
  return PWM_LED_WriteData(aPwmLedGsData);
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f000 f8c7 	bl	800e3d8 <PWM_LED_WriteData>
 800e24a:	4603      	mov	r3, r0
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	3708      	adds	r7, #8
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}

0800e254 <BSP_PWM_LED_Off>:
/**
  * @brief  Turn each output Off.
  * @retval BSP error code
  */
int32_t BSP_PWM_LED_Off(void)
{
 800e254:	b580      	push	{r7, lr}
 800e256:	b082      	sub	sp, #8
 800e258:	af00      	add	r7, sp, #0
  aPwmLedGsData_TypeDef aPwmLedGsData = {PWM_LED_GSDATA_OFF, PWM_LED_GSDATA_OFF, PWM_LED_GSDATA_OFF};
 800e25a:	1d3b      	adds	r3, r7, #4
 800e25c:	2100      	movs	r1, #0
 800e25e:	460a      	mov	r2, r1
 800e260:	801a      	strh	r2, [r3, #0]
 800e262:	460a      	mov	r2, r1
 800e264:	709a      	strb	r2, [r3, #2]
  return PWM_LED_WriteData(aPwmLedGsData);
 800e266:	1d3b      	adds	r3, r7, #4
 800e268:	4618      	mov	r0, r3
 800e26a:	f000 f8b5 	bl	800e3d8 <PWM_LED_WriteData>
 800e26e:	4603      	mov	r3, r0
}
 800e270:	4618      	mov	r0, r3
 800e272:	3708      	adds	r7, #8
 800e274:	46bd      	mov	sp, r7
 800e276:	bd80      	pop	{r7, pc}

0800e278 <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 800e278:	b480      	push	{r7}
 800e27a:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 800e27c:	4b07      	ldr	r3, [pc, #28]	@ (800e29c <BSP_PWM_LED_IRQHandler+0x24>)
 800e27e:	681b      	ldr	r3, [r3, #0]
 800e280:	f06f 0201 	mvn.w	r2, #1
 800e284:	611a      	str	r2, [r3, #16]
  CycleCount++;
 800e286:	4b06      	ldr	r3, [pc, #24]	@ (800e2a0 <BSP_PWM_LED_IRQHandler+0x28>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	3301      	adds	r3, #1
 800e28c:	4a04      	ldr	r2, [pc, #16]	@ (800e2a0 <BSP_PWM_LED_IRQHandler+0x28>)
 800e28e:	6013      	str	r3, [r2, #0]
}
 800e290:	bf00      	nop
 800e292:	46bd      	mov	sp, r7
 800e294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e298:	4770      	bx	lr
 800e29a:	bf00      	nop
 800e29c:	20001030 	.word	0x20001030
 800e2a0:	2000107c 	.word	0x2000107c

0800e2a4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b088      	sub	sp, #32
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	460a      	mov	r2, r1
 800e2ae:	71fb      	strb	r3, [r7, #7]
 800e2b0:	4613      	mov	r3, r2
 800e2b2:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800e2b4:	f107 030c 	add.w	r3, r7, #12
 800e2b8:	2200      	movs	r2, #0
 800e2ba:	601a      	str	r2, [r3, #0]
 800e2bc:	605a      	str	r2, [r3, #4]
 800e2be:	609a      	str	r2, [r3, #8]
 800e2c0:	60da      	str	r2, [r3, #12]
 800e2c2:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 800e2c4:	79fb      	ldrb	r3, [r7, #7]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d103      	bne.n	800e2d2 <BSP_PB_Init+0x2e>
 800e2ca:	2004      	movs	r0, #4
 800e2cc:	f7ff fee7 	bl	800e09e <LL_AHB2_GRP1_EnableClock>
 800e2d0:	e005      	b.n	800e2de <BSP_PB_Init+0x3a>
 800e2d2:	79fb      	ldrb	r3, [r7, #7]
 800e2d4:	2b01      	cmp	r3, #1
 800e2d6:	d102      	bne.n	800e2de <BSP_PB_Init+0x3a>
 800e2d8:	2004      	movs	r0, #4
 800e2da:	f7ff fee0 	bl	800e09e <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 800e2de:	79fb      	ldrb	r3, [r7, #7]
 800e2e0:	4a29      	ldr	r2, [pc, #164]	@ (800e388 <BSP_PB_Init+0xe4>)
 800e2e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e2e6:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800e2e8:	2301      	movs	r3, #1
 800e2ea:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800e2ec:	2302      	movs	r3, #2
 800e2ee:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800e2f0:	79bb      	ldrb	r3, [r7, #6]
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d10c      	bne.n	800e310 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800e2fa:	79fb      	ldrb	r3, [r7, #7]
 800e2fc:	4a23      	ldr	r2, [pc, #140]	@ (800e38c <BSP_PB_Init+0xe8>)
 800e2fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e302:	f107 020c 	add.w	r2, r7, #12
 800e306:	4611      	mov	r1, r2
 800e308:	4618      	mov	r0, r3
 800e30a:	f002 fd5f 	bl	8010dcc <HAL_GPIO_Init>
 800e30e:	e035      	b.n	800e37c <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 800e310:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800e314:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800e316:	79fb      	ldrb	r3, [r7, #7]
 800e318:	4a1c      	ldr	r2, [pc, #112]	@ (800e38c <BSP_PB_Init+0xe8>)
 800e31a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e31e:	f107 020c 	add.w	r2, r7, #12
 800e322:	4611      	mov	r1, r2
 800e324:	4618      	mov	r0, r3
 800e326:	f002 fd51 	bl	8010dcc <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 800e32a:	79fb      	ldrb	r3, [r7, #7]
 800e32c:	00db      	lsls	r3, r3, #3
 800e32e:	4a18      	ldr	r2, [pc, #96]	@ (800e390 <BSP_PB_Init+0xec>)
 800e330:	441a      	add	r2, r3
 800e332:	79fb      	ldrb	r3, [r7, #7]
 800e334:	4917      	ldr	r1, [pc, #92]	@ (800e394 <BSP_PB_Init+0xf0>)
 800e336:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800e33a:	4619      	mov	r1, r3
 800e33c:	4610      	mov	r0, r2
 800e33e:	f002 fd0f 	bl	8010d60 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800e342:	79fb      	ldrb	r3, [r7, #7]
 800e344:	00db      	lsls	r3, r3, #3
 800e346:	4a12      	ldr	r2, [pc, #72]	@ (800e390 <BSP_PB_Init+0xec>)
 800e348:	1898      	adds	r0, r3, r2
 800e34a:	79fb      	ldrb	r3, [r7, #7]
 800e34c:	4a12      	ldr	r2, [pc, #72]	@ (800e398 <BSP_PB_Init+0xf4>)
 800e34e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e352:	461a      	mov	r2, r3
 800e354:	2100      	movs	r1, #0
 800e356:	f002 fce9 	bl	8010d2c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800e35a:	79fb      	ldrb	r3, [r7, #7]
 800e35c:	4a0f      	ldr	r2, [pc, #60]	@ (800e39c <BSP_PB_Init+0xf8>)
 800e35e:	56d0      	ldrsb	r0, [r2, r3]
 800e360:	79fb      	ldrb	r3, [r7, #7]
 800e362:	4a0f      	ldr	r2, [pc, #60]	@ (800e3a0 <BSP_PB_Init+0xfc>)
 800e364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e368:	2200      	movs	r2, #0
 800e36a:	4619      	mov	r1, r3
 800e36c:	f002 f94d 	bl	801060a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800e370:	79fb      	ldrb	r3, [r7, #7]
 800e372:	4a0a      	ldr	r2, [pc, #40]	@ (800e39c <BSP_PB_Init+0xf8>)
 800e374:	56d3      	ldrsb	r3, [r2, r3]
 800e376:	4618      	mov	r0, r3
 800e378:	f002 f961 	bl	801063e <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800e37c:	2300      	movs	r3, #0
}
 800e37e:	4618      	mov	r0, r3
 800e380:	3720      	adds	r7, #32
 800e382:	46bd      	mov	sp, r7
 800e384:	bd80      	pop	{r7, pc}
 800e386:	bf00      	nop
 800e388:	080209dc 	.word	0x080209dc
 800e38c:	20000540 	.word	0x20000540
 800e390:	20001020 	.word	0x20001020
 800e394:	080209e4 	.word	0x080209e4
 800e398:	20000548 	.word	0x20000548
 800e39c:	080209e0 	.word	0x080209e0
 800e3a0:	20000550 	.word	0x20000550

0800e3a4 <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800e3a4:	b480      	push	{r7}
 800e3a6:	b083      	sub	sp, #12
 800e3a8:	af00      	add	r7, sp, #0
 800e3aa:	4603      	mov	r3, r0
 800e3ac:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 800e3ae:	bf00      	nop
 800e3b0:	370c      	adds	r7, #12
 800e3b2:	46bd      	mov	sp, r7
 800e3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b8:	4770      	bx	lr

0800e3ba <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 800e3ba:	b580      	push	{r7, lr}
 800e3bc:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 800e3be:	2000      	movs	r0, #0
 800e3c0:	f7ff fff0 	bl	800e3a4 <BSP_PB_Callback>
}
 800e3c4:	bf00      	nop
 800e3c6:	bd80      	pop	{r7, pc}

0800e3c8 <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 800e3c8:	b580      	push	{r7, lr}
 800e3ca:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 800e3cc:	2001      	movs	r0, #1
 800e3ce:	f7ff ffe9 	bl	800e3a4 <BSP_PB_Callback>
}
 800e3d2:	bf00      	nop
 800e3d4:	bd80      	pop	{r7, pc}
	...

0800e3d8 <PWM_LED_WriteData>:
  * @brief  Write GS data into the PWM LED driver through a single-wire interface
  * @param  aPwmLedGsData GS (Gray Scale) data
  * @retval BSP status
  */
static int32_t PWM_LED_WriteData(aPwmLedGsData_TypeDef aPwmLedGsData)
{
 800e3d8:	b580      	push	{r7, lr}
 800e3da:	b084      	sub	sp, #16
 800e3dc:	af00      	add	r7, sp, #0
 800e3de:	6078      	str	r0, [r7, #4]
  if (aPwmLedGsData == NULL)
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d102      	bne.n	800e3ec <PWM_LED_WriteData+0x14>
  {
    return BSP_ERROR_WRONG_PARAM;
 800e3e6:	f06f 0301 	mvn.w	r3, #1
 800e3ea:	e069      	b.n	800e4c0 <PWM_LED_WriteData+0xe8>
  }
  
  __HAL_TIM_ENABLE_IT(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 800e3ec:	4b36      	ldr	r3, [pc, #216]	@ (800e4c8 <PWM_LED_WriteData+0xf0>)
 800e3ee:	681b      	ldr	r3, [r3, #0]
 800e3f0:	68da      	ldr	r2, [r3, #12]
 800e3f2:	4b35      	ldr	r3, [pc, #212]	@ (800e4c8 <PWM_LED_WriteData+0xf0>)
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	f042 0201 	orr.w	r2, r2, #1
 800e3fa:	60da      	str	r2, [r3, #12]
  
  /* Start time base */
  if (HAL_TIM_Base_Start(&PwmLed_TimerHandle) != HAL_OK)
 800e3fc:	4832      	ldr	r0, [pc, #200]	@ (800e4c8 <PWM_LED_WriteData+0xf0>)
 800e3fe:	f007 fdc7 	bl	8015f90 <HAL_TIM_Base_Start>
 800e402:	4603      	mov	r3, r0
 800e404:	2b00      	cmp	r3, #0
 800e406:	d002      	beq.n	800e40e <PWM_LED_WriteData+0x36>
  {
    return BSP_ERROR_UNKNOWN_FAILURE;   
 800e408:	f06f 0305 	mvn.w	r3, #5
 800e40c:	e058      	b.n	800e4c0 <PWM_LED_WriteData+0xe8>
  }
  
  /* Enable Grayscale (GS) Control */
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 800e40e:	2200      	movs	r2, #0
 800e410:	2102      	movs	r1, #2
 800e412:	482e      	ldr	r0, [pc, #184]	@ (800e4cc <PWM_LED_WriteData+0xf4>)
 800e414:	f002 ff28 	bl	8011268 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800e418:	200a      	movs	r0, #10
 800e41a:	f7f3 fa0b 	bl	8001834 <HAL_Delay>
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_SET);
 800e41e:	2201      	movs	r2, #1
 800e420:	2102      	movs	r1, #2
 800e422:	482a      	ldr	r0, [pc, #168]	@ (800e4cc <PWM_LED_WriteData+0xf4>)
 800e424:	f002 ff20 	bl	8011268 <HAL_GPIO_WritePin>
  
  /* TCycle measurement sequence */
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800e428:	2200      	movs	r2, #0
 800e42a:	2180      	movs	r1, #128	@ 0x80
 800e42c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e430:	f002 ff1a 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 800e434:	2001      	movs	r0, #1
 800e436:	f000 f8c3 	bl	800e5c0 <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 800e43a:	2201      	movs	r2, #1
 800e43c:	2180      	movs	r1, #128	@ 0x80
 800e43e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e442:	f002 ff11 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(T_CYCLE_0);
 800e446:	2004      	movs	r0, #4
 800e448:	f000 f8ba 	bl	800e5c0 <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800e44c:	2200      	movs	r2, #0
 800e44e:	2180      	movs	r1, #128	@ 0x80
 800e450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e454:	f002 ff08 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 800e458:	2001      	movs	r0, #1
 800e45a:	f000 f8b1 	bl	800e5c0 <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 800e45e:	2201      	movs	r2, #1
 800e460:	2180      	movs	r1, #128	@ 0x80
 800e462:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e466:	f002 feff 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(T_CYCLE_0);
 800e46a:	2004      	movs	r0, #4
 800e46c:	f000 f8a8 	bl	800e5c0 <PWM_LED_Wait>
  
  /* Write command */
  PWM_LED_SenByte(WRITE_COMMAND);
 800e470:	203a      	movs	r0, #58	@ 0x3a
 800e472:	f000 f863 	bl	800e53c <PWM_LED_SenByte>
  
  /* Write the GS data */
  for (uint8_t gsdata = 0; gsdata < PWM_LED_NB; gsdata++)
 800e476:	2300      	movs	r3, #0
 800e478:	73fb      	strb	r3, [r7, #15]
 800e47a:	e00f      	b.n	800e49c <PWM_LED_WriteData+0xc4>
  {
    PWM_LED_GSDATA[gsdata] = aPwmLedGsData[gsdata];
 800e47c:	7bfb      	ldrb	r3, [r7, #15]
 800e47e:	687a      	ldr	r2, [r7, #4]
 800e480:	441a      	add	r2, r3
 800e482:	7bfb      	ldrb	r3, [r7, #15]
 800e484:	7811      	ldrb	r1, [r2, #0]
 800e486:	4a12      	ldr	r2, [pc, #72]	@ (800e4d0 <PWM_LED_WriteData+0xf8>)
 800e488:	54d1      	strb	r1, [r2, r3]
    PWM_LED_SenByte(PWM_LED_GSDATA[gsdata]);
 800e48a:	7bfb      	ldrb	r3, [r7, #15]
 800e48c:	4a10      	ldr	r2, [pc, #64]	@ (800e4d0 <PWM_LED_WriteData+0xf8>)
 800e48e:	5cd3      	ldrb	r3, [r2, r3]
 800e490:	4618      	mov	r0, r3
 800e492:	f000 f853 	bl	800e53c <PWM_LED_SenByte>
  for (uint8_t gsdata = 0; gsdata < PWM_LED_NB; gsdata++)
 800e496:	7bfb      	ldrb	r3, [r7, #15]
 800e498:	3301      	adds	r3, #1
 800e49a:	73fb      	strb	r3, [r7, #15]
 800e49c:	7bfb      	ldrb	r3, [r7, #15]
 800e49e:	2b02      	cmp	r3, #2
 800e4a0:	d9ec      	bls.n	800e47c <PWM_LED_WriteData+0xa4>
  }
  
  /* Disable Grayscale (GS) Control */
  HAL_GPIO_WritePin(PWM_LED_SELECT_GPIO_PORT, PWM_LED_SELECT_GPIO_PIN, GPIO_PIN_RESET);
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	2102      	movs	r1, #2
 800e4a6:	4809      	ldr	r0, [pc, #36]	@ (800e4cc <PWM_LED_WriteData+0xf4>)
 800e4a8:	f002 fede 	bl	8011268 <HAL_GPIO_WritePin>
  
  /* Stop time base */
  if (HAL_TIM_Base_Stop(&PwmLed_TimerHandle) != HAL_OK)
 800e4ac:	4806      	ldr	r0, [pc, #24]	@ (800e4c8 <PWM_LED_WriteData+0xf0>)
 800e4ae:	f007 fdb5 	bl	801601c <HAL_TIM_Base_Stop>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d002      	beq.n	800e4be <PWM_LED_WriteData+0xe6>
  {
    return BSP_ERROR_UNKNOWN_FAILURE;   
 800e4b8:	f06f 0305 	mvn.w	r3, #5
 800e4bc:	e000      	b.n	800e4c0 <PWM_LED_WriteData+0xe8>
  }

  return BSP_ERROR_NONE;
 800e4be:	2300      	movs	r3, #0
}
 800e4c0:	4618      	mov	r0, r3
 800e4c2:	3710      	adds	r7, #16
 800e4c4:	46bd      	mov	sp, r7
 800e4c6:	bd80      	pop	{r7, pc}
 800e4c8:	20001030 	.word	0x20001030
 800e4cc:	48001c00 	.word	0x48001c00
 800e4d0:	20001080 	.word	0x20001080

0800e4d4 <PWM_LED_SendBit>:
  * @brief  Data 0/1 write sequence
  * @param  bit
  * @retval None
  */
static void PWM_LED_SendBit(uint8_t bit)
{
 800e4d4:	b580      	push	{r7, lr}
 800e4d6:	b082      	sub	sp, #8
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	4603      	mov	r3, r0
 800e4dc:	71fb      	strb	r3, [r7, #7]
  /* Start next cycle */
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 800e4de:	2201      	movs	r2, #1
 800e4e0:	2180      	movs	r1, #128	@ 0x80
 800e4e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e4e6:	f002 febf 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY); 
 800e4ea:	2001      	movs	r0, #1
 800e4ec:	f000 f868 	bl	800e5c0 <PWM_LED_Wait>
  HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800e4f0:	2200      	movs	r2, #0
 800e4f2:	2180      	movs	r1, #128	@ 0x80
 800e4f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e4f8:	f002 feb6 	bl	8011268 <HAL_GPIO_WritePin>
  PWM_LED_Wait(DELAY);
 800e4fc:	2001      	movs	r0, #1
 800e4fe:	f000 f85f 	bl	800e5c0 <PWM_LED_Wait>
  
  if (bit)
 800e502:	79fb      	ldrb	r3, [r7, #7]
 800e504:	2b00      	cmp	r3, #0
 800e506:	d012      	beq.n	800e52e <PWM_LED_SendBit+0x5a>
  {
    HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_SET);
 800e508:	2201      	movs	r2, #1
 800e50a:	2180      	movs	r1, #128	@ 0x80
 800e50c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e510:	f002 feaa 	bl	8011268 <HAL_GPIO_WritePin>
    PWM_LED_Wait(DELAY);
 800e514:	2001      	movs	r0, #1
 800e516:	f000 f853 	bl	800e5c0 <PWM_LED_Wait>
    HAL_GPIO_WritePin(PWM_LED_SDI_GPIO_PORT, PWM_LED_SDI_GPIO_PIN, GPIO_PIN_RESET);
 800e51a:	2200      	movs	r2, #0
 800e51c:	2180      	movs	r1, #128	@ 0x80
 800e51e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800e522:	f002 fea1 	bl	8011268 <HAL_GPIO_WritePin>
    PWM_LED_Wait(T_CYCLE_1);
 800e526:	2001      	movs	r0, #1
 800e528:	f000 f84a 	bl	800e5c0 <PWM_LED_Wait>
  }
  else
  {
    PWM_LED_Wait(T_CYCLE_0);
  }
}
 800e52c:	e002      	b.n	800e534 <PWM_LED_SendBit+0x60>
    PWM_LED_Wait(T_CYCLE_0);
 800e52e:	2004      	movs	r0, #4
 800e530:	f000 f846 	bl	800e5c0 <PWM_LED_Wait>
}
 800e534:	bf00      	nop
 800e536:	3708      	adds	r7, #8
 800e538:	46bd      	mov	sp, r7
 800e53a:	bd80      	pop	{r7, pc}

0800e53c <PWM_LED_SenByte>:
  * @brief  Byte write Sequence
  * @param  byte
  * @retval None
  */
static void PWM_LED_SenByte(uint8_t byte)
{
 800e53c:	b580      	push	{r7, lr}
 800e53e:	b082      	sub	sp, #8
 800e540:	af00      	add	r7, sp, #0
 800e542:	4603      	mov	r3, r0
 800e544:	71fb      	strb	r3, [r7, #7]
    PWM_LED_SendBit(byte & (1<<7));
 800e546:	79fb      	ldrb	r3, [r7, #7]
 800e548:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800e54c:	b2db      	uxtb	r3, r3
 800e54e:	4618      	mov	r0, r3
 800e550:	f7ff ffc0 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<6));
 800e554:	79fb      	ldrb	r3, [r7, #7]
 800e556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e55a:	b2db      	uxtb	r3, r3
 800e55c:	4618      	mov	r0, r3
 800e55e:	f7ff ffb9 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<5));
 800e562:	79fb      	ldrb	r3, [r7, #7]
 800e564:	f003 0320 	and.w	r3, r3, #32
 800e568:	b2db      	uxtb	r3, r3
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7ff ffb2 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<4));
 800e570:	79fb      	ldrb	r3, [r7, #7]
 800e572:	f003 0310 	and.w	r3, r3, #16
 800e576:	b2db      	uxtb	r3, r3
 800e578:	4618      	mov	r0, r3
 800e57a:	f7ff ffab 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<3));
 800e57e:	79fb      	ldrb	r3, [r7, #7]
 800e580:	f003 0308 	and.w	r3, r3, #8
 800e584:	b2db      	uxtb	r3, r3
 800e586:	4618      	mov	r0, r3
 800e588:	f7ff ffa4 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<2));
 800e58c:	79fb      	ldrb	r3, [r7, #7]
 800e58e:	f003 0304 	and.w	r3, r3, #4
 800e592:	b2db      	uxtb	r3, r3
 800e594:	4618      	mov	r0, r3
 800e596:	f7ff ff9d 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<1));
 800e59a:	79fb      	ldrb	r3, [r7, #7]
 800e59c:	f003 0302 	and.w	r3, r3, #2
 800e5a0:	b2db      	uxtb	r3, r3
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7ff ff96 	bl	800e4d4 <PWM_LED_SendBit>
    PWM_LED_SendBit(byte & (1<<0));
 800e5a8:	79fb      	ldrb	r3, [r7, #7]
 800e5aa:	f003 0301 	and.w	r3, r3, #1
 800e5ae:	b2db      	uxtb	r3, r3
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f7ff ff8f 	bl	800e4d4 <PWM_LED_SendBit>
}
 800e5b6:	bf00      	nop
 800e5b8:	3708      	adds	r7, #8
 800e5ba:	46bd      	mov	sp, r7
 800e5bc:	bd80      	pop	{r7, pc}
	...

0800e5c0 <PWM_LED_Wait>:
  * @brief  Byte write Sequence
  * @param  NbCycles Number of cycles to wait for
  * @retval None
  */
static void PWM_LED_Wait(uint32_t NbCycles)
{
 800e5c0:	b480      	push	{r7}
 800e5c2:	b085      	sub	sp, #20
 800e5c4:	af00      	add	r7, sp, #0
 800e5c6:	6078      	str	r0, [r7, #4]
  uint32_t start = CycleCount;
 800e5c8:	4b08      	ldr	r3, [pc, #32]	@ (800e5ec <PWM_LED_Wait+0x2c>)
 800e5ca:	681b      	ldr	r3, [r3, #0]
 800e5cc:	60fb      	str	r3, [r7, #12]
  
  while ((CycleCount - start) < NbCycles)
 800e5ce:	bf00      	nop
 800e5d0:	4b06      	ldr	r3, [pc, #24]	@ (800e5ec <PWM_LED_Wait+0x2c>)
 800e5d2:	681a      	ldr	r2, [r3, #0]
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	1ad3      	subs	r3, r2, r3
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d8f8      	bhi.n	800e5d0 <PWM_LED_Wait+0x10>
  {
  }
}
 800e5de:	bf00      	nop
 800e5e0:	bf00      	nop
 800e5e2:	3714      	adds	r7, #20
 800e5e4:	46bd      	mov	sp, r7
 800e5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ea:	4770      	bx	lr
 800e5ec:	2000107c 	.word	0x2000107c

0800e5f0 <TIM17_MspInit>:
  * @brief  Timer MSP initialization
  * @param  htim Timer instance
  * @retval None
  */
void TIM17_MspInit(TIM_HandleTypeDef *htim)
{
 800e5f0:	b580      	push	{r7, lr}
 800e5f2:	b082      	sub	sp, #8
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == PWM_LED_TIM)
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	4a09      	ldr	r2, [pc, #36]	@ (800e624 <TIM17_MspInit+0x34>)
 800e5fe:	4293      	cmp	r3, r2
 800e600:	d10b      	bne.n	800e61a <TIM17_MspInit+0x2a>
  {
    PWM_LED_TIM_CLOCK_ENABLE();
 800e602:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800e606:	f7ff fd63 	bl	800e0d0 <LL_APB2_GRP1_EnableClock>
    
    HAL_NVIC_SetPriority(PWM_LED_TIM_UP_IRQN, PWM_LED_CLOCK_IT_PRIORITY, 0);
 800e60a:	2200      	movs	r2, #0
 800e60c:	2103      	movs	r1, #3
 800e60e:	201a      	movs	r0, #26
 800e610:	f001 fffb 	bl	801060a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(PWM_LED_TIM_UP_IRQN);
 800e614:	201a      	movs	r0, #26
 800e616:	f002 f812 	bl	801063e <HAL_NVIC_EnableIRQ>
  }
}
 800e61a:	bf00      	nop
 800e61c:	3708      	adds	r7, #8
 800e61e:	46bd      	mov	sp, r7
 800e620:	bd80      	pop	{r7, pc}
 800e622:	bf00      	nop
 800e624:	40014800 	.word	0x40014800

0800e628 <TIM17_MspDeInit>:
  * @brief  Timer MSP de-initialization
  * @param  htim Timer instance
  * @retval None
  */
void TIM17_MspDeInit(TIM_HandleTypeDef *htim)
{
 800e628:	b580      	push	{r7, lr}
 800e62a:	b082      	sub	sp, #8
 800e62c:	af00      	add	r7, sp, #0
 800e62e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == PWM_LED_TIM)
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	4a06      	ldr	r2, [pc, #24]	@ (800e650 <TIM17_MspDeInit+0x28>)
 800e636:	4293      	cmp	r3, r2
 800e638:	d106      	bne.n	800e648 <TIM17_MspDeInit+0x20>
  {
    HAL_NVIC_DisableIRQ(PWM_LED_TIM_UP_IRQN);
 800e63a:	201a      	movs	r0, #26
 800e63c:	f002 f80d 	bl	801065a <HAL_NVIC_DisableIRQ>
    PWM_LED_TIM_CLOCK_DISABLE();
 800e640:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 800e644:	f7ff fd5d 	bl	800e102 <LL_APB2_GRP1_DisableClock>
  }
}
 800e648:	bf00      	nop
 800e64a:	3708      	adds	r7, #8
 800e64c:	46bd      	mov	sp, r7
 800e64e:	bd80      	pop	{r7, pc}
 800e650:	40014800 	.word	0x40014800

0800e654 <LL_AHB2_GRP1_EnableClock>:
{
 800e654:	b480      	push	{r7}
 800e656:	b085      	sub	sp, #20
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800e65c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e660:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e662:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	4313      	orrs	r3, r2
 800e66a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800e66c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e670:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	4013      	ands	r3, r2
 800e676:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e678:	68fb      	ldr	r3, [r7, #12]
}
 800e67a:	bf00      	nop
 800e67c:	3714      	adds	r7, #20
 800e67e:	46bd      	mov	sp, r7
 800e680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e684:	4770      	bx	lr

0800e686 <LL_APB1_GRP1_EnableClock>:
{
 800e686:	b480      	push	{r7}
 800e688:	b085      	sub	sp, #20
 800e68a:	af00      	add	r7, sp, #0
 800e68c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800e68e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e692:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e694:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e698:	687b      	ldr	r3, [r7, #4]
 800e69a:	4313      	orrs	r3, r2
 800e69c:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800e69e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	4013      	ands	r3, r2
 800e6a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e6aa:	68fb      	ldr	r3, [r7, #12]
}
 800e6ac:	bf00      	nop
 800e6ae:	3714      	adds	r7, #20
 800e6b0:	46bd      	mov	sp, r7
 800e6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b6:	4770      	bx	lr

0800e6b8 <LL_APB1_GRP1_DisableClock>:
{
 800e6b8:	b480      	push	{r7}
 800e6ba:	b083      	sub	sp, #12
 800e6bc:	af00      	add	r7, sp, #0
 800e6be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 800e6c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	43db      	mvns	r3, r3
 800e6ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e6ce:	4013      	ands	r3, r2
 800e6d0:	658b      	str	r3, [r1, #88]	@ 0x58
}
 800e6d2:	bf00      	nop
 800e6d4:	370c      	adds	r7, #12
 800e6d6:	46bd      	mov	sp, r7
 800e6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6dc:	4770      	bx	lr

0800e6de <LL_APB1_GRP1_ForceReset>:
{
 800e6de:	b480      	push	{r7}
 800e6e0:	b083      	sub	sp, #12
 800e6e2:	af00      	add	r7, sp, #0
 800e6e4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 800e6e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e6ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e6ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	4313      	orrs	r3, r2
 800e6f4:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800e6f6:	bf00      	nop
 800e6f8:	370c      	adds	r7, #12
 800e6fa:	46bd      	mov	sp, r7
 800e6fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e700:	4770      	bx	lr

0800e702 <LL_APB1_GRP1_ReleaseReset>:
{
 800e702:	b480      	push	{r7}
 800e704:	b083      	sub	sp, #12
 800e706:	af00      	add	r7, sp, #0
 800e708:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 800e70a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e70e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	43db      	mvns	r3, r3
 800e714:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e718:	4013      	ands	r3, r2
 800e71a:	638b      	str	r3, [r1, #56]	@ 0x38
}
 800e71c:	bf00      	nop
 800e71e:	370c      	adds	r7, #12
 800e720:	46bd      	mov	sp, r7
 800e722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e726:	4770      	bx	lr

0800e728 <LL_APB2_GRP1_EnableClock>:
{
 800e728:	b480      	push	{r7}
 800e72a:	b085      	sub	sp, #20
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800e730:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e734:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800e73a:	687b      	ldr	r3, [r7, #4]
 800e73c:	4313      	orrs	r3, r2
 800e73e:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800e740:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e744:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	4013      	ands	r3, r2
 800e74a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800e74c:	68fb      	ldr	r3, [r7, #12]
}
 800e74e:	bf00      	nop
 800e750:	3714      	adds	r7, #20
 800e752:	46bd      	mov	sp, r7
 800e754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e758:	4770      	bx	lr
	...

0800e75c <BSP_I2C3_Init>:
/**
  * @brief  Initialize BSP I2C3.
  * @retval BSP status.
  */
int32_t BSP_I2C3_Init(void)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b082      	sub	sp, #8
 800e760:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800e762:	2300      	movs	r3, #0
 800e764:	607b      	str	r3, [r7, #4]

  hbus_i2c3.Instance = BUS_I2C3;
 800e766:	4b19      	ldr	r3, [pc, #100]	@ (800e7cc <BSP_I2C3_Init+0x70>)
 800e768:	4a19      	ldr	r2, [pc, #100]	@ (800e7d0 <BSP_I2C3_Init+0x74>)
 800e76a:	601a      	str	r2, [r3, #0]

  if (I2c2InitCounter == 0U)
 800e76c:	4b19      	ldr	r3, [pc, #100]	@ (800e7d4 <BSP_I2C3_Init+0x78>)
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	2b00      	cmp	r3, #0
 800e772:	d11b      	bne.n	800e7ac <BSP_I2C3_Init+0x50>
  {
    if (HAL_I2C_GetState(&hbus_i2c3) == HAL_I2C_STATE_RESET)
 800e774:	4815      	ldr	r0, [pc, #84]	@ (800e7cc <BSP_I2C3_Init+0x70>)
 800e776:	f003 fae5 	bl	8011d44 <HAL_I2C_GetState>
 800e77a:	4603      	mov	r3, r0
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d115      	bne.n	800e7ac <BSP_I2C3_Init+0x50>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C1 Msp */
      I2C3_MspInit(&hbus_i2c3);
 800e780:	4812      	ldr	r0, [pc, #72]	@ (800e7cc <BSP_I2C3_Init+0x70>)
 800e782:	f000 f9a1 	bl	800eac8 <I2C3_MspInit>

      if (MX_I2C3_Init(&hbus_i2c3, I2C_GetTiming(HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2C3), BUS_I2C3_FREQUENCY)) != HAL_OK)
 800e786:	2008      	movs	r0, #8
 800e788:	f005 fe0c 	bl	80143a4 <HAL_RCCEx_GetPeriphCLKFreq>
 800e78c:	4603      	mov	r3, r0
 800e78e:	4912      	ldr	r1, [pc, #72]	@ (800e7d8 <BSP_I2C3_Init+0x7c>)
 800e790:	4618      	mov	r0, r3
 800e792:	f000 fa91 	bl	800ecb8 <I2C_GetTiming>
 800e796:	4603      	mov	r3, r0
 800e798:	4619      	mov	r1, r3
 800e79a:	480c      	ldr	r0, [pc, #48]	@ (800e7cc <BSP_I2C3_Init+0x70>)
 800e79c:	f000 f921 	bl	800e9e2 <MX_I2C3_Init>
 800e7a0:	4603      	mov	r3, r0
 800e7a2:	2b00      	cmp	r3, #0
 800e7a4:	d002      	beq.n	800e7ac <BSP_I2C3_Init+0x50>
      {
        status = BSP_ERROR_BUS_FAILURE;
 800e7a6:	f06f 0307 	mvn.w	r3, #7
 800e7aa:	607b      	str	r3, [r7, #4]
        }
      }
#endif
    }
  }
  if (I2c2InitCounter < 0xFFFFFFFFU)
 800e7ac:	4b09      	ldr	r3, [pc, #36]	@ (800e7d4 <BSP_I2C3_Init+0x78>)
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e7b4:	d004      	beq.n	800e7c0 <BSP_I2C3_Init+0x64>
  {
    I2c2InitCounter++;
 800e7b6:	4b07      	ldr	r3, [pc, #28]	@ (800e7d4 <BSP_I2C3_Init+0x78>)
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	3301      	adds	r3, #1
 800e7bc:	4a05      	ldr	r2, [pc, #20]	@ (800e7d4 <BSP_I2C3_Init+0x78>)
 800e7be:	6013      	str	r3, [r2, #0]
  }
  return status;
 800e7c0:	687b      	ldr	r3, [r7, #4]
}
 800e7c2:	4618      	mov	r0, r3
 800e7c4:	3708      	adds	r7, #8
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}
 800e7ca:	bf00      	nop
 800e7cc:	20001a8c 	.word	0x20001a8c
 800e7d0:	40005c00 	.word	0x40005c00
 800e7d4:	20001084 	.word	0x20001084
 800e7d8:	000186a0 	.word	0x000186a0

0800e7dc <BSP_I2C3_DeInit>:
/**
  * @brief  DeInitialize BSP I2C3.
  * @retval BSP status.
  */
int32_t BSP_I2C3_DeInit(void)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b082      	sub	sp, #8
 800e7e0:	af00      	add	r7, sp, #0
  int32_t status = BSP_ERROR_NONE;
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	607b      	str	r3, [r7, #4]

  if (I2c2InitCounter > 0U)
 800e7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800e824 <BSP_I2C3_DeInit+0x48>)
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d014      	beq.n	800e818 <BSP_I2C3_DeInit+0x3c>
  {
    I2c2InitCounter--;
 800e7ee:	4b0d      	ldr	r3, [pc, #52]	@ (800e824 <BSP_I2C3_DeInit+0x48>)
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	3b01      	subs	r3, #1
 800e7f4:	4a0b      	ldr	r2, [pc, #44]	@ (800e824 <BSP_I2C3_DeInit+0x48>)
 800e7f6:	6013      	str	r3, [r2, #0]
    if (I2c2InitCounter == 0U)
 800e7f8:	4b0a      	ldr	r3, [pc, #40]	@ (800e824 <BSP_I2C3_DeInit+0x48>)
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d10b      	bne.n	800e818 <BSP_I2C3_DeInit+0x3c>
    {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      I2C3_MspDeInit(&hbus_i2c3);
 800e800:	4809      	ldr	r0, [pc, #36]	@ (800e828 <BSP_I2C3_DeInit+0x4c>)
 800e802:	f000 f999 	bl	800eb38 <I2C3_MspDeInit>
#endif

      /* De-Init the I2C */
      if (HAL_I2C_DeInit(&hbus_i2c3) != HAL_OK)
 800e806:	4808      	ldr	r0, [pc, #32]	@ (800e828 <BSP_I2C3_DeInit+0x4c>)
 800e808:	f002 fe1d 	bl	8011446 <HAL_I2C_DeInit>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d002      	beq.n	800e818 <BSP_I2C3_DeInit+0x3c>
      {
        status = BSP_ERROR_PERIPH_FAILURE;
 800e812:	f06f 0303 	mvn.w	r3, #3
 800e816:	607b      	str	r3, [r7, #4]
      }
    }
  }

  return status;
 800e818:	687b      	ldr	r3, [r7, #4]
}
 800e81a:	4618      	mov	r0, r3
 800e81c:	3708      	adds	r7, #8
 800e81e:	46bd      	mov	sp, r7
 800e820:	bd80      	pop	{r7, pc}
 800e822:	bf00      	nop
 800e824:	20001084 	.word	0x20001084
 800e828:	20001a8c 	.word	0x20001a8c

0800e82c <BSP_I2C3_WriteReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status.
  */
int32_t BSP_I2C3_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b086      	sub	sp, #24
 800e830:	af02      	add	r7, sp, #8
 800e832:	60ba      	str	r2, [r7, #8]
 800e834:	461a      	mov	r2, r3
 800e836:	4603      	mov	r3, r0
 800e838:	81fb      	strh	r3, [r7, #14]
 800e83a:	460b      	mov	r3, r1
 800e83c:	81bb      	strh	r3, [r7, #12]
 800e83e:	4613      	mov	r3, r2
 800e840:	80fb      	strh	r3, [r7, #6]
  return I2C3_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 800e842:	89b9      	ldrh	r1, [r7, #12]
 800e844:	89f8      	ldrh	r0, [r7, #14]
 800e846:	88fb      	ldrh	r3, [r7, #6]
 800e848:	9300      	str	r3, [sp, #0]
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	2201      	movs	r2, #1
 800e84e:	f000 f98b 	bl	800eb68 <I2C3_WriteReg>
 800e852:	4603      	mov	r3, r0
}
 800e854:	4618      	mov	r0, r3
 800e856:	3710      	adds	r7, #16
 800e858:	46bd      	mov	sp, r7
 800e85a:	bd80      	pop	{r7, pc}

0800e85c <BSP_I2C3_ReadReg>:
  * @param  pData   Pointer to data buffer.
  * @param  Length  Number of data.
  * @retval BSP status
  */
int32_t BSP_I2C3_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800e85c:	b580      	push	{r7, lr}
 800e85e:	b086      	sub	sp, #24
 800e860:	af02      	add	r7, sp, #8
 800e862:	60ba      	str	r2, [r7, #8]
 800e864:	461a      	mov	r2, r3
 800e866:	4603      	mov	r3, r0
 800e868:	81fb      	strh	r3, [r7, #14]
 800e86a:	460b      	mov	r3, r1
 800e86c:	81bb      	strh	r3, [r7, #12]
 800e86e:	4613      	mov	r3, r2
 800e870:	80fb      	strh	r3, [r7, #6]
  return I2C3_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length);
 800e872:	89b9      	ldrh	r1, [r7, #12]
 800e874:	89f8      	ldrh	r0, [r7, #14]
 800e876:	88fb      	ldrh	r3, [r7, #6]
 800e878:	9300      	str	r3, [sp, #0]
 800e87a:	68bb      	ldr	r3, [r7, #8]
 800e87c:	2201      	movs	r2, #1
 800e87e:	f000 f9c7 	bl	800ec10 <I2C3_ReadReg>
 800e882:	4603      	mov	r3, r0
}
 800e884:	4618      	mov	r0, r3
 800e886:	3710      	adds	r7, #16
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b082      	sub	sp, #8
 800e890:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800e892:	2300      	movs	r3, #0
 800e894:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 800e896:	4b11      	ldr	r3, [pc, #68]	@ (800e8dc <BSP_SPI1_Init+0x50>)
 800e898:	4a11      	ldr	r2, [pc, #68]	@ (800e8e0 <BSP_SPI1_Init+0x54>)
 800e89a:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 800e89c:	480f      	ldr	r0, [pc, #60]	@ (800e8dc <BSP_SPI1_Init+0x50>)
 800e89e:	f007 f9a3 	bl	8015be8 <HAL_SPI_GetState>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d114      	bne.n	800e8d2 <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 800e8a8:	480c      	ldr	r0, [pc, #48]	@ (800e8dc <BSP_SPI1_Init+0x50>)
 800e8aa:	f000 f8dc 	bl	800ea66 <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 800e8ae:	f004 ff97 	bl	80137e0 <HAL_RCC_GetPCLK1Freq>
 800e8b2:	4603      	mov	r3, r0
 800e8b4:	490b      	ldr	r1, [pc, #44]	@ (800e8e4 <BSP_SPI1_Init+0x58>)
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f000 fc74 	bl	800f1a4 <SPI_GetPrescaler>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	4619      	mov	r1, r3
 800e8c0:	4806      	ldr	r0, [pc, #24]	@ (800e8dc <BSP_SPI1_Init+0x50>)
 800e8c2:	f000 f811 	bl	800e8e8 <MX_SPI1_Init>
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	2b00      	cmp	r3, #0
 800e8ca:	d002      	beq.n	800e8d2 <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800e8cc:	f06f 0307 	mvn.w	r3, #7
 800e8d0:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800e8d2:	687b      	ldr	r3, [r7, #4]
}
 800e8d4:	4618      	mov	r0, r3
 800e8d6:	3708      	adds	r7, #8
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	bd80      	pop	{r7, pc}
 800e8dc:	20001ae0 	.word	0x20001ae0
 800e8e0:	40013000 	.word	0x40013000
 800e8e4:	00bebc20 	.word	0x00bebc20

0800e8e8 <MX_SPI1_Init>:
  * @param  phspi             SPI handler
  * @param  BaudratePrescaler prsecaler to set for SPI baudrate
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 800e8e8:	b580      	push	{r7, lr}
 800e8ea:	b084      	sub	sp, #16
 800e8ec:	af00      	add	r7, sp, #0
 800e8ee:	6078      	str	r0, [r7, #4]
 800e8f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e8f2:	2300      	movs	r3, #0
 800e8f4:	73fb      	strb	r3, [r7, #15]

  phspi->Init.Mode              = SPI_MODE_MASTER;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800e8fc:	605a      	str	r2, [r3, #4]
  phspi->Init.Direction         = SPI_DIRECTION_2LINES;
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	2200      	movs	r2, #0
 800e902:	609a      	str	r2, [r3, #8]
  phspi->Init.DataSize          = SPI_DATASIZE_8BIT;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800e90a:	60da      	str	r2, [r3, #12]
  phspi->Init.CLKPolarity       = SPI_POLARITY_HIGH;
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	2202      	movs	r2, #2
 800e910:	611a      	str	r2, [r3, #16]
  phspi->Init.CLKPhase          = SPI_PHASE_1EDGE;
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2200      	movs	r2, #0
 800e916:	615a      	str	r2, [r3, #20]
  phspi->Init.NSS               = SPI_NSS_SOFT;
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e91e:	619a      	str	r2, [r3, #24]
  phspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2210      	movs	r2, #16
 800e924:	61da      	str	r2, [r3, #28]
  phspi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	2200      	movs	r2, #0
 800e92a:	621a      	str	r2, [r3, #32]
  phspi->Init.TIMode            = SPI_TIMODE_DISABLE;
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	2200      	movs	r2, #0
 800e930:	625a      	str	r2, [r3, #36]	@ 0x24
  phspi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	2200      	movs	r2, #0
 800e936:	629a      	str	r2, [r3, #40]	@ 0x28
  phspi->Init.CRCPolynomial     = 7;
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	2207      	movs	r2, #7
 800e93c:	62da      	str	r2, [r3, #44]	@ 0x2c

  if(HAL_SPI_Init(phspi) != HAL_OK)
 800e93e:	6878      	ldr	r0, [r7, #4]
 800e940:	f006 fd10 	bl	8015364 <HAL_SPI_Init>
 800e944:	4603      	mov	r3, r0
 800e946:	2b00      	cmp	r3, #0
 800e948:	d001      	beq.n	800e94e <MX_SPI1_Init+0x66>
  {
    ret = HAL_ERROR;
 800e94a:	2301      	movs	r3, #1
 800e94c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800e94e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e950:	4618      	mov	r0, r3
 800e952:	3710      	adds	r7, #16
 800e954:	46bd      	mov	sp, r7
 800e956:	bd80      	pop	{r7, pc}

0800e958 <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 800e958:	b580      	push	{r7, lr}
 800e95a:	b084      	sub	sp, #16
 800e95c:	af00      	add	r7, sp, #0
 800e95e:	6078      	str	r0, [r7, #4]
 800e960:	460b      	mov	r3, r1
 800e962:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800e964:	2300      	movs	r3, #0
 800e966:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 800e968:	887a      	ldrh	r2, [r7, #2]
 800e96a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e96e:	6879      	ldr	r1, [r7, #4]
 800e970:	4806      	ldr	r0, [pc, #24]	@ (800e98c <BSP_SPI1_Send+0x34>)
 800e972:	f006 fda4 	bl	80154be <HAL_SPI_Transmit>
 800e976:	4603      	mov	r3, r0
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d101      	bne.n	800e980 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 800e97c:	2300      	movs	r3, #0
 800e97e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800e980:	68fb      	ldr	r3, [r7, #12]
}
 800e982:	4618      	mov	r0, r3
 800e984:	3710      	adds	r7, #16
 800e986:	46bd      	mov	sp, r7
 800e988:	bd80      	pop	{r7, pc}
 800e98a:	bf00      	nop
 800e98c:	20001ae0 	.word	0x20001ae0

0800e990 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 800e990:	b580      	push	{r7, lr}
 800e992:	b086      	sub	sp, #24
 800e994:	af02      	add	r7, sp, #8
 800e996:	6078      	str	r0, [r7, #4]
 800e998:	460b      	mov	r3, r1
 800e99a:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 800e99c:	f06f 0305 	mvn.w	r3, #5
 800e9a0:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 800e9a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e9a6:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 800e9a8:	887b      	ldrh	r3, [r7, #2]
 800e9aa:	f107 0108 	add.w	r1, r7, #8
 800e9ae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800e9b2:	9200      	str	r2, [sp, #0]
 800e9b4:	687a      	ldr	r2, [r7, #4]
 800e9b6:	4806      	ldr	r0, [pc, #24]	@ (800e9d0 <BSP_SPI1_Recv+0x40>)
 800e9b8:	f006 fef7 	bl	80157aa <HAL_SPI_TransmitReceive>
 800e9bc:	4603      	mov	r3, r0
 800e9be:	2b00      	cmp	r3, #0
 800e9c0:	d101      	bne.n	800e9c6 <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800e9c6:	68fb      	ldr	r3, [r7, #12]
}
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	3710      	adds	r7, #16
 800e9cc:	46bd      	mov	sp, r7
 800e9ce:	bd80      	pop	{r7, pc}
 800e9d0:	20001ae0 	.word	0x20001ae0

0800e9d4 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e9d8:	f001 fcac 	bl	8010334 <HAL_GetTick>
 800e9dc:	4603      	mov	r3, r0
}
 800e9de:	4618      	mov	r0, r3
 800e9e0:	bd80      	pop	{r7, pc}

0800e9e2 <MX_I2C3_Init>:
  * @param  hI2c I2C handle.
  * @param  timing I2C timing.
  * @retval HAL status.
  */
__weak HAL_StatusTypeDef MX_I2C3_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 800e9e2:	b580      	push	{r7, lr}
 800e9e4:	b084      	sub	sp, #16
 800e9e6:	af00      	add	r7, sp, #0
 800e9e8:	6078      	str	r0, [r7, #4]
 800e9ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	683a      	ldr	r2, [r7, #0]
 800e9f4:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	2200      	movs	r2, #0
 800ea06:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	2200      	movs	r2, #0
 800ea0c:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2200      	movs	r2, #0
 800ea12:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2200      	movs	r2, #0
 800ea18:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f002 fc75 	bl	8011310 <HAL_I2C_Init>
 800ea26:	4603      	mov	r3, r0
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d002      	beq.n	800ea32 <MX_I2C3_Init+0x50>
  {
    status = HAL_ERROR;
 800ea2c:	2301      	movs	r3, #1
 800ea2e:	73fb      	strb	r3, [r7, #15]
 800ea30:	e014      	b.n	800ea5c <MX_I2C3_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;
    
    analog_filter = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOGFILTER_ENABLE : I2C_ANALOGFILTER_DISABLE;
 800ea32:	2300      	movs	r3, #0
 800ea34:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 800ea36:	68b9      	ldr	r1, [r7, #8]
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f003 fceb 	bl	8012414 <HAL_I2CEx_ConfigAnalogFilter>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d002      	beq.n	800ea4a <MX_I2C3_Init+0x68>
    {
      status = HAL_ERROR;
 800ea44:	2301      	movs	r3, #1
 800ea46:	73fb      	strb	r3, [r7, #15]
 800ea48:	e008      	b.n	800ea5c <MX_I2C3_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 800ea4a:	2100      	movs	r1, #0
 800ea4c:	6878      	ldr	r0, [r7, #4]
 800ea4e:	f003 fd2c 	bl	80124aa <HAL_I2CEx_ConfigDigitalFilter>
 800ea52:	4603      	mov	r3, r0
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d001      	beq.n	800ea5c <MX_I2C3_Init+0x7a>
      {
        status = HAL_ERROR;
 800ea58:	2301      	movs	r3, #1
 800ea5a:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 800ea5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ea5e:	4618      	mov	r0, r3
 800ea60:	3710      	adds	r7, #16
 800ea62:	46bd      	mov	sp, r7
 800ea64:	bd80      	pop	{r7, pc}

0800ea66 <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 800ea66:	b580      	push	{r7, lr}
 800ea68:	b088      	sub	sp, #32
 800ea6a:	af00      	add	r7, sp, #0
 800ea6c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 800ea6e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800ea72:	f7ff fe59 	bl	800e728 <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 800ea76:	2001      	movs	r0, #1
 800ea78:	f7ff fdec 	bl	800e654 <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 800ea7c:	2380      	movs	r3, #128	@ 0x80
 800ea7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 800ea80:	2302      	movs	r3, #2
 800ea82:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 800ea84:	2302      	movs	r3, #2
 800ea86:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800ea88:	2300      	movs	r3, #0
 800ea8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 800ea8c:	2305      	movs	r3, #5
 800ea8e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 800ea90:	f107 030c 	add.w	r3, r7, #12
 800ea94:	4619      	mov	r1, r3
 800ea96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ea9a:	f002 f997 	bl	8010dcc <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 800ea9e:	2302      	movs	r3, #2
 800eaa0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 800eaa2:	2302      	movs	r3, #2
 800eaa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 800eaa6:	2302      	movs	r3, #2
 800eaa8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800eaaa:	2300      	movs	r3, #0
 800eaac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 800eaae:	2305      	movs	r3, #5
 800eab0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 800eab2:	f107 030c 	add.w	r3, r7, #12
 800eab6:	4619      	mov	r1, r3
 800eab8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800eabc:	f002 f986 	bl	8010dcc <HAL_GPIO_Init>

}
 800eac0:	bf00      	nop
 800eac2:	3720      	adds	r7, #32
 800eac4:	46bd      	mov	sp, r7
 800eac6:	bd80      	pop	{r7, pc}

0800eac8 <I2C3_MspInit>:
  * @brief  Initialize I2C3 MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C3_MspInit(I2C_HandleTypeDef *hI2c)
{
 800eac8:	b580      	push	{r7, lr}
 800eaca:	b088      	sub	sp, #32
 800eacc:	af00      	add	r7, sp, #0
 800eace:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  BUS_I2C3_SDA_GPIO_CLK_ENABLE();
 800ead0:	2002      	movs	r0, #2
 800ead2:	f7ff fdbf 	bl	800e654 <LL_AHB2_GRP1_EnableClock>
  BUS_I2C3_SCL_GPIO_CLK_ENABLE();
 800ead6:	2002      	movs	r0, #2
 800ead8:	f7ff fdbc 	bl	800e654 <LL_AHB2_GRP1_EnableClock>

  /* Configure I2C SCL as alternate function */
  gpio_init_structure.Pin       = BUS_I2C3_SCL_GPIO_PIN;
 800eadc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800eae0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 800eae2:	2312      	movs	r3, #18
 800eae4:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 800eae6:	2300      	movs	r3, #0
 800eae8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800eaea:	2302      	movs	r3, #2
 800eaec:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = BUS_I2C3_SCL_GPIO_AF;
 800eaee:	2304      	movs	r3, #4
 800eaf0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_I2C3_SCL_GPIO_PORT, &gpio_init_structure);
 800eaf2:	f107 030c 	add.w	r3, r7, #12
 800eaf6:	4619      	mov	r1, r3
 800eaf8:	480e      	ldr	r0, [pc, #56]	@ (800eb34 <I2C3_MspInit+0x6c>)
 800eafa:	f002 f967 	bl	8010dcc <HAL_GPIO_Init>

  /* Configure I2C SDA as alternate function */
  gpio_init_structure.Pin       = BUS_I2C3_SDA_GPIO_PIN;
 800eafe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800eb02:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Alternate = BUS_I2C3_SDA_GPIO_AF;
 800eb04:	2304      	movs	r3, #4
 800eb06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_I2C3_SDA_GPIO_PORT, &gpio_init_structure);
 800eb08:	f107 030c 	add.w	r3, r7, #12
 800eb0c:	4619      	mov	r1, r3
 800eb0e:	4809      	ldr	r0, [pc, #36]	@ (800eb34 <I2C3_MspInit+0x6c>)
 800eb10:	f002 f95c 	bl	8010dcc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C3_CLK_ENABLE();
 800eb14:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800eb18:	f7ff fdb5 	bl	800e686 <LL_APB1_GRP1_EnableClock>

  /* Force the I2C peripheral clock reset */
  BUS_I2C3_FORCE_RESET();
 800eb1c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800eb20:	f7ff fddd 	bl	800e6de <LL_APB1_GRP1_ForceReset>

  /* Release the I2C peripheral clock reset */
  BUS_I2C3_RELEASE_RESET();
 800eb24:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800eb28:	f7ff fdeb 	bl	800e702 <LL_APB1_GRP1_ReleaseReset>
}
 800eb2c:	bf00      	nop
 800eb2e:	3720      	adds	r7, #32
 800eb30:	46bd      	mov	sp, r7
 800eb32:	bd80      	pop	{r7, pc}
 800eb34:	48000400 	.word	0x48000400

0800eb38 <I2C3_MspDeInit>:
  * @brief  DeInitialize I2C MSP.
  * @param  hI2c  I2C handler
  * @retval None
  */
static void I2C3_MspDeInit(I2C_HandleTypeDef *hI2c)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hI2c);

  /* De-initialiaze I2C SCL and SDA */
  HAL_GPIO_DeInit(BUS_I2C3_SCL_GPIO_PORT, BUS_I2C3_SCL_GPIO_PIN);
 800eb40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800eb44:	4807      	ldr	r0, [pc, #28]	@ (800eb64 <I2C3_MspDeInit+0x2c>)
 800eb46:	f002 fab1 	bl	80110ac <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(BUS_I2C3_SDA_GPIO_PORT, BUS_I2C3_SDA_GPIO_PIN);
 800eb4a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800eb4e:	4805      	ldr	r0, [pc, #20]	@ (800eb64 <I2C3_MspDeInit+0x2c>)
 800eb50:	f002 faac 	bl	80110ac <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C3_CLK_DISABLE();
 800eb54:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800eb58:	f7ff fdae 	bl	800e6b8 <LL_APB1_GRP1_DisableClock>
}
 800eb5c:	bf00      	nop
 800eb5e:	3708      	adds	r7, #8
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}
 800eb64:	48000400 	.word	0x48000400

0800eb68 <I2C3_WriteReg>:
  * @param  pData      The target register values to be written.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C3_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	b08a      	sub	sp, #40	@ 0x28
 800eb6c:	af04      	add	r7, sp, #16
 800eb6e:	607b      	str	r3, [r7, #4]
 800eb70:	4603      	mov	r3, r0
 800eb72:	81fb      	strh	r3, [r7, #14]
 800eb74:	460b      	mov	r3, r1
 800eb76:	81bb      	strh	r3, [r7, #12]
 800eb78:	4613      	mov	r3, r2
 800eb7a:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Write(&hbus_i2c3, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C3_TIMEOUT) != HAL_OK)
 800eb80:	8978      	ldrh	r0, [r7, #10]
 800eb82:	89ba      	ldrh	r2, [r7, #12]
 800eb84:	89f9      	ldrh	r1, [r7, #14]
 800eb86:	f242 7310 	movw	r3, #10000	@ 0x2710
 800eb8a:	9302      	str	r3, [sp, #8]
 800eb8c:	8c3b      	ldrh	r3, [r7, #32]
 800eb8e:	9301      	str	r3, [sp, #4]
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	9300      	str	r3, [sp, #0]
 800eb94:	4603      	mov	r3, r0
 800eb96:	481d      	ldr	r0, [pc, #116]	@ (800ec0c <I2C3_WriteReg+0xa4>)
 800eb98:	f002 fea6 	bl	80118e8 <HAL_I2C_Mem_Write>
 800eb9c:	4603      	mov	r3, r0
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d02f      	beq.n	800ec02 <I2C3_WriteReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c3);
 800eba2:	481a      	ldr	r0, [pc, #104]	@ (800ec0c <I2C3_WriteReg+0xa4>)
 800eba4:	f003 f8dc 	bl	8011d60 <HAL_I2C_GetError>
 800eba8:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 800ebaa:	693b      	ldr	r3, [r7, #16]
 800ebac:	f003 0301 	and.w	r3, r3, #1
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d003      	beq.n	800ebbc <I2C3_WriteReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 800ebb4:	f06f 0366 	mvn.w	r3, #102	@ 0x66
 800ebb8:	617b      	str	r3, [r7, #20]
 800ebba:	e022      	b.n	800ec02 <I2C3_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 800ebbc:	693b      	ldr	r3, [r7, #16]
 800ebbe:	f003 0302 	and.w	r3, r3, #2
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d003      	beq.n	800ebce <I2C3_WriteReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 800ebc6:	f06f 0364 	mvn.w	r3, #100	@ 0x64
 800ebca:	617b      	str	r3, [r7, #20]
 800ebcc:	e019      	b.n	800ec02 <I2C3_WriteReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 800ebce:	693b      	ldr	r3, [r7, #16]
 800ebd0:	f003 0304 	and.w	r3, r3, #4
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d003      	beq.n	800ebe0 <I2C3_WriteReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800ebd8:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800ebdc:	617b      	str	r3, [r7, #20]
 800ebde:	e010      	b.n	800ec02 <I2C3_WriteReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 800ebe0:	693b      	ldr	r3, [r7, #16]
 800ebe2:	f003 0320 	and.w	r3, r3, #32
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	d104      	bne.n	800ebf4 <I2C3_WriteReg+0x8c>
 800ebea:	693b      	ldr	r3, [r7, #16]
 800ebec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d003      	beq.n	800ebfc <I2C3_WriteReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 800ebf4:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800ebf8:	617b      	str	r3, [r7, #20]
 800ebfa:	e002      	b.n	800ec02 <I2C3_WriteReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 800ebfc:	f06f 0303 	mvn.w	r3, #3
 800ec00:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 800ec02:	697b      	ldr	r3, [r7, #20]
}
 800ec04:	4618      	mov	r0, r3
 800ec06:	3718      	adds	r7, #24
 800ec08:	46bd      	mov	sp, r7
 800ec0a:	bd80      	pop	{r7, pc}
 800ec0c:	20001a8c 	.word	0x20001a8c

0800ec10 <I2C3_ReadReg>:
  * @param  pData      The target register values to be read.
  * @param  Length     Number of data.
  * @retval BSP status.
  */
static int32_t I2C3_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 800ec10:	b580      	push	{r7, lr}
 800ec12:	b08a      	sub	sp, #40	@ 0x28
 800ec14:	af04      	add	r7, sp, #16
 800ec16:	607b      	str	r3, [r7, #4]
 800ec18:	4603      	mov	r3, r0
 800ec1a:	81fb      	strh	r3, [r7, #14]
 800ec1c:	460b      	mov	r3, r1
 800ec1e:	81bb      	strh	r3, [r7, #12]
 800ec20:	4613      	mov	r3, r2
 800ec22:	817b      	strh	r3, [r7, #10]
  int32_t  status = BSP_ERROR_NONE;
 800ec24:	2300      	movs	r3, #0
 800ec26:	617b      	str	r3, [r7, #20]
  uint32_t hal_error;

  if (HAL_I2C_Mem_Read(&hbus_i2c3, DevAddr, Reg, MemAddSize, pData, Length, BUS_I2C3_TIMEOUT) != HAL_OK)
 800ec28:	8978      	ldrh	r0, [r7, #10]
 800ec2a:	89ba      	ldrh	r2, [r7, #12]
 800ec2c:	89f9      	ldrh	r1, [r7, #14]
 800ec2e:	f242 7310 	movw	r3, #10000	@ 0x2710
 800ec32:	9302      	str	r3, [sp, #8]
 800ec34:	8c3b      	ldrh	r3, [r7, #32]
 800ec36:	9301      	str	r3, [sp, #4]
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	9300      	str	r3, [sp, #0]
 800ec3c:	4603      	mov	r3, r0
 800ec3e:	481d      	ldr	r0, [pc, #116]	@ (800ecb4 <I2C3_ReadReg+0xa4>)
 800ec40:	f002 ff66 	bl	8011b10 <HAL_I2C_Mem_Read>
 800ec44:	4603      	mov	r3, r0
 800ec46:	2b00      	cmp	r3, #0
 800ec48:	d02f      	beq.n	800ecaa <I2C3_ReadReg+0x9a>
  {
    hal_error = HAL_I2C_GetError(&hbus_i2c3);
 800ec4a:	481a      	ldr	r0, [pc, #104]	@ (800ecb4 <I2C3_ReadReg+0xa4>)
 800ec4c:	f003 f888 	bl	8011d60 <HAL_I2C_GetError>
 800ec50:	6138      	str	r0, [r7, #16]
    if ((hal_error & HAL_I2C_ERROR_BERR) != 0U)
 800ec52:	693b      	ldr	r3, [r7, #16]
 800ec54:	f003 0301 	and.w	r3, r3, #1
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	d003      	beq.n	800ec64 <I2C3_ReadReg+0x54>
    {
      status = BSP_ERROR_BUS_PROTOCOL_FAILURE;
 800ec5c:	f06f 0366 	mvn.w	r3, #102	@ 0x66
 800ec60:	617b      	str	r3, [r7, #20]
 800ec62:	e022      	b.n	800ecaa <I2C3_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_ARLO) != 0U)
 800ec64:	693b      	ldr	r3, [r7, #16]
 800ec66:	f003 0302 	and.w	r3, r3, #2
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	d003      	beq.n	800ec76 <I2C3_ReadReg+0x66>
    {
      status = BSP_ERROR_BUS_ARBITRATION_LOSS;
 800ec6e:	f06f 0364 	mvn.w	r3, #100	@ 0x64
 800ec72:	617b      	str	r3, [r7, #20]
 800ec74:	e019      	b.n	800ecaa <I2C3_ReadReg+0x9a>
    }
    else if ((hal_error & HAL_I2C_ERROR_AF) != 0U)
 800ec76:	693b      	ldr	r3, [r7, #16]
 800ec78:	f003 0304 	and.w	r3, r3, #4
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d003      	beq.n	800ec88 <I2C3_ReadReg+0x78>
    {
      status = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800ec80:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800ec84:	617b      	str	r3, [r7, #20]
 800ec86:	e010      	b.n	800ecaa <I2C3_ReadReg+0x9a>
    }
    else if (((hal_error & HAL_I2C_ERROR_TIMEOUT) != 0U) || ((hal_error & HAL_I2C_ERROR_SIZE) != 0U))
 800ec88:	693b      	ldr	r3, [r7, #16]
 800ec8a:	f003 0320 	and.w	r3, r3, #32
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d104      	bne.n	800ec9c <I2C3_ReadReg+0x8c>
 800ec92:	693b      	ldr	r3, [r7, #16]
 800ec94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d003      	beq.n	800eca4 <I2C3_ReadReg+0x94>
    {
      status = BSP_ERROR_BUS_TRANSACTION_FAILURE;
 800ec9c:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 800eca0:	617b      	str	r3, [r7, #20]
 800eca2:	e002      	b.n	800ecaa <I2C3_ReadReg+0x9a>
    }
    else
    {
      status = BSP_ERROR_PERIPH_FAILURE;
 800eca4:	f06f 0303 	mvn.w	r3, #3
 800eca8:	617b      	str	r3, [r7, #20]
    }    
  }

  return status;
 800ecaa:	697b      	ldr	r3, [r7, #20]
}
 800ecac:	4618      	mov	r0, r3
 800ecae:	3718      	adds	r7, #24
 800ecb0:	46bd      	mov	sp, r7
 800ecb2:	bd80      	pop	{r7, pc}
 800ecb4:	20001a8c 	.word	0x20001a8c

0800ecb8 <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 800ecb8:	b580      	push	{r7, lr}
 800ecba:	b086      	sub	sp, #24
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
 800ecc0:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 800ecc2:	2300      	movs	r3, #0
 800ecc4:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d06b      	beq.n	800eda4 <I2C_GetTiming+0xec>
 800eccc:	683b      	ldr	r3, [r7, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d068      	beq.n	800eda4 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	613b      	str	r3, [r7, #16]
 800ecd6:	e060      	b.n	800ed9a <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 800ecd8:	4a35      	ldr	r2, [pc, #212]	@ (800edb0 <I2C_GetTiming+0xf8>)
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	212c      	movs	r1, #44	@ 0x2c
 800ecde:	fb01 f303 	mul.w	r3, r1, r3
 800ece2:	4413      	add	r3, r2
 800ece4:	3304      	adds	r3, #4
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	683a      	ldr	r2, [r7, #0]
 800ecea:	429a      	cmp	r2, r3
 800ecec:	d352      	bcc.n	800ed94 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 800ecee:	4a30      	ldr	r2, [pc, #192]	@ (800edb0 <I2C_GetTiming+0xf8>)
 800ecf0:	693b      	ldr	r3, [r7, #16]
 800ecf2:	212c      	movs	r1, #44	@ 0x2c
 800ecf4:	fb01 f303 	mul.w	r3, r1, r3
 800ecf8:	4413      	add	r3, r2
 800ecfa:	3308      	adds	r3, #8
 800ecfc:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 800ecfe:	683a      	ldr	r2, [r7, #0]
 800ed00:	429a      	cmp	r2, r3
 800ed02:	d847      	bhi.n	800ed94 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 800ed04:	6939      	ldr	r1, [r7, #16]
 800ed06:	6878      	ldr	r0, [r7, #4]
 800ed08:	f000 f856 	bl	800edb8 <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 800ed0c:	6939      	ldr	r1, [r7, #16]
 800ed0e:	6878      	ldr	r0, [r7, #4]
 800ed10:	f000 f940 	bl	800ef94 <I2C_Compute_SCLL_SCLH>
 800ed14:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	2b7f      	cmp	r3, #127	@ 0x7f
 800ed1a:	d842      	bhi.n	800eda2 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800ed1c:	4925      	ldr	r1, [pc, #148]	@ (800edb4 <I2C_GetTiming+0xfc>)
 800ed1e:	68fa      	ldr	r2, [r7, #12]
 800ed20:	4613      	mov	r3, r2
 800ed22:	009b      	lsls	r3, r3, #2
 800ed24:	4413      	add	r3, r2
 800ed26:	009b      	lsls	r3, r3, #2
 800ed28:	440b      	add	r3, r1
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 800ed2e:	4821      	ldr	r0, [pc, #132]	@ (800edb4 <I2C_GetTiming+0xfc>)
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	4613      	mov	r3, r2
 800ed34:	009b      	lsls	r3, r3, #2
 800ed36:	4413      	add	r3, r2
 800ed38:	009b      	lsls	r3, r3, #2
 800ed3a:	4403      	add	r3, r0
 800ed3c:	3304      	adds	r3, #4
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	051b      	lsls	r3, r3, #20
 800ed42:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800ed46:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 800ed48:	481a      	ldr	r0, [pc, #104]	@ (800edb4 <I2C_GetTiming+0xfc>)
 800ed4a:	68fa      	ldr	r2, [r7, #12]
 800ed4c:	4613      	mov	r3, r2
 800ed4e:	009b      	lsls	r3, r3, #2
 800ed50:	4413      	add	r3, r2
 800ed52:	009b      	lsls	r3, r3, #2
 800ed54:	4403      	add	r3, r0
 800ed56:	3308      	adds	r3, #8
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	041b      	lsls	r3, r3, #16
 800ed5c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 800ed60:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 800ed62:	4814      	ldr	r0, [pc, #80]	@ (800edb4 <I2C_GetTiming+0xfc>)
 800ed64:	68fa      	ldr	r2, [r7, #12]
 800ed66:	4613      	mov	r3, r2
 800ed68:	009b      	lsls	r3, r3, #2
 800ed6a:	4413      	add	r3, r2
 800ed6c:	009b      	lsls	r3, r3, #2
 800ed6e:	4403      	add	r3, r0
 800ed70:	330c      	adds	r3, #12
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	021b      	lsls	r3, r3, #8
 800ed76:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 800ed78:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 800ed7a:	480e      	ldr	r0, [pc, #56]	@ (800edb4 <I2C_GetTiming+0xfc>)
 800ed7c:	68fa      	ldr	r2, [r7, #12]
 800ed7e:	4613      	mov	r3, r2
 800ed80:	009b      	lsls	r3, r3, #2
 800ed82:	4413      	add	r3, r2
 800ed84:	009b      	lsls	r3, r3, #2
 800ed86:	4403      	add	r3, r0
 800ed88:	3310      	adds	r3, #16
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 800ed8e:	430b      	orrs	r3, r1
 800ed90:	617b      	str	r3, [r7, #20]
        }
        break;
 800ed92:	e006      	b.n	800eda2 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 800ed94:	693b      	ldr	r3, [r7, #16]
 800ed96:	3301      	adds	r3, #1
 800ed98:	613b      	str	r3, [r7, #16]
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	2b02      	cmp	r3, #2
 800ed9e:	d99b      	bls.n	800ecd8 <I2C_GetTiming+0x20>
 800eda0:	e000      	b.n	800eda4 <I2C_GetTiming+0xec>
        break;
 800eda2:	bf00      	nop
      }
    }
  }

  return ret;
 800eda4:	697b      	ldr	r3, [r7, #20]
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3718      	adds	r7, #24
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
 800edae:	bf00      	nop
 800edb0:	080209ec 	.word	0x080209ec
 800edb4:	20001088 	.word	0x20001088

0800edb8 <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 800edb8:	b480      	push	{r7}
 800edba:	b08f      	sub	sp, #60	@ 0x3c
 800edbc:	af00      	add	r7, sp, #0
 800edbe:	6078      	str	r0, [r7, #4]
 800edc0:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 800edc2:	2310      	movs	r3, #16
 800edc4:	637b      	str	r3, [r7, #52]	@ 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	085a      	lsrs	r2, r3, #1
 800edca:	4b6e      	ldr	r3, [pc, #440]	@ (800ef84 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 800edcc:	4413      	add	r3, r2
 800edce:	687a      	ldr	r2, [r7, #4]
 800edd0:	fbb3 f3f2 	udiv	r3, r3, r2
 800edd4:	61fb      	str	r3, [r7, #28]

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 800edd6:	2332      	movs	r3, #50	@ 0x32
 800edd8:	61bb      	str	r3, [r7, #24]
  tafdel_max = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MAX : 0U;
 800edda:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800edde:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800ede0:	4a69      	ldr	r2, [pc, #420]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	212c      	movs	r1, #44	@ 0x2c
 800ede6:	fb01 f303 	mul.w	r3, r1, r3
 800edea:	4413      	add	r3, r2
 800edec:	3324      	adds	r3, #36	@ 0x24
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	4618      	mov	r0, r3
 800edf2:	4a65      	ldr	r2, [pc, #404]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	212c      	movs	r1, #44	@ 0x2c
 800edf8:	fb01 f303 	mul.w	r3, r1, r3
 800edfc:	4413      	add	r3, r2
 800edfe:	330c      	adds	r3, #12
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 800ee04:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800ee06:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 800ee08:	495f      	ldr	r1, [pc, #380]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee0a:	683b      	ldr	r3, [r7, #0]
 800ee0c:	202c      	movs	r0, #44	@ 0x2c
 800ee0e:	fb00 f303 	mul.w	r3, r0, r3
 800ee12:	440b      	add	r3, r1
 800ee14:	3328      	adds	r3, #40	@ 0x28
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	3303      	adds	r3, #3
 800ee1a:	69f9      	ldr	r1, [r7, #28]
 800ee1c:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 800ee20:	1ad3      	subs	r3, r2, r3
 800ee22:	633b      	str	r3, [r7, #48]	@ 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800ee24:	4a58      	ldr	r2, [pc, #352]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee26:	683b      	ldr	r3, [r7, #0]
 800ee28:	212c      	movs	r1, #44	@ 0x2c
 800ee2a:	fb01 f303 	mul.w	r3, r1, r3
 800ee2e:	4413      	add	r3, r2
 800ee30:	3310      	adds	r3, #16
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	4618      	mov	r0, r3
 800ee36:	4a54      	ldr	r2, [pc, #336]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee38:	683b      	ldr	r3, [r7, #0]
 800ee3a:	212c      	movs	r1, #44	@ 0x2c
 800ee3c:	fb01 f303 	mul.w	r3, r1, r3
 800ee40:	4413      	add	r3, r2
 800ee42:	3320      	adds	r3, #32
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800ee48:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800ee4a:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 800ee4c:	494e      	ldr	r1, [pc, #312]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee4e:	683b      	ldr	r3, [r7, #0]
 800ee50:	202c      	movs	r0, #44	@ 0x2c
 800ee52:	fb00 f303 	mul.w	r3, r0, r3
 800ee56:	440b      	add	r3, r1
 800ee58:	3328      	adds	r3, #40	@ 0x28
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	3304      	adds	r3, #4
 800ee5e:	69f9      	ldr	r1, [r7, #28]
 800ee60:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 800ee64:	1ad3      	subs	r3, r2, r3
 800ee66:	62fb      	str	r3, [r7, #44]	@ 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 800ee68:	4a47      	ldr	r2, [pc, #284]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee6a:	683b      	ldr	r3, [r7, #0]
 800ee6c:	212c      	movs	r1, #44	@ 0x2c
 800ee6e:	fb01 f303 	mul.w	r3, r1, r3
 800ee72:	4413      	add	r3, r2
 800ee74:	3320      	adds	r3, #32
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	4618      	mov	r0, r3
 800ee7a:	4a43      	ldr	r2, [pc, #268]	@ (800ef88 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 800ee7c:	683b      	ldr	r3, [r7, #0]
 800ee7e:	212c      	movs	r1, #44	@ 0x2c
 800ee80:	fb01 f303 	mul.w	r3, r1, r3
 800ee84:	4413      	add	r3, r2
 800ee86:	3314      	adds	r3, #20
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	4403      	add	r3, r0
 800ee8c:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 800ee8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	dc01      	bgt.n	800ee98 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 800ee94:	2300      	movs	r3, #0
 800ee96:	633b      	str	r3, [r7, #48]	@ 0x30
  }

  if (tsdadel_max <= 0)
 800ee98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	dc01      	bgt.n	800eea2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 800ee9e:	2300      	movs	r3, #0
 800eea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 800eea2:	2300      	movs	r3, #0
 800eea4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eea6:	e062      	b.n	800ef6e <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800eea8:	2300      	movs	r3, #0
 800eeaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800eeac:	e059      	b.n	800ef62 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 800eeae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eeb4:	3201      	adds	r2, #1
 800eeb6:	fb03 f202 	mul.w	r2, r3, r2
 800eeba:	69fb      	ldr	r3, [r7, #28]
 800eebc:	fb02 f303 	mul.w	r3, r2, r3
 800eec0:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 800eec2:	693b      	ldr	r3, [r7, #16]
 800eec4:	68fa      	ldr	r2, [r7, #12]
 800eec6:	429a      	cmp	r2, r3
 800eec8:	d348      	bcc.n	800ef5c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 800eeca:	2300      	movs	r3, #0
 800eecc:	623b      	str	r3, [r7, #32]
 800eece:	e042      	b.n	800ef56 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 800eed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eed2:	3301      	adds	r3, #1
 800eed4:	6a3a      	ldr	r2, [r7, #32]
 800eed6:	fb03 f202 	mul.w	r2, r3, r2
 800eeda:	69fb      	ldr	r3, [r7, #28]
 800eedc:	fb02 f303 	mul.w	r3, r2, r3
 800eee0:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 800eee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee4:	68ba      	ldr	r2, [r7, #8]
 800eee6:	429a      	cmp	r2, r3
 800eee8:	d332      	bcc.n	800ef50 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 800eeea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeec:	68ba      	ldr	r2, [r7, #8]
 800eeee:	429a      	cmp	r2, r3
 800eef0:	d82e      	bhi.n	800ef50 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 800eef2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eef6:	429a      	cmp	r2, r3
 800eef8:	d02a      	beq.n	800ef50 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 800eefa:	4b24      	ldr	r3, [pc, #144]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800eefc:	681a      	ldr	r2, [r3, #0]
 800eefe:	4924      	ldr	r1, [pc, #144]	@ (800ef90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800ef00:	4613      	mov	r3, r2
 800ef02:	009b      	lsls	r3, r3, #2
 800ef04:	4413      	add	r3, r2
 800ef06:	009b      	lsls	r3, r3, #2
 800ef08:	440b      	add	r3, r1
 800ef0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef0c:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 800ef0e:	4b1f      	ldr	r3, [pc, #124]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800ef10:	681a      	ldr	r2, [r3, #0]
 800ef12:	491f      	ldr	r1, [pc, #124]	@ (800ef90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800ef14:	4613      	mov	r3, r2
 800ef16:	009b      	lsls	r3, r3, #2
 800ef18:	4413      	add	r3, r2
 800ef1a:	009b      	lsls	r3, r3, #2
 800ef1c:	440b      	add	r3, r1
 800ef1e:	3304      	adds	r3, #4
 800ef20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ef22:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 800ef24:	4b19      	ldr	r3, [pc, #100]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800ef26:	681a      	ldr	r2, [r3, #0]
 800ef28:	4919      	ldr	r1, [pc, #100]	@ (800ef90 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 800ef2a:	4613      	mov	r3, r2
 800ef2c:	009b      	lsls	r3, r3, #2
 800ef2e:	4413      	add	r3, r2
 800ef30:	009b      	lsls	r3, r3, #2
 800ef32:	440b      	add	r3, r1
 800ef34:	3308      	adds	r3, #8
 800ef36:	6a3a      	ldr	r2, [r7, #32]
 800ef38:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 800ef3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef3c:	637b      	str	r3, [r7, #52]	@ 0x34
              I2c_valid_timing_nbr ++;
 800ef3e:	4b13      	ldr	r3, [pc, #76]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	3301      	adds	r3, #1
 800ef44:	4a11      	ldr	r2, [pc, #68]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800ef46:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 800ef48:	4b10      	ldr	r3, [pc, #64]	@ (800ef8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 800ef4a:	681b      	ldr	r3, [r3, #0]
 800ef4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ef4e:	d812      	bhi.n	800ef76 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 800ef50:	6a3b      	ldr	r3, [r7, #32]
 800ef52:	3301      	adds	r3, #1
 800ef54:	623b      	str	r3, [r7, #32]
 800ef56:	6a3b      	ldr	r3, [r7, #32]
 800ef58:	2b0f      	cmp	r3, #15
 800ef5a:	d9b9      	bls.n	800eed0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 800ef5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef5e:	3301      	adds	r3, #1
 800ef60:	627b      	str	r3, [r7, #36]	@ 0x24
 800ef62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef64:	2b0f      	cmp	r3, #15
 800ef66:	d9a2      	bls.n	800eeae <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 800ef68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef6a:	3301      	adds	r3, #1
 800ef6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ef6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ef70:	2b0f      	cmp	r3, #15
 800ef72:	d999      	bls.n	800eea8 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 800ef74:	e000      	b.n	800ef78 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 800ef76:	bf00      	nop
          }
        }
      }
    }
  }
}
 800ef78:	373c      	adds	r7, #60	@ 0x3c
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef80:	4770      	bx	lr
 800ef82:	bf00      	nop
 800ef84:	3b9aca00 	.word	0x3b9aca00
 800ef88:	080209ec 	.word	0x080209ec
 800ef8c:	20001a88 	.word	0x20001a88
 800ef90:	20001088 	.word	0x20001088

0800ef94 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 800ef94:	b480      	push	{r7}
 800ef96:	b093      	sub	sp, #76	@ 0x4c
 800ef98:	af00      	add	r7, sp, #0
 800ef9a:	6078      	str	r0, [r7, #4]
 800ef9c:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0xFFFFFFFFU;
 800ef9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800efa2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	085a      	lsrs	r2, r3, #1
 800efa8:	4b7a      	ldr	r3, [pc, #488]	@ (800f194 <I2C_Compute_SCLL_SCLH+0x200>)
 800efaa:	4413      	add	r3, r2
 800efac:	687a      	ldr	r2, [r7, #4]
 800efae:	fbb3 f3f2 	udiv	r3, r3, r2
 800efb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 800efb4:	4a78      	ldr	r2, [pc, #480]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	212c      	movs	r1, #44	@ 0x2c
 800efba:	fb01 f303 	mul.w	r3, r1, r3
 800efbe:	4413      	add	r3, r2
 800efc0:	681b      	ldr	r3, [r3, #0]
 800efc2:	085a      	lsrs	r2, r3, #1
 800efc4:	4b73      	ldr	r3, [pc, #460]	@ (800f194 <I2C_Compute_SCLL_SCLH+0x200>)
 800efc6:	4413      	add	r3, r2
 800efc8:	4973      	ldr	r1, [pc, #460]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800efca:	683a      	ldr	r2, [r7, #0]
 800efcc:	202c      	movs	r0, #44	@ 0x2c
 800efce:	fb00 f202 	mul.w	r2, r0, r2
 800efd2:	440a      	add	r2, r1
 800efd4:	6812      	ldr	r2, [r2, #0]
 800efd6:	fbb3 f3f2 	udiv	r3, r3, r2
 800efda:	62bb      	str	r3, [r7, #40]	@ 0x28

  tafdel_min = (I2C_USE_ANALOG_FILTER == 1U) ? I2C_ANALOG_FILTER_DELAY_MIN : 0U;
 800efdc:	2332      	movs	r3, #50	@ 0x32
 800efde:	627b      	str	r3, [r7, #36]	@ 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 800efe0:	4a6d      	ldr	r2, [pc, #436]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	212c      	movs	r1, #44	@ 0x2c
 800efe6:	fb01 f303 	mul.w	r3, r1, r3
 800efea:	4413      	add	r3, r2
 800efec:	3328      	adds	r3, #40	@ 0x28
 800efee:	681a      	ldr	r2, [r3, #0]
 800eff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff2:	fb02 f303 	mul.w	r3, r2, r3
 800eff6:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 800eff8:	4a67      	ldr	r2, [pc, #412]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800effa:	683b      	ldr	r3, [r7, #0]
 800effc:	212c      	movs	r1, #44	@ 0x2c
 800effe:	fb01 f303 	mul.w	r3, r1, r3
 800f002:	4413      	add	r3, r2
 800f004:	3304      	adds	r3, #4
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	4a62      	ldr	r2, [pc, #392]	@ (800f194 <I2C_Compute_SCLL_SCLH+0x200>)
 800f00a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f00e:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 800f010:	4a61      	ldr	r2, [pc, #388]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	212c      	movs	r1, #44	@ 0x2c
 800f016:	fb01 f303 	mul.w	r3, r1, r3
 800f01a:	4413      	add	r3, r2
 800f01c:	3308      	adds	r3, #8
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	4a5c      	ldr	r2, [pc, #368]	@ (800f194 <I2C_Compute_SCLL_SCLH+0x200>)
 800f022:	fbb2 f3f3 	udiv	r3, r2, r3
 800f026:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 800f028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f02a:	643b      	str	r3, [r7, #64]	@ 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 800f02c:	2300      	movs	r3, #0
 800f02e:	637b      	str	r3, [r7, #52]	@ 0x34
 800f030:	e0a3      	b.n	800f17a <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 800f032:	495a      	ldr	r1, [pc, #360]	@ (800f19c <I2C_Compute_SCLL_SCLH+0x208>)
 800f034:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f036:	4613      	mov	r3, r2
 800f038:	009b      	lsls	r3, r3, #2
 800f03a:	4413      	add	r3, r2
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	440b      	add	r3, r1
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	1c5a      	adds	r2, r3, #1
 800f044:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f046:	fb02 f303 	mul.w	r3, r2, r3
 800f04a:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800f04c:	2300      	movs	r3, #0
 800f04e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f050:	e08c      	b.n	800f16c <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 800f052:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f054:	6a3b      	ldr	r3, [r7, #32]
 800f056:	441a      	add	r2, r3
 800f058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f05a:	3301      	adds	r3, #1
 800f05c:	6979      	ldr	r1, [r7, #20]
 800f05e:	fb03 f101 	mul.w	r1, r3, r1
 800f062:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f064:	005b      	lsls	r3, r3, #1
 800f066:	440b      	add	r3, r1
 800f068:	4413      	add	r3, r2
 800f06a:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 800f06c:	4a4a      	ldr	r2, [pc, #296]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800f06e:	683b      	ldr	r3, [r7, #0]
 800f070:	212c      	movs	r1, #44	@ 0x2c
 800f072:	fb01 f303 	mul.w	r3, r1, r3
 800f076:	4413      	add	r3, r2
 800f078:	3318      	adds	r3, #24
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	693a      	ldr	r2, [r7, #16]
 800f07e:	429a      	cmp	r2, r3
 800f080:	d971      	bls.n	800f166 <I2C_Compute_SCLL_SCLH+0x1d2>
 800f082:	693a      	ldr	r2, [r7, #16]
 800f084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f086:	1ad2      	subs	r2, r2, r3
 800f088:	6a3b      	ldr	r3, [r7, #32]
 800f08a:	1ad3      	subs	r3, r2, r3
 800f08c:	089b      	lsrs	r3, r3, #2
 800f08e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f090:	429a      	cmp	r2, r3
 800f092:	d268      	bcs.n	800f166 <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800f094:	2300      	movs	r3, #0
 800f096:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f098:	e062      	b.n	800f160 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 800f09a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f09c:	6a3b      	ldr	r3, [r7, #32]
 800f09e:	441a      	add	r2, r3
 800f0a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0a2:	3301      	adds	r3, #1
 800f0a4:	6979      	ldr	r1, [r7, #20]
 800f0a6:	fb03 f101 	mul.w	r1, r3, r1
 800f0aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0ac:	005b      	lsls	r3, r3, #1
 800f0ae:	440b      	add	r3, r1
 800f0b0:	4413      	add	r3, r2
 800f0b2:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 800f0b4:	693a      	ldr	r2, [r7, #16]
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	441a      	add	r2, r3
 800f0ba:	4937      	ldr	r1, [pc, #220]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	202c      	movs	r0, #44	@ 0x2c
 800f0c0:	fb00 f303 	mul.w	r3, r0, r3
 800f0c4:	440b      	add	r3, r1
 800f0c6:	3320      	adds	r3, #32
 800f0c8:	681b      	ldr	r3, [r3, #0]
 800f0ca:	441a      	add	r2, r3
 800f0cc:	4932      	ldr	r1, [pc, #200]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	202c      	movs	r0, #44	@ 0x2c
 800f0d2:	fb00 f303 	mul.w	r3, r0, r3
 800f0d6:	440b      	add	r3, r1
 800f0d8:	3324      	adds	r3, #36	@ 0x24
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	4413      	add	r3, r2
 800f0de:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 800f0e0:	68ba      	ldr	r2, [r7, #8]
 800f0e2:	69bb      	ldr	r3, [r7, #24]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d338      	bcc.n	800f15a <I2C_Compute_SCLL_SCLH+0x1c6>
 800f0e8:	68ba      	ldr	r2, [r7, #8]
 800f0ea:	69fb      	ldr	r3, [r7, #28]
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d834      	bhi.n	800f15a <I2C_Compute_SCLL_SCLH+0x1c6>
 800f0f0:	4a29      	ldr	r2, [pc, #164]	@ (800f198 <I2C_Compute_SCLL_SCLH+0x204>)
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	212c      	movs	r1, #44	@ 0x2c
 800f0f6:	fb01 f303 	mul.w	r3, r1, r3
 800f0fa:	4413      	add	r3, r2
 800f0fc:	331c      	adds	r3, #28
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	68fa      	ldr	r2, [r7, #12]
 800f102:	429a      	cmp	r2, r3
 800f104:	d329      	bcc.n	800f15a <I2C_Compute_SCLL_SCLH+0x1c6>
 800f106:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	429a      	cmp	r2, r3
 800f10c:	d225      	bcs.n	800f15a <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 800f10e:	68ba      	ldr	r2, [r7, #8]
 800f110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f112:	1ad3      	subs	r3, r2, r3
 800f114:	633b      	str	r3, [r7, #48]	@ 0x30

            if (error < 0)
 800f116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f118:	2b00      	cmp	r3, #0
 800f11a:	da02      	bge.n	800f122 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 800f11c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f11e:	425b      	negs	r3, r3
 800f120:	633b      	str	r3, [r7, #48]	@ 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 800f122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f124:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f126:	429a      	cmp	r2, r3
 800f128:	d917      	bls.n	800f15a <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 800f12a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f12c:	643b      	str	r3, [r7, #64]	@ 0x40
              I2c_valid_timing[count].scll = scll;
 800f12e:	491b      	ldr	r1, [pc, #108]	@ (800f19c <I2C_Compute_SCLL_SCLH+0x208>)
 800f130:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f132:	4613      	mov	r3, r2
 800f134:	009b      	lsls	r3, r3, #2
 800f136:	4413      	add	r3, r2
 800f138:	009b      	lsls	r3, r3, #2
 800f13a:	440b      	add	r3, r1
 800f13c:	3310      	adds	r3, #16
 800f13e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800f140:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 800f142:	4916      	ldr	r1, [pc, #88]	@ (800f19c <I2C_Compute_SCLL_SCLH+0x208>)
 800f144:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f146:	4613      	mov	r3, r2
 800f148:	009b      	lsls	r3, r3, #2
 800f14a:	4413      	add	r3, r2
 800f14c:	009b      	lsls	r3, r3, #2
 800f14e:	440b      	add	r3, r1
 800f150:	330c      	adds	r3, #12
 800f152:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f154:	601a      	str	r2, [r3, #0]
              ret = count;
 800f156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f158:	647b      	str	r3, [r7, #68]	@ 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 800f15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f15c:	3301      	adds	r3, #1
 800f15e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f162:	2bff      	cmp	r3, #255	@ 0xff
 800f164:	d999      	bls.n	800f09a <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 800f166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f168:	3301      	adds	r3, #1
 800f16a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f16c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f16e:	2bff      	cmp	r3, #255	@ 0xff
 800f170:	f67f af6f 	bls.w	800f052 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 800f174:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f176:	3301      	adds	r3, #1
 800f178:	637b      	str	r3, [r7, #52]	@ 0x34
 800f17a:	4b09      	ldr	r3, [pc, #36]	@ (800f1a0 <I2C_Compute_SCLL_SCLH+0x20c>)
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f180:	429a      	cmp	r2, r3
 800f182:	f4ff af56 	bcc.w	800f032 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 800f186:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800f188:	4618      	mov	r0, r3
 800f18a:	374c      	adds	r7, #76	@ 0x4c
 800f18c:	46bd      	mov	sp, r7
 800f18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f192:	4770      	bx	lr
 800f194:	3b9aca00 	.word	0x3b9aca00
 800f198:	080209ec 	.word	0x080209ec
 800f19c:	20001088 	.word	0x20001088
 800f1a0:	20001a88 	.word	0x20001a88

0800f1a4 <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 800f1a4:	b480      	push	{r7}
 800f1a6:	b087      	sub	sp, #28
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	6078      	str	r0, [r7, #4]
 800f1ac:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 800f1ae:	2300      	movs	r3, #0
 800f1b0:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 800f1b6:	2300      	movs	r3, #0
 800f1b8:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 800f1ba:	e00d      	b.n	800f1d8 <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 800f1bc:	4a0d      	ldr	r2, [pc, #52]	@ (800f1f4 <SPI_GetPrescaler+0x50>)
 800f1be:	697b      	ldr	r3, [r7, #20]
 800f1c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f1c4:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 800f1c6:	697b      	ldr	r3, [r7, #20]
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	617b      	str	r3, [r7, #20]
 800f1cc:	697b      	ldr	r3, [r7, #20]
 800f1ce:	2b07      	cmp	r3, #7
 800f1d0:	d807      	bhi.n	800f1e2 <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 800f1d2:	693b      	ldr	r3, [r7, #16]
 800f1d4:	085b      	lsrs	r3, r3, #1
 800f1d6:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 800f1d8:	693a      	ldr	r2, [r7, #16]
 800f1da:	683b      	ldr	r3, [r7, #0]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	d8ed      	bhi.n	800f1bc <SPI_GetPrescaler+0x18>
 800f1e0:	e000      	b.n	800f1e4 <SPI_GetPrescaler+0x40>
      break;
 800f1e2:	bf00      	nop
  }

  return presc;
 800f1e4:	68fb      	ldr	r3, [r7, #12]
}
 800f1e6:	4618      	mov	r0, r3
 800f1e8:	371c      	adds	r7, #28
 800f1ea:	46bd      	mov	sp, r7
 800f1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1f0:	4770      	bx	lr
 800f1f2:	bf00      	nop
 800f1f4:	08020a70 	.word	0x08020a70

0800f1f8 <BSP_ENV_SENSOR_Init>:
 *         - ENV_TEMPERATURE and/or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE and/or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t BSP_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800f1f8:	b580      	push	{r7, lr}
 800f1fa:	b08a      	sub	sp, #40	@ 0x28
 800f1fc:	af00      	add	r7, sp, #0
 800f1fe:	6078      	str	r0, [r7, #4]
 800f200:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f202:	2300      	movs	r3, #0
 800f204:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t function = ENV_TEMPERATURE;
 800f206:	2301      	movs	r3, #1
 800f208:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t component_functions = 0;
 800f20a:	2300      	movs	r3, #0
 800f20c:	61bb      	str	r3, [r7, #24]
  ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d131      	bne.n	800f278 <BSP_ENV_SENSOR_Init+0x80>
  {
#if (USE_ENV_SENSOR_STTS22H_0 == 1)
    case ENV_SENSOR_STTS22H_0:
      if (STTS22H_0_Probe(Functions) != BSP_ERROR_NONE)
 800f214:	6838      	ldr	r0, [r7, #0]
 800f216:	f000 f8fd 	bl	800f414 <STTS22H_0_Probe>
 800f21a:	4603      	mov	r3, r0
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d002      	beq.n	800f226 <BSP_ENV_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 800f220:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800f224:	e064      	b.n	800f2f0 <BSP_ENV_SENSOR_Init+0xf8>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800f226:	4a34      	ldr	r2, [pc, #208]	@ (800f2f8 <BSP_ENV_SENSOR_Init+0x100>)
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f22e:	68db      	ldr	r3, [r3, #12]
 800f230:	4932      	ldr	r1, [pc, #200]	@ (800f2fc <BSP_ENV_SENSOR_Init+0x104>)
 800f232:	687a      	ldr	r2, [r7, #4]
 800f234:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f238:	f107 0108 	add.w	r1, r7, #8
 800f23c:	4610      	mov	r0, r2
 800f23e:	4798      	blx	r3
 800f240:	4603      	mov	r3, r0
 800f242:	2b00      	cmp	r3, #0
 800f244:	d002      	beq.n	800f24c <BSP_ENV_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800f246:	f06f 0306 	mvn.w	r3, #6
 800f24a:	e051      	b.n	800f2f0 <BSP_ENV_SENSOR_Init+0xf8>
      }
      if (cap.Temperature == 1U)
 800f24c:	7a3b      	ldrb	r3, [r7, #8]
 800f24e:	2b01      	cmp	r3, #1
 800f250:	d103      	bne.n	800f25a <BSP_ENV_SENSOR_Init+0x62>
      {
        component_functions |= ENV_TEMPERATURE;
 800f252:	69bb      	ldr	r3, [r7, #24]
 800f254:	f043 0301 	orr.w	r3, r3, #1
 800f258:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Humidity == 1U)
 800f25a:	7abb      	ldrb	r3, [r7, #10]
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	d103      	bne.n	800f268 <BSP_ENV_SENSOR_Init+0x70>
      {
        component_functions |= ENV_HUMIDITY;
 800f260:	69bb      	ldr	r3, [r7, #24]
 800f262:	f043 0304 	orr.w	r3, r3, #4
 800f266:	61bb      	str	r3, [r7, #24]
      }
      if (cap.Pressure == 1U)
 800f268:	7a7b      	ldrb	r3, [r7, #9]
 800f26a:	2b01      	cmp	r3, #1
 800f26c:	d108      	bne.n	800f280 <BSP_ENV_SENSOR_Init+0x88>
      {
        component_functions |= ENV_PRESSURE;
 800f26e:	69bb      	ldr	r3, [r7, #24]
 800f270:	f043 0302 	orr.w	r3, r3, #2
 800f274:	61bb      	str	r3, [r7, #24]
      }
      break;
 800f276:	e003      	b.n	800f280 <BSP_ENV_SENSOR_Init+0x88>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800f278:	f06f 0301 	mvn.w	r3, #1
 800f27c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 800f27e:	e000      	b.n	800f282 <BSP_ENV_SENSOR_Init+0x8a>
      break;
 800f280:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800f282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f284:	2b00      	cmp	r3, #0
 800f286:	d001      	beq.n	800f28c <BSP_ENV_SENSOR_Init+0x94>
  {
    return ret;
 800f288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f28a:	e031      	b.n	800f2f0 <BSP_ENV_SENSOR_Init+0xf8>
  }

  for (i = 0; i < ENV_SENSOR_FUNCTIONS_NBR; i++)
 800f28c:	2300      	movs	r3, #0
 800f28e:	61fb      	str	r3, [r7, #28]
 800f290:	e02a      	b.n	800f2e8 <BSP_ENV_SENSOR_Init+0xf0>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800f292:	683a      	ldr	r2, [r7, #0]
 800f294:	6a3b      	ldr	r3, [r7, #32]
 800f296:	4013      	ands	r3, r2
 800f298:	6a3a      	ldr	r2, [r7, #32]
 800f29a:	429a      	cmp	r2, r3
 800f29c:	d11e      	bne.n	800f2dc <BSP_ENV_SENSOR_Init+0xe4>
 800f29e:	69ba      	ldr	r2, [r7, #24]
 800f2a0:	6a3b      	ldr	r3, [r7, #32]
 800f2a2:	4013      	ands	r3, r2
 800f2a4:	6a3a      	ldr	r2, [r7, #32]
 800f2a6:	429a      	cmp	r2, r3
 800f2a8:	d118      	bne.n	800f2dc <BSP_ENV_SENSOR_Init+0xe4>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800f2aa:	4a15      	ldr	r2, [pc, #84]	@ (800f300 <BSP_ENV_SENSOR_Init+0x108>)
 800f2ac:	6a3b      	ldr	r3, [r7, #32]
 800f2ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f2b2:	4814      	ldr	r0, [pc, #80]	@ (800f304 <BSP_ENV_SENSOR_Init+0x10c>)
 800f2b4:	687a      	ldr	r2, [r7, #4]
 800f2b6:	4613      	mov	r3, r2
 800f2b8:	005b      	lsls	r3, r3, #1
 800f2ba:	4413      	add	r3, r2
 800f2bc:	440b      	add	r3, r1
 800f2be:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	490d      	ldr	r1, [pc, #52]	@ (800f2fc <BSP_ENV_SENSOR_Init+0x104>)
 800f2c6:	687a      	ldr	r2, [r7, #4]
 800f2c8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f2cc:	4610      	mov	r0, r2
 800f2ce:	4798      	blx	r3
 800f2d0:	4603      	mov	r3, r0
 800f2d2:	2b00      	cmp	r3, #0
 800f2d4:	d002      	beq.n	800f2dc <BSP_ENV_SENSOR_Init+0xe4>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800f2d6:	f06f 0304 	mvn.w	r3, #4
 800f2da:	e009      	b.n	800f2f0 <BSP_ENV_SENSOR_Init+0xf8>
      }
    }
    function = function << 1;
 800f2dc:	6a3b      	ldr	r3, [r7, #32]
 800f2de:	005b      	lsls	r3, r3, #1
 800f2e0:	623b      	str	r3, [r7, #32]
  for (i = 0; i < ENV_SENSOR_FUNCTIONS_NBR; i++)
 800f2e2:	69fb      	ldr	r3, [r7, #28]
 800f2e4:	3301      	adds	r3, #1
 800f2e6:	61fb      	str	r3, [r7, #28]
 800f2e8:	69fb      	ldr	r3, [r7, #28]
 800f2ea:	2b02      	cmp	r3, #2
 800f2ec:	d9d1      	bls.n	800f292 <BSP_ENV_SENSOR_Init+0x9a>
  }

  return ret;
 800f2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3728      	adds	r7, #40	@ 0x28
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}
 800f2f8:	20001b54 	.word	0x20001b54
 800f2fc:	20001b44 	.word	0x20001b44
 800f300:	20000558 	.word	0x20000558
 800f304:	20001b48 	.word	0x20001b48

0800f308 <BSP_ENV_SENSOR_Enable>:
 *         - ENV_TEMPERATURE or ENV_HUMIDITY for instance 0
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @retval BSP status
 */
int32_t BSP_ENV_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b084      	sub	sp, #16
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= ENV_SENSOR_INSTANCES_NBR)
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d003      	beq.n	800f320 <BSP_ENV_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f318:	f06f 0301 	mvn.w	r3, #1
 800f31c:	60fb      	str	r3, [r7, #12]
 800f31e:	e028      	b.n	800f372 <BSP_ENV_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 800f320:	4a16      	ldr	r2, [pc, #88]	@ (800f37c <BSP_ENV_SENSOR_Enable+0x74>)
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f328:	683b      	ldr	r3, [r7, #0]
 800f32a:	4013      	ands	r3, r2
 800f32c:	683a      	ldr	r2, [r7, #0]
 800f32e:	429a      	cmp	r2, r3
 800f330:	d11c      	bne.n	800f36c <BSP_ENV_SENSOR_Enable+0x64>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800f332:	4a13      	ldr	r2, [pc, #76]	@ (800f380 <BSP_ENV_SENSOR_Enable+0x78>)
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f33a:	4812      	ldr	r0, [pc, #72]	@ (800f384 <BSP_ENV_SENSOR_Enable+0x7c>)
 800f33c:	687a      	ldr	r2, [r7, #4]
 800f33e:	4613      	mov	r3, r2
 800f340:	005b      	lsls	r3, r3, #1
 800f342:	4413      	add	r3, r2
 800f344:	440b      	add	r3, r1
 800f346:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f34a:	681b      	ldr	r3, [r3, #0]
 800f34c:	490e      	ldr	r1, [pc, #56]	@ (800f388 <BSP_ENV_SENSOR_Enable+0x80>)
 800f34e:	687a      	ldr	r2, [r7, #4]
 800f350:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f354:	4610      	mov	r0, r2
 800f356:	4798      	blx	r3
 800f358:	4603      	mov	r3, r0
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d003      	beq.n	800f366 <BSP_ENV_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f35e:	f06f 0304 	mvn.w	r3, #4
 800f362:	60fb      	str	r3, [r7, #12]
 800f364:	e005      	b.n	800f372 <BSP_ENV_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f366:	2300      	movs	r3, #0
 800f368:	60fb      	str	r3, [r7, #12]
 800f36a:	e002      	b.n	800f372 <BSP_ENV_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800f36c:	f06f 0301 	mvn.w	r3, #1
 800f370:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800f372:	68fb      	ldr	r3, [r7, #12]
}
 800f374:	4618      	mov	r0, r3
 800f376:	3710      	adds	r7, #16
 800f378:	46bd      	mov	sp, r7
 800f37a:	bd80      	pop	{r7, pc}
 800f37c:	20001b58 	.word	0x20001b58
 800f380:	20000558 	.word	0x20000558
 800f384:	20001b48 	.word	0x20001b48
 800f388:	20001b44 	.word	0x20001b44

0800f38c <BSP_ENV_SENSOR_GetValue>:
 *         - ENV_TEMPERATURE or ENV_PRESSURE for instance 1
 * @param  Value pointer to environmental sensor value
 * @retval BSP status
 */
int32_t BSP_ENV_SENSOR_GetValue(uint32_t Instance, uint32_t Function, float *Value)
{
 800f38c:	b580      	push	{r7, lr}
 800f38e:	b086      	sub	sp, #24
 800f390:	af00      	add	r7, sp, #0
 800f392:	60f8      	str	r0, [r7, #12]
 800f394:	60b9      	str	r1, [r7, #8]
 800f396:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= ENV_SENSOR_INSTANCES_NBR)
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d003      	beq.n	800f3a6 <BSP_ENV_SENSOR_GetValue+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f39e:	f06f 0301 	mvn.w	r3, #1
 800f3a2:	617b      	str	r3, [r7, #20]
 800f3a4:	e029      	b.n	800f3fa <BSP_ENV_SENSOR_GetValue+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 800f3a6:	4a17      	ldr	r2, [pc, #92]	@ (800f404 <BSP_ENV_SENSOR_GetValue+0x78>)
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	4013      	ands	r3, r2
 800f3b2:	68ba      	ldr	r2, [r7, #8]
 800f3b4:	429a      	cmp	r2, r3
 800f3b6:	d11d      	bne.n	800f3f4 <BSP_ENV_SENSOR_GetValue+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->GetValue(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 800f3b8:	4a13      	ldr	r2, [pc, #76]	@ (800f408 <BSP_ENV_SENSOR_GetValue+0x7c>)
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800f3c0:	4812      	ldr	r0, [pc, #72]	@ (800f40c <BSP_ENV_SENSOR_GetValue+0x80>)
 800f3c2:	68fa      	ldr	r2, [r7, #12]
 800f3c4:	4613      	mov	r3, r2
 800f3c6:	005b      	lsls	r3, r3, #1
 800f3c8:	4413      	add	r3, r2
 800f3ca:	440b      	add	r3, r1
 800f3cc:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800f3d0:	691b      	ldr	r3, [r3, #16]
 800f3d2:	490f      	ldr	r1, [pc, #60]	@ (800f410 <BSP_ENV_SENSOR_GetValue+0x84>)
 800f3d4:	68fa      	ldr	r2, [r7, #12]
 800f3d6:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800f3da:	6879      	ldr	r1, [r7, #4]
 800f3dc:	4610      	mov	r0, r2
 800f3de:	4798      	blx	r3
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	2b00      	cmp	r3, #0
 800f3e4:	d003      	beq.n	800f3ee <BSP_ENV_SENSOR_GetValue+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f3e6:	f06f 0304 	mvn.w	r3, #4
 800f3ea:	617b      	str	r3, [r7, #20]
 800f3ec:	e005      	b.n	800f3fa <BSP_ENV_SENSOR_GetValue+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	617b      	str	r3, [r7, #20]
 800f3f2:	e002      	b.n	800f3fa <BSP_ENV_SENSOR_GetValue+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800f3f4:	f06f 0301 	mvn.w	r3, #1
 800f3f8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800f3fa:	697b      	ldr	r3, [r7, #20]
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	3718      	adds	r7, #24
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}
 800f404:	20001b58 	.word	0x20001b58
 800f408:	20000558 	.word	0x20000558
 800f40c:	20001b48 	.word	0x20001b48
 800f410:	20001b44 	.word	0x20001b44

0800f414 <STTS22H_0_Probe>:
 * @param  Functions Environmental sensor functions. Could be :
 *         - ENV_TEMPERATURE
 * @retval BSP status
 */
static int32_t STTS22H_0_Probe(uint32_t Functions)
{
 800f414:	b580      	push	{r7, lr}
 800f416:	b090      	sub	sp, #64	@ 0x40
 800f418:	af00      	add	r7, sp, #0
 800f41a:	6078      	str	r0, [r7, #4]
  STTS22H_IO_t            io_ctx;
  uint8_t                id;
  int32_t                ret = BSP_ERROR_NONE;
 800f41c:	2300      	movs	r3, #0
 800f41e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  static STTS22H_Object_t stts22h_obj_0;
  STTS22H_Capabilities_t  cap;

  /* Configure the environmental sensor driver */
  io_ctx.BusType     = STTS22H_I2C_BUS; /* I2C */
 800f420:	2300      	movs	r3, #0
 800f422:	62bb      	str	r3, [r7, #40]	@ 0x28
  io_ctx.Address     = STTS22H_I2C_ADD_H;
 800f424:	2371      	movs	r3, #113	@ 0x71
 800f426:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  io_ctx.Init        = STM32WB5MM_DK_I2C_Init;
 800f42a:	4b40      	ldr	r3, [pc, #256]	@ (800f52c <STTS22H_0_Probe+0x118>)
 800f42c:	623b      	str	r3, [r7, #32]
  io_ctx.DeInit      = STM32WB5MM_DK_I2C_DeInit;
 800f42e:	4b40      	ldr	r3, [pc, #256]	@ (800f530 <STTS22H_0_Probe+0x11c>)
 800f430:	627b      	str	r3, [r7, #36]	@ 0x24
  io_ctx.ReadReg     = STM32WB5MM_DK_I2C_ReadReg;
 800f432:	4b40      	ldr	r3, [pc, #256]	@ (800f534 <STTS22H_0_Probe+0x120>)
 800f434:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.WriteReg    = STM32WB5MM_DK_I2C_WriteReg;
 800f436:	4b40      	ldr	r3, [pc, #256]	@ (800f538 <STTS22H_0_Probe+0x124>)
 800f438:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.GetTick     = STM32WB5MM_DK_GetTick;
 800f43a:	4b40      	ldr	r3, [pc, #256]	@ (800f53c <STTS22H_0_Probe+0x128>)
 800f43c:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (STTS22H_RegisterBusIO(&stts22h_obj_0, &io_ctx) != STTS22H_OK)
 800f43e:	f107 0320 	add.w	r3, r7, #32
 800f442:	4619      	mov	r1, r3
 800f444:	483e      	ldr	r0, [pc, #248]	@ (800f540 <STTS22H_0_Probe+0x12c>)
 800f446:	f7fe f933 	bl	800d6b0 <STTS22H_RegisterBusIO>
 800f44a:	4603      	mov	r3, r0
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d003      	beq.n	800f458 <STTS22H_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f450:	f06f 0306 	mvn.w	r3, #6
 800f454:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f456:	e063      	b.n	800f520 <STTS22H_0_Probe+0x10c>
  }
  else if (STTS22H_ReadID(&stts22h_obj_0, &id) != STTS22H_OK)
 800f458:	f107 031f 	add.w	r3, r7, #31
 800f45c:	4619      	mov	r1, r3
 800f45e:	4838      	ldr	r0, [pc, #224]	@ (800f540 <STTS22H_0_Probe+0x12c>)
 800f460:	f7fe f9c1 	bl	800d7e6 <STTS22H_ReadID>
 800f464:	4603      	mov	r3, r0
 800f466:	2b00      	cmp	r3, #0
 800f468:	d003      	beq.n	800f472 <STTS22H_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f46a:	f06f 0306 	mvn.w	r3, #6
 800f46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f470:	e056      	b.n	800f520 <STTS22H_0_Probe+0x10c>
  }
  else if (id != STTS22H_ID)
 800f472:	7ffb      	ldrb	r3, [r7, #31]
 800f474:	2ba0      	cmp	r3, #160	@ 0xa0
 800f476:	d003      	beq.n	800f480 <STTS22H_0_Probe+0x6c>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f478:	f06f 0306 	mvn.w	r3, #6
 800f47c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f47e:	e04f      	b.n	800f520 <STTS22H_0_Probe+0x10c>
  }
  else
  {
    (void)STTS22H_GetCapabilities(&stts22h_obj_0, &cap);
 800f480:	f107 030c 	add.w	r3, r7, #12
 800f484:	4619      	mov	r1, r3
 800f486:	482e      	ldr	r0, [pc, #184]	@ (800f540 <STTS22H_0_Probe+0x12c>)
 800f488:	f7fe f9c8 	bl	800d81c <STTS22H_GetCapabilities>
    EnvCtx[ENV_SENSOR_STTS22H_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800f48c:	7b3b      	ldrb	r3, [r7, #12]
 800f48e:	461a      	mov	r2, r3
 800f490:	7b7b      	ldrb	r3, [r7, #13]
 800f492:	005b      	lsls	r3, r3, #1
 800f494:	431a      	orrs	r2, r3
                                           uint32_t)cap.Humidity << 2);
 800f496:	7bbb      	ldrb	r3, [r7, #14]
 800f498:	009b      	lsls	r3, r3, #2
    EnvCtx[ENV_SENSOR_STTS22H_0].Functions = ((uint32_t)cap.Temperature) | ((uint32_t)cap.Pressure << 1) | ((
 800f49a:	4313      	orrs	r3, r2
 800f49c:	4a29      	ldr	r2, [pc, #164]	@ (800f544 <STTS22H_0_Probe+0x130>)
 800f49e:	6013      	str	r3, [r2, #0]

    EnvCompObj[ENV_SENSOR_STTS22H_0] = &stts22h_obj_0;
 800f4a0:	4b29      	ldr	r3, [pc, #164]	@ (800f548 <STTS22H_0_Probe+0x134>)
 800f4a2:	4a27      	ldr	r2, [pc, #156]	@ (800f540 <STTS22H_0_Probe+0x12c>)
 800f4a4:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[ENV_SENSOR_STTS22H_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&STTS22H_COMMON_Driver;
 800f4a6:	4b29      	ldr	r3, [pc, #164]	@ (800f54c <STTS22H_0_Probe+0x138>)
 800f4a8:	4a29      	ldr	r2, [pc, #164]	@ (800f550 <STTS22H_0_Probe+0x13c>)
 800f4aa:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 800f4ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d11d      	bne.n	800f4ee <STTS22H_0_Probe+0xda>
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f003 0301 	and.w	r3, r3, #1
 800f4b8:	2b00      	cmp	r3, #0
 800f4ba:	d018      	beq.n	800f4ee <STTS22H_0_Probe+0xda>
 800f4bc:	7b3b      	ldrb	r3, [r7, #12]
 800f4be:	2b01      	cmp	r3, #1
 800f4c0:	d115      	bne.n	800f4ee <STTS22H_0_Probe+0xda>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[ENV_SENSOR_STTS22H_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&STTS22H_TEMP_Driver;
 800f4c2:	4b24      	ldr	r3, [pc, #144]	@ (800f554 <STTS22H_0_Probe+0x140>)
 800f4c4:	685b      	ldr	r3, [r3, #4]
 800f4c6:	4a24      	ldr	r2, [pc, #144]	@ (800f558 <STTS22H_0_Probe+0x144>)
 800f4c8:	4924      	ldr	r1, [pc, #144]	@ (800f55c <STTS22H_0_Probe+0x148>)
 800f4ca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[ENV_SENSOR_STTS22H_0]->Init(EnvCompObj[ENV_SENSOR_STTS22H_0]) != STTS22H_OK)
 800f4ce:	4b1f      	ldr	r3, [pc, #124]	@ (800f54c <STTS22H_0_Probe+0x138>)
 800f4d0:	681b      	ldr	r3, [r3, #0]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	4a1c      	ldr	r2, [pc, #112]	@ (800f548 <STTS22H_0_Probe+0x134>)
 800f4d6:	6812      	ldr	r2, [r2, #0]
 800f4d8:	4610      	mov	r0, r2
 800f4da:	4798      	blx	r3
 800f4dc:	4603      	mov	r3, r0
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d003      	beq.n	800f4ea <STTS22H_0_Probe+0xd6>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800f4e2:	f06f 0304 	mvn.w	r3, #4
 800f4e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f4e8:	e001      	b.n	800f4ee <STTS22H_0_Probe+0xda>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
    }

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY) && (cap.Humidity == 1U))
 800f4ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d10a      	bne.n	800f50a <STTS22H_0_Probe+0xf6>
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f003 0304 	and.w	r3, r3, #4
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d005      	beq.n	800f50a <STTS22H_0_Probe+0xf6>
 800f4fe:	7bbb      	ldrb	r3, [r7, #14]
 800f500:	2b01      	cmp	r3, #1
 800f502:	d102      	bne.n	800f50a <STTS22H_0_Probe+0xf6>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f504:	f06f 0304 	mvn.w	r3, #4
 800f508:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 800f50a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f50c:	2b00      	cmp	r3, #0
 800f50e:	d107      	bne.n	800f520 <STTS22H_0_Probe+0x10c>
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	f003 0302 	and.w	r3, r3, #2
 800f516:	2b00      	cmp	r3, #0
 800f518:	d002      	beq.n	800f520 <STTS22H_0_Probe+0x10c>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f51a:	f06f 0304 	mvn.w	r3, #4
 800f51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }
  }

  return ret;
 800f520:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f522:	4618      	mov	r0, r3
 800f524:	3740      	adds	r7, #64	@ 0x40
 800f526:	46bd      	mov	sp, r7
 800f528:	bd80      	pop	{r7, pc}
 800f52a:	bf00      	nop
 800f52c:	0800e75d 	.word	0x0800e75d
 800f530:	0800e7dd 	.word	0x0800e7dd
 800f534:	0800e85d 	.word	0x0800e85d
 800f538:	0800e82d 	.word	0x0800e82d
 800f53c:	0800e9d5 	.word	0x0800e9d5
 800f540:	20001b5c 	.word	0x20001b5c
 800f544:	20001b58 	.word	0x20001b58
 800f548:	20001b44 	.word	0x20001b44
 800f54c:	20001b54 	.word	0x20001b54
 800f550:	2000051c 	.word	0x2000051c
 800f554:	20000558 	.word	0x20000558
 800f558:	20001b48 	.word	0x20001b48
 800f55c:	2000052c 	.word	0x2000052c

0800f560 <LL_AHB2_GRP1_EnableClock>:
{
 800f560:	b480      	push	{r7}
 800f562:	b085      	sub	sp, #20
 800f564:	af00      	add	r7, sp, #0
 800f566:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800f568:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f56c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f56e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	4313      	orrs	r3, r2
 800f576:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800f578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800f57c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	4013      	ands	r3, r2
 800f582:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800f584:	68fb      	ldr	r3, [r7, #12]
}
 800f586:	bf00      	nop
 800f588:	3714      	adds	r7, #20
 800f58a:	46bd      	mov	sp, r7
 800f58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f590:	4770      	bx	lr
	...

0800f594 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 800f594:	b580      	push	{r7, lr}
 800f596:	b084      	sub	sp, #16
 800f598:	af00      	add	r7, sp, #0
 800f59a:	6078      	str	r0, [r7, #4]
 800f59c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f59e:	2300      	movs	r3, #0
 800f5a0:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d003      	beq.n	800f5b0 <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f5a8:	f06f 0301 	mvn.w	r3, #1
 800f5ac:	60fb      	str	r3, [r7, #12]
 800f5ae:	e032      	b.n	800f616 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 800f5b0:	683b      	ldr	r3, [r7, #0]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d113      	bne.n	800f5de <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 800f5b6:	491a      	ldr	r1, [pc, #104]	@ (800f620 <BSP_LCD_Init+0x8c>)
 800f5b8:	687a      	ldr	r2, [r7, #4]
 800f5ba:	4613      	mov	r3, r2
 800f5bc:	005b      	lsls	r3, r3, #1
 800f5be:	4413      	add	r3, r2
 800f5c0:	009b      	lsls	r3, r3, #2
 800f5c2:	440b      	add	r3, r1
 800f5c4:	2280      	movs	r2, #128	@ 0x80
 800f5c6:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 800f5c8:	4915      	ldr	r1, [pc, #84]	@ (800f620 <BSP_LCD_Init+0x8c>)
 800f5ca:	687a      	ldr	r2, [r7, #4]
 800f5cc:	4613      	mov	r3, r2
 800f5ce:	005b      	lsls	r3, r3, #1
 800f5d0:	4413      	add	r3, r2
 800f5d2:	009b      	lsls	r3, r3, #2
 800f5d4:	440b      	add	r3, r1
 800f5d6:	3304      	adds	r3, #4
 800f5d8:	2240      	movs	r2, #64	@ 0x40
 800f5da:	601a      	str	r2, [r3, #0]
 800f5dc:	e012      	b.n	800f604 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 800f5de:	4910      	ldr	r1, [pc, #64]	@ (800f620 <BSP_LCD_Init+0x8c>)
 800f5e0:	687a      	ldr	r2, [r7, #4]
 800f5e2:	4613      	mov	r3, r2
 800f5e4:	005b      	lsls	r3, r3, #1
 800f5e6:	4413      	add	r3, r2
 800f5e8:	009b      	lsls	r3, r3, #2
 800f5ea:	440b      	add	r3, r1
 800f5ec:	2240      	movs	r2, #64	@ 0x40
 800f5ee:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 800f5f0:	490b      	ldr	r1, [pc, #44]	@ (800f620 <BSP_LCD_Init+0x8c>)
 800f5f2:	687a      	ldr	r2, [r7, #4]
 800f5f4:	4613      	mov	r3, r2
 800f5f6:	005b      	lsls	r3, r3, #1
 800f5f8:	4413      	add	r3, r2
 800f5fa:	009b      	lsls	r3, r3, #2
 800f5fc:	440b      	add	r3, r1
 800f5fe:	3304      	adds	r3, #4
 800f600:	2280      	movs	r2, #128	@ 0x80
 800f602:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 800f604:	6838      	ldr	r0, [r7, #0]
 800f606:	f000 fb27 	bl	800fc58 <SSD1315_Probe>
 800f60a:	4603      	mov	r3, r0
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d002      	beq.n	800f616 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800f610:	f06f 0306 	mvn.w	r3, #6
 800f614:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800f616:	68fb      	ldr	r3, [r7, #12]
}
 800f618:	4618      	mov	r0, r3
 800f61a:	3710      	adds	r7, #16
 800f61c:	46bd      	mov	sp, r7
 800f61e:	bd80      	pop	{r7, pc}
 800f620:	20001b90 	.word	0x20001b90

0800f624 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 800f624:	b480      	push	{r7}
 800f626:	b085      	sub	sp, #20
 800f628:	af00      	add	r7, sp, #0
 800f62a:	6078      	str	r0, [r7, #4]
 800f62c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f62e:	2300      	movs	r3, #0
 800f630:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2b00      	cmp	r3, #0
 800f636:	d003      	beq.n	800f640 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f638:	f06f 0301 	mvn.w	r3, #1
 800f63c:	60fb      	str	r3, [r7, #12]
 800f63e:	e002      	b.n	800f646 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f640:	f06f 030a 	mvn.w	r3, #10
 800f644:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f646:	68fb      	ldr	r3, [r7, #12]
}
 800f648:	4618      	mov	r0, r3
 800f64a:	3714      	adds	r7, #20
 800f64c:	46bd      	mov	sp, r7
 800f64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f652:	4770      	bx	lr

0800f654 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b084      	sub	sp, #16
 800f658:	af00      	add	r7, sp, #0
 800f65a:	6078      	str	r0, [r7, #4]
 800f65c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f65e:	2300      	movs	r3, #0
 800f660:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f662:	687b      	ldr	r3, [r7, #4]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d003      	beq.n	800f670 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f668:	f06f 0301 	mvn.w	r3, #1
 800f66c:	60fb      	str	r3, [r7, #12]
 800f66e:	e01d      	b.n	800f6ac <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 800f670:	4b11      	ldr	r3, [pc, #68]	@ (800f6b8 <BSP_LCD_GetXSize+0x64>)
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f676:	2b00      	cmp	r3, #0
 800f678:	d00e      	beq.n	800f698 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 800f67a:	4b0f      	ldr	r3, [pc, #60]	@ (800f6b8 <BSP_LCD_GetXSize+0x64>)
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800f680:	4a0e      	ldr	r2, [pc, #56]	@ (800f6bc <BSP_LCD_GetXSize+0x68>)
 800f682:	6812      	ldr	r2, [r2, #0]
 800f684:	6839      	ldr	r1, [r7, #0]
 800f686:	4610      	mov	r0, r2
 800f688:	4798      	blx	r3
 800f68a:	4603      	mov	r3, r0
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	da0d      	bge.n	800f6ac <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f690:	f06f 0304 	mvn.w	r3, #4
 800f694:	60fb      	str	r3, [r7, #12]
 800f696:	e009      	b.n	800f6ac <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 800f698:	4909      	ldr	r1, [pc, #36]	@ (800f6c0 <BSP_LCD_GetXSize+0x6c>)
 800f69a:	687a      	ldr	r2, [r7, #4]
 800f69c:	4613      	mov	r3, r2
 800f69e:	005b      	lsls	r3, r3, #1
 800f6a0:	4413      	add	r3, r2
 800f6a2:	009b      	lsls	r3, r3, #2
 800f6a4:	440b      	add	r3, r1
 800f6a6:	681a      	ldr	r2, [r3, #0]
 800f6a8:	683b      	ldr	r3, [r7, #0]
 800f6aa:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 800f6ac:	68fb      	ldr	r3, [r7, #12]
}
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	3710      	adds	r7, #16
 800f6b2:	46bd      	mov	sp, r7
 800f6b4:	bd80      	pop	{r7, pc}
 800f6b6:	bf00      	nop
 800f6b8:	20001b9c 	.word	0x20001b9c
 800f6bc:	20001b8c 	.word	0x20001b8c
 800f6c0:	20001b90 	.word	0x20001b90

0800f6c4 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 800f6c4:	b580      	push	{r7, lr}
 800f6c6:	b084      	sub	sp, #16
 800f6c8:	af00      	add	r7, sp, #0
 800f6ca:	6078      	str	r0, [r7, #4]
 800f6cc:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f6ce:	2300      	movs	r3, #0
 800f6d0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d003      	beq.n	800f6e0 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f6d8:	f06f 0301 	mvn.w	r3, #1
 800f6dc:	60fb      	str	r3, [r7, #12]
 800f6de:	e01e      	b.n	800f71e <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 800f6e0:	4b11      	ldr	r3, [pc, #68]	@ (800f728 <BSP_LCD_GetYSize+0x64>)
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d00e      	beq.n	800f708 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 800f6ea:	4b0f      	ldr	r3, [pc, #60]	@ (800f728 <BSP_LCD_GetYSize+0x64>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f6f0:	4a0e      	ldr	r2, [pc, #56]	@ (800f72c <BSP_LCD_GetYSize+0x68>)
 800f6f2:	6812      	ldr	r2, [r2, #0]
 800f6f4:	6839      	ldr	r1, [r7, #0]
 800f6f6:	4610      	mov	r0, r2
 800f6f8:	4798      	blx	r3
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	da0e      	bge.n	800f71e <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f700:	f06f 0304 	mvn.w	r3, #4
 800f704:	60fb      	str	r3, [r7, #12]
 800f706:	e00a      	b.n	800f71e <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 800f708:	4909      	ldr	r1, [pc, #36]	@ (800f730 <BSP_LCD_GetYSize+0x6c>)
 800f70a:	687a      	ldr	r2, [r7, #4]
 800f70c:	4613      	mov	r3, r2
 800f70e:	005b      	lsls	r3, r3, #1
 800f710:	4413      	add	r3, r2
 800f712:	009b      	lsls	r3, r3, #2
 800f714:	440b      	add	r3, r1
 800f716:	3304      	adds	r3, #4
 800f718:	681a      	ldr	r2, [r3, #0]
 800f71a:	683b      	ldr	r3, [r7, #0]
 800f71c:	601a      	str	r2, [r3, #0]
  }

  return ret;
 800f71e:	68fb      	ldr	r3, [r7, #12]
}
 800f720:	4618      	mov	r0, r3
 800f722:	3710      	adds	r7, #16
 800f724:	46bd      	mov	sp, r7
 800f726:	bd80      	pop	{r7, pc}
 800f728:	20001b9c 	.word	0x20001b9c
 800f72c:	20001b8c 	.word	0x20001b8c
 800f730:	20001b90 	.word	0x20001b90

0800f734 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800f73c:	2300      	movs	r3, #0
 800f73e:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d003      	beq.n	800f74e <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f746:	f06f 0301 	mvn.w	r3, #1
 800f74a:	60fb      	str	r3, [r7, #12]
 800f74c:	e015      	b.n	800f77a <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 800f74e:	4b0d      	ldr	r3, [pc, #52]	@ (800f784 <BSP_LCD_DisplayOn+0x50>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	68db      	ldr	r3, [r3, #12]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d00d      	beq.n	800f774 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 800f758:	4b0a      	ldr	r3, [pc, #40]	@ (800f784 <BSP_LCD_DisplayOn+0x50>)
 800f75a:	681b      	ldr	r3, [r3, #0]
 800f75c:	68db      	ldr	r3, [r3, #12]
 800f75e:	4a0a      	ldr	r2, [pc, #40]	@ (800f788 <BSP_LCD_DisplayOn+0x54>)
 800f760:	6812      	ldr	r2, [r2, #0]
 800f762:	4610      	mov	r0, r2
 800f764:	4798      	blx	r3
 800f766:	4603      	mov	r3, r0
 800f768:	2b00      	cmp	r3, #0
 800f76a:	da06      	bge.n	800f77a <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f76c:	f06f 0304 	mvn.w	r3, #4
 800f770:	60fb      	str	r3, [r7, #12]
 800f772:	e002      	b.n	800f77a <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f774:	f06f 030a 	mvn.w	r3, #10
 800f778:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f77a:	68fb      	ldr	r3, [r7, #12]
}
 800f77c:	4618      	mov	r0, r3
 800f77e:	3710      	adds	r7, #16
 800f780:	46bd      	mov	sp, r7
 800f782:	bd80      	pop	{r7, pc}
 800f784:	20001b9c 	.word	0x20001b9c
 800f788:	20001b8c 	.word	0x20001b8c

0800f78c <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b084      	sub	sp, #16
 800f790:	af00      	add	r7, sp, #0
 800f792:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800f794:	2300      	movs	r3, #0
 800f796:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	2b00      	cmp	r3, #0
 800f79c:	d003      	beq.n	800f7a6 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f79e:	f06f 0301 	mvn.w	r3, #1
 800f7a2:	60fb      	str	r3, [r7, #12]
 800f7a4:	e015      	b.n	800f7d2 <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 800f7a6:	4b0d      	ldr	r3, [pc, #52]	@ (800f7dc <BSP_LCD_Refresh+0x50>)
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d00d      	beq.n	800f7cc <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 800f7b0:	4b0a      	ldr	r3, [pc, #40]	@ (800f7dc <BSP_LCD_Refresh+0x50>)
 800f7b2:	681b      	ldr	r3, [r3, #0]
 800f7b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7b6:	4a0a      	ldr	r2, [pc, #40]	@ (800f7e0 <BSP_LCD_Refresh+0x54>)
 800f7b8:	6812      	ldr	r2, [r2, #0]
 800f7ba:	4610      	mov	r0, r2
 800f7bc:	4798      	blx	r3
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	da06      	bge.n	800f7d2 <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f7c4:	f06f 0304 	mvn.w	r3, #4
 800f7c8:	60fb      	str	r3, [r7, #12]
 800f7ca:	e002      	b.n	800f7d2 <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f7cc:	f06f 030a 	mvn.w	r3, #10
 800f7d0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f7d2:	68fb      	ldr	r3, [r7, #12]
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	3710      	adds	r7, #16
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd80      	pop	{r7, pc}
 800f7dc:	20001b9c 	.word	0x20001b9c
 800f7e0:	20001b8c 	.word	0x20001b8c

0800f7e4 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 800f7e4:	b590      	push	{r4, r7, lr}
 800f7e6:	b087      	sub	sp, #28
 800f7e8:	af00      	add	r7, sp, #0
 800f7ea:	60f8      	str	r0, [r7, #12]
 800f7ec:	60b9      	str	r1, [r7, #8]
 800f7ee:	607a      	str	r2, [r7, #4]
 800f7f0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800f7f6:	68fb      	ldr	r3, [r7, #12]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d003      	beq.n	800f804 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f7fc:	f06f 0301 	mvn.w	r3, #1
 800f800:	617b      	str	r3, [r7, #20]
 800f802:	e017      	b.n	800f834 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 800f804:	4b0e      	ldr	r3, [pc, #56]	@ (800f840 <BSP_LCD_DrawBitmap+0x5c>)
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d00f      	beq.n	800f82e <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 800f80e:	4b0c      	ldr	r3, [pc, #48]	@ (800f840 <BSP_LCD_DrawBitmap+0x5c>)
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 800f814:	4b0b      	ldr	r3, [pc, #44]	@ (800f844 <BSP_LCD_DrawBitmap+0x60>)
 800f816:	6818      	ldr	r0, [r3, #0]
 800f818:	683b      	ldr	r3, [r7, #0]
 800f81a:	687a      	ldr	r2, [r7, #4]
 800f81c:	68b9      	ldr	r1, [r7, #8]
 800f81e:	47a0      	blx	r4
 800f820:	4603      	mov	r3, r0
 800f822:	2b00      	cmp	r3, #0
 800f824:	da06      	bge.n	800f834 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f826:	f06f 0304 	mvn.w	r3, #4
 800f82a:	617b      	str	r3, [r7, #20]
 800f82c:	e002      	b.n	800f834 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f82e:	f06f 030a 	mvn.w	r3, #10
 800f832:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800f834:	697b      	ldr	r3, [r7, #20]
}
 800f836:	4618      	mov	r0, r3
 800f838:	371c      	adds	r7, #28
 800f83a:	46bd      	mov	sp, r7
 800f83c:	bd90      	pop	{r4, r7, pc}
 800f83e:	bf00      	nop
 800f840:	20001b9c 	.word	0x20001b9c
 800f844:	20001b8c 	.word	0x20001b8c

0800f848 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 800f848:	b590      	push	{r4, r7, lr}
 800f84a:	b089      	sub	sp, #36	@ 0x24
 800f84c:	af02      	add	r7, sp, #8
 800f84e:	60f8      	str	r0, [r7, #12]
 800f850:	60b9      	str	r1, [r7, #8]
 800f852:	607a      	str	r2, [r7, #4]
 800f854:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 800f856:	2300      	movs	r3, #0
 800f858:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d003      	beq.n	800f868 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f860:	f06f 0301 	mvn.w	r3, #1
 800f864:	617b      	str	r3, [r7, #20]
 800f866:	e01b      	b.n	800f8a0 <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 800f868:	4b10      	ldr	r3, [pc, #64]	@ (800f8ac <BSP_LCD_FillRGBRect+0x64>)
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d013      	beq.n	800f89a <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 800f872:	4b0e      	ldr	r3, [pc, #56]	@ (800f8ac <BSP_LCD_FillRGBRect+0x64>)
 800f874:	681b      	ldr	r3, [r3, #0]
 800f876:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 800f878:	4b0d      	ldr	r3, [pc, #52]	@ (800f8b0 <BSP_LCD_FillRGBRect+0x68>)
 800f87a:	6818      	ldr	r0, [r3, #0]
 800f87c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f87e:	9301      	str	r3, [sp, #4]
 800f880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f882:	9300      	str	r3, [sp, #0]
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	687a      	ldr	r2, [r7, #4]
 800f888:	68b9      	ldr	r1, [r7, #8]
 800f88a:	47a0      	blx	r4
 800f88c:	4603      	mov	r3, r0
 800f88e:	2b00      	cmp	r3, #0
 800f890:	da06      	bge.n	800f8a0 <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f892:	f06f 0304 	mvn.w	r3, #4
 800f896:	617b      	str	r3, [r7, #20]
 800f898:	e002      	b.n	800f8a0 <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f89a:	f06f 030a 	mvn.w	r3, #10
 800f89e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800f8a0:	697b      	ldr	r3, [r7, #20]
}
 800f8a2:	4618      	mov	r0, r3
 800f8a4:	371c      	adds	r7, #28
 800f8a6:	46bd      	mov	sp, r7
 800f8a8:	bd90      	pop	{r4, r7, pc}
 800f8aa:	bf00      	nop
 800f8ac:	20001b9c 	.word	0x20001b9c
 800f8b0:	20001b8c 	.word	0x20001b8c

0800f8b4 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 800f8b4:	b590      	push	{r4, r7, lr}
 800f8b6:	b089      	sub	sp, #36	@ 0x24
 800f8b8:	af02      	add	r7, sp, #8
 800f8ba:	60f8      	str	r0, [r7, #12]
 800f8bc:	60b9      	str	r1, [r7, #8]
 800f8be:	607a      	str	r2, [r7, #4]
 800f8c0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f8c2:	2300      	movs	r3, #0
 800f8c4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d003      	beq.n	800f8d4 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f8cc:	f06f 0301 	mvn.w	r3, #1
 800f8d0:	617b      	str	r3, [r7, #20]
 800f8d2:	e019      	b.n	800f908 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 800f8d4:	4b0f      	ldr	r3, [pc, #60]	@ (800f914 <BSP_LCD_DrawHLine+0x60>)
 800f8d6:	681b      	ldr	r3, [r3, #0]
 800f8d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d011      	beq.n	800f902 <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 800f8de:	4b0d      	ldr	r3, [pc, #52]	@ (800f914 <BSP_LCD_DrawHLine+0x60>)
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800f8e4:	4b0c      	ldr	r3, [pc, #48]	@ (800f918 <BSP_LCD_DrawHLine+0x64>)
 800f8e6:	6818      	ldr	r0, [r3, #0]
 800f8e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f8ea:	9300      	str	r3, [sp, #0]
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	687a      	ldr	r2, [r7, #4]
 800f8f0:	68b9      	ldr	r1, [r7, #8]
 800f8f2:	47a0      	blx	r4
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	da06      	bge.n	800f908 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f8fa:	f06f 0304 	mvn.w	r3, #4
 800f8fe:	617b      	str	r3, [r7, #20]
 800f900:	e002      	b.n	800f908 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f902:	f06f 030a 	mvn.w	r3, #10
 800f906:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800f908:	697b      	ldr	r3, [r7, #20]
}
 800f90a:	4618      	mov	r0, r3
 800f90c:	371c      	adds	r7, #28
 800f90e:	46bd      	mov	sp, r7
 800f910:	bd90      	pop	{r4, r7, pc}
 800f912:	bf00      	nop
 800f914:	20001b9c 	.word	0x20001b9c
 800f918:	20001b8c 	.word	0x20001b8c

0800f91c <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 800f91c:	b590      	push	{r4, r7, lr}
 800f91e:	b089      	sub	sp, #36	@ 0x24
 800f920:	af02      	add	r7, sp, #8
 800f922:	60f8      	str	r0, [r7, #12]
 800f924:	60b9      	str	r1, [r7, #8]
 800f926:	607a      	str	r2, [r7, #4]
 800f928:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f92a:	2300      	movs	r3, #0
 800f92c:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	2b00      	cmp	r3, #0
 800f932:	d003      	beq.n	800f93c <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f934:	f06f 0301 	mvn.w	r3, #1
 800f938:	617b      	str	r3, [r7, #20]
 800f93a:	e019      	b.n	800f970 <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 800f93c:	4b0f      	ldr	r3, [pc, #60]	@ (800f97c <BSP_LCD_DrawVLine+0x60>)
 800f93e:	681b      	ldr	r3, [r3, #0]
 800f940:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f942:	2b00      	cmp	r3, #0
 800f944:	d011      	beq.n	800f96a <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 800f946:	4b0d      	ldr	r3, [pc, #52]	@ (800f97c <BSP_LCD_DrawVLine+0x60>)
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 800f94c:	4b0c      	ldr	r3, [pc, #48]	@ (800f980 <BSP_LCD_DrawVLine+0x64>)
 800f94e:	6818      	ldr	r0, [r3, #0]
 800f950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f952:	9300      	str	r3, [sp, #0]
 800f954:	683b      	ldr	r3, [r7, #0]
 800f956:	687a      	ldr	r2, [r7, #4]
 800f958:	68b9      	ldr	r1, [r7, #8]
 800f95a:	47a0      	blx	r4
 800f95c:	4603      	mov	r3, r0
 800f95e:	2b00      	cmp	r3, #0
 800f960:	da06      	bge.n	800f970 <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f962:	f06f 0304 	mvn.w	r3, #4
 800f966:	617b      	str	r3, [r7, #20]
 800f968:	e002      	b.n	800f970 <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800f96a:	f06f 030a 	mvn.w	r3, #10
 800f96e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800f970:	697b      	ldr	r3, [r7, #20]
}
 800f972:	4618      	mov	r0, r3
 800f974:	371c      	adds	r7, #28
 800f976:	46bd      	mov	sp, r7
 800f978:	bd90      	pop	{r4, r7, pc}
 800f97a:	bf00      	nop
 800f97c:	20001b9c 	.word	0x20001b9c
 800f980:	20001b8c 	.word	0x20001b8c

0800f984 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 800f984:	b590      	push	{r4, r7, lr}
 800f986:	b089      	sub	sp, #36	@ 0x24
 800f988:	af02      	add	r7, sp, #8
 800f98a:	60f8      	str	r0, [r7, #12]
 800f98c:	60b9      	str	r1, [r7, #8]
 800f98e:	607a      	str	r2, [r7, #4]
 800f990:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f992:	2300      	movs	r3, #0
 800f994:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d003      	beq.n	800f9a4 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f99c:	f06f 0301 	mvn.w	r3, #1
 800f9a0:	617b      	str	r3, [r7, #20]
 800f9a2:	e012      	b.n	800f9ca <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 800f9a4:	4b0b      	ldr	r3, [pc, #44]	@ (800f9d4 <BSP_LCD_FillRect+0x50>)
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800f9aa:	4b0b      	ldr	r3, [pc, #44]	@ (800f9d8 <BSP_LCD_FillRect+0x54>)
 800f9ac:	6818      	ldr	r0, [r3, #0]
 800f9ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f9b0:	9301      	str	r3, [sp, #4]
 800f9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f9b4:	9300      	str	r3, [sp, #0]
 800f9b6:	683b      	ldr	r3, [r7, #0]
 800f9b8:	687a      	ldr	r2, [r7, #4]
 800f9ba:	68b9      	ldr	r1, [r7, #8]
 800f9bc:	47a0      	blx	r4
 800f9be:	4603      	mov	r3, r0
 800f9c0:	2b00      	cmp	r3, #0
 800f9c2:	da02      	bge.n	800f9ca <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800f9c4:	f06f 0304 	mvn.w	r3, #4
 800f9c8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800f9ca:	697b      	ldr	r3, [r7, #20]
}
 800f9cc:	4618      	mov	r0, r3
 800f9ce:	371c      	adds	r7, #28
 800f9d0:	46bd      	mov	sp, r7
 800f9d2:	bd90      	pop	{r4, r7, pc}
 800f9d4:	20001b9c 	.word	0x20001b9c
 800f9d8:	20001b8c 	.word	0x20001b8c

0800f9dc <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 800f9dc:	b5b0      	push	{r4, r5, r7, lr}
 800f9de:	b086      	sub	sp, #24
 800f9e0:	af02      	add	r7, sp, #8
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d003      	beq.n	800f9f8 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800f9f0:	f06f 0301 	mvn.w	r3, #1
 800f9f4:	60fb      	str	r3, [r7, #12]
 800f9f6:	e022      	b.n	800fa3e <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 800f9f8:	4b13      	ldr	r3, [pc, #76]	@ (800fa48 <BSP_LCD_Clear+0x6c>)
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800f9fe:	4b13      	ldr	r3, [pc, #76]	@ (800fa4c <BSP_LCD_Clear+0x70>)
 800fa00:	6818      	ldr	r0, [r3, #0]
 800fa02:	4913      	ldr	r1, [pc, #76]	@ (800fa50 <BSP_LCD_Clear+0x74>)
 800fa04:	687a      	ldr	r2, [r7, #4]
 800fa06:	4613      	mov	r3, r2
 800fa08:	005b      	lsls	r3, r3, #1
 800fa0a:	4413      	add	r3, r2
 800fa0c:	009b      	lsls	r3, r3, #2
 800fa0e:	440b      	add	r3, r1
 800fa10:	6819      	ldr	r1, [r3, #0]
 800fa12:	4d0f      	ldr	r5, [pc, #60]	@ (800fa50 <BSP_LCD_Clear+0x74>)
 800fa14:	687a      	ldr	r2, [r7, #4]
 800fa16:	4613      	mov	r3, r2
 800fa18:	005b      	lsls	r3, r3, #1
 800fa1a:	4413      	add	r3, r2
 800fa1c:	009b      	lsls	r3, r3, #2
 800fa1e:	442b      	add	r3, r5
 800fa20:	3304      	adds	r3, #4
 800fa22:	681b      	ldr	r3, [r3, #0]
 800fa24:	683a      	ldr	r2, [r7, #0]
 800fa26:	9201      	str	r2, [sp, #4]
 800fa28:	9300      	str	r3, [sp, #0]
 800fa2a:	460b      	mov	r3, r1
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	2100      	movs	r1, #0
 800fa30:	47a0      	blx	r4
 800fa32:	4603      	mov	r3, r0
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	da02      	bge.n	800fa3e <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800fa38:	f06f 0304 	mvn.w	r3, #4
 800fa3c:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800fa3e:	68fb      	ldr	r3, [r7, #12]
}
 800fa40:	4618      	mov	r0, r3
 800fa42:	3710      	adds	r7, #16
 800fa44:	46bd      	mov	sp, r7
 800fa46:	bdb0      	pop	{r4, r5, r7, pc}
 800fa48:	20001b9c 	.word	0x20001b9c
 800fa4c:	20001b8c 	.word	0x20001b8c
 800fa50:	20001b90 	.word	0x20001b90

0800fa54 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 800fa54:	b590      	push	{r4, r7, lr}
 800fa56:	b087      	sub	sp, #28
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	60f8      	str	r0, [r7, #12]
 800fa5c:	60b9      	str	r1, [r7, #8]
 800fa5e:	607a      	str	r2, [r7, #4]
 800fa60:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800fa62:	2300      	movs	r3, #0
 800fa64:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d003      	beq.n	800fa74 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fa6c:	f06f 0301 	mvn.w	r3, #1
 800fa70:	617b      	str	r3, [r7, #20]
 800fa72:	e00e      	b.n	800fa92 <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 800fa74:	4b09      	ldr	r3, [pc, #36]	@ (800fa9c <BSP_LCD_ReadPixel+0x48>)
 800fa76:	681b      	ldr	r3, [r3, #0]
 800fa78:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 800fa7a:	4b09      	ldr	r3, [pc, #36]	@ (800faa0 <BSP_LCD_ReadPixel+0x4c>)
 800fa7c:	6818      	ldr	r0, [r3, #0]
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	687a      	ldr	r2, [r7, #4]
 800fa82:	68b9      	ldr	r1, [r7, #8]
 800fa84:	47a0      	blx	r4
 800fa86:	4603      	mov	r3, r0
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	da02      	bge.n	800fa92 <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800fa8c:	f06f 0304 	mvn.w	r3, #4
 800fa90:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800fa92:	697b      	ldr	r3, [r7, #20]
}
 800fa94:	4618      	mov	r0, r3
 800fa96:	371c      	adds	r7, #28
 800fa98:	46bd      	mov	sp, r7
 800fa9a:	bd90      	pop	{r4, r7, pc}
 800fa9c:	20001b9c 	.word	0x20001b9c
 800faa0:	20001b8c 	.word	0x20001b8c

0800faa4 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 800faa4:	b590      	push	{r4, r7, lr}
 800faa6:	b087      	sub	sp, #28
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	60f8      	str	r0, [r7, #12]
 800faac:	60b9      	str	r1, [r7, #8]
 800faae:	607a      	str	r2, [r7, #4]
 800fab0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800fab2:	2300      	movs	r3, #0
 800fab4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	2b00      	cmp	r3, #0
 800faba:	d003      	beq.n	800fac4 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800fabc:	f06f 0301 	mvn.w	r3, #1
 800fac0:	617b      	str	r3, [r7, #20]
 800fac2:	e00e      	b.n	800fae2 <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 800fac4:	4b09      	ldr	r3, [pc, #36]	@ (800faec <BSP_LCD_WritePixel+0x48>)
 800fac6:	681b      	ldr	r3, [r3, #0]
 800fac8:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 800faca:	4b09      	ldr	r3, [pc, #36]	@ (800faf0 <BSP_LCD_WritePixel+0x4c>)
 800facc:	6818      	ldr	r0, [r3, #0]
 800face:	683b      	ldr	r3, [r7, #0]
 800fad0:	687a      	ldr	r2, [r7, #4]
 800fad2:	68b9      	ldr	r1, [r7, #8]
 800fad4:	47a0      	blx	r4
 800fad6:	4603      	mov	r3, r0
 800fad8:	2b00      	cmp	r3, #0
 800fada:	da02      	bge.n	800fae2 <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800fadc:	f06f 0304 	mvn.w	r3, #4
 800fae0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800fae2:	697b      	ldr	r3, [r7, #20]
}
 800fae4:	4618      	mov	r0, r3
 800fae6:	371c      	adds	r7, #28
 800fae8:	46bd      	mov	sp, r7
 800faea:	bd90      	pop	{r4, r7, pc}
 800faec:	20001b9c 	.word	0x20001b9c
 800faf0:	20001b8c 	.word	0x20001b8c

0800faf4 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800faf4:	b580      	push	{r7, lr}
 800faf6:	b084      	sub	sp, #16
 800faf8:	af00      	add	r7, sp, #0
 800fafa:	4603      	mov	r3, r0
 800fafc:	6039      	str	r1, [r7, #0]
 800fafe:	80fb      	strh	r3, [r7, #6]
 800fb00:	4613      	mov	r3, r2
 800fb02:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800fb04:	2300      	movs	r3, #0
 800fb06:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d10d      	bne.n	800fb2a <BSP_LCD_WriteReg+0x36>
 800fb0e:	88bb      	ldrh	r3, [r7, #4]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d00a      	beq.n	800fb2a <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 800fb14:	88bb      	ldrh	r3, [r7, #4]
 800fb16:	4619      	mov	r1, r3
 800fb18:	6838      	ldr	r0, [r7, #0]
 800fb1a:	f000 f80b 	bl	800fb34 <BSP_LCD_SendData>
 800fb1e:	4603      	mov	r3, r0
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	d002      	beq.n	800fb2a <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800fb24:	f06f 0307 	mvn.w	r3, #7
 800fb28:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800fb2a:	68fb      	ldr	r3, [r7, #12]
}
 800fb2c:	4618      	mov	r0, r3
 800fb2e:	3710      	adds	r7, #16
 800fb30:	46bd      	mov	sp, r7
 800fb32:	bd80      	pop	{r7, pc}

0800fb34 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 800fb34:	b580      	push	{r7, lr}
 800fb36:	b084      	sub	sp, #16
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	6078      	str	r0, [r7, #4]
 800fb3c:	460b      	mov	r3, r1
 800fb3e:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 800fb40:	2300      	movs	r3, #0
 800fb42:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 800fb44:	887b      	ldrh	r3, [r7, #2]
 800fb46:	2b01      	cmp	r3, #1
 800fb48:	d11b      	bne.n	800fb82 <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 800fb4a:	2200      	movs	r2, #0
 800fb4c:	2101      	movs	r1, #1
 800fb4e:	4820      	ldr	r0, [pc, #128]	@ (800fbd0 <BSP_LCD_SendData+0x9c>)
 800fb50:	f001 fb8a 	bl	8011268 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 800fb54:	2200      	movs	r2, #0
 800fb56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fb5a:	481e      	ldr	r0, [pc, #120]	@ (800fbd4 <BSP_LCD_SendData+0xa0>)
 800fb5c:	f001 fb84 	bl	8011268 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800fb60:	887b      	ldrh	r3, [r7, #2]
 800fb62:	4619      	mov	r1, r3
 800fb64:	6878      	ldr	r0, [r7, #4]
 800fb66:	f7fe fef7 	bl	800e958 <BSP_SPI1_Send>
 800fb6a:	4603      	mov	r3, r0
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d002      	beq.n	800fb76 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800fb70:	f06f 0307 	mvn.w	r3, #7
 800fb74:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800fb76:	2201      	movs	r2, #1
 800fb78:	2101      	movs	r1, #1
 800fb7a:	4815      	ldr	r0, [pc, #84]	@ (800fbd0 <BSP_LCD_SendData+0x9c>)
 800fb7c:	f001 fb74 	bl	8011268 <HAL_GPIO_WritePin>
 800fb80:	e020      	b.n	800fbc4 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 800fb82:	2200      	movs	r2, #0
 800fb84:	2101      	movs	r1, #1
 800fb86:	4812      	ldr	r0, [pc, #72]	@ (800fbd0 <BSP_LCD_SendData+0x9c>)
 800fb88:	f001 fb6e 	bl	8011268 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 800fb8c:	2201      	movs	r2, #1
 800fb8e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fb92:	4810      	ldr	r0, [pc, #64]	@ (800fbd4 <BSP_LCD_SendData+0xa0>)
 800fb94:	f001 fb68 	bl	8011268 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800fb98:	887b      	ldrh	r3, [r7, #2]
 800fb9a:	4619      	mov	r1, r3
 800fb9c:	6878      	ldr	r0, [r7, #4]
 800fb9e:	f7fe fedb 	bl	800e958 <BSP_SPI1_Send>
 800fba2:	4603      	mov	r3, r0
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d002      	beq.n	800fbae <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800fba8:	f06f 0307 	mvn.w	r3, #7
 800fbac:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 800fbae:	2200      	movs	r2, #0
 800fbb0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fbb4:	4807      	ldr	r0, [pc, #28]	@ (800fbd4 <BSP_LCD_SendData+0xa0>)
 800fbb6:	f001 fb57 	bl	8011268 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800fbba:	2201      	movs	r2, #1
 800fbbc:	2101      	movs	r1, #1
 800fbbe:	4804      	ldr	r0, [pc, #16]	@ (800fbd0 <BSP_LCD_SendData+0x9c>)
 800fbc0:	f001 fb52 	bl	8011268 <HAL_GPIO_WritePin>
  }
  
  return ret;
 800fbc4:	68fb      	ldr	r3, [r7, #12]
}
 800fbc6:	4618      	mov	r0, r3
 800fbc8:	3710      	adds	r7, #16
 800fbca:	46bd      	mov	sp, r7
 800fbcc:	bd80      	pop	{r7, pc}
 800fbce:	bf00      	nop
 800fbd0:	48001c00 	.word	0x48001c00
 800fbd4:	48000800 	.word	0x48000800

0800fbd8 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b084      	sub	sp, #16
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	4603      	mov	r3, r0
 800fbe0:	6039      	str	r1, [r7, #0]
 800fbe2:	80fb      	strh	r3, [r7, #6]
 800fbe4:	4613      	mov	r3, r2
 800fbe6:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800fbe8:	2300      	movs	r3, #0
 800fbea:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 800fbec:	88fb      	ldrh	r3, [r7, #6]
 800fbee:	2200      	movs	r2, #0
 800fbf0:	6839      	ldr	r1, [r7, #0]
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f7ff ff7e 	bl	800faf4 <BSP_LCD_WriteReg>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d002      	beq.n	800fc04 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800fbfe:	f06f 0307 	mvn.w	r3, #7
 800fc02:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800fc04:	2200      	movs	r2, #0
 800fc06:	2101      	movs	r1, #1
 800fc08:	480c      	ldr	r0, [pc, #48]	@ (800fc3c <BSP_LCD_ReadReg+0x64>)
 800fc0a:	f001 fb2d 	bl	8011268 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 800fc0e:	68fb      	ldr	r3, [r7, #12]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d109      	bne.n	800fc28 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 800fc14:	2102      	movs	r1, #2
 800fc16:	6838      	ldr	r0, [r7, #0]
 800fc18:	f7fe feba 	bl	800e990 <BSP_SPI1_Recv>
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d002      	beq.n	800fc28 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800fc22:	f06f 0307 	mvn.w	r3, #7
 800fc26:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 800fc28:	2201      	movs	r2, #1
 800fc2a:	2101      	movs	r1, #1
 800fc2c:	4803      	ldr	r0, [pc, #12]	@ (800fc3c <BSP_LCD_ReadReg+0x64>)
 800fc2e:	f001 fb1b 	bl	8011268 <HAL_GPIO_WritePin>
  
  return ret;
 800fc32:	68fb      	ldr	r3, [r7, #12]
}
 800fc34:	4618      	mov	r0, r3
 800fc36:	3710      	adds	r7, #16
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	bd80      	pop	{r7, pc}
 800fc3c:	48001c00 	.word	0x48001c00

0800fc40 <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 800fc44:	2200      	movs	r2, #0
 800fc46:	2101      	movs	r1, #1
 800fc48:	4802      	ldr	r0, [pc, #8]	@ (800fc54 <LCD_MspInit+0x14>)
 800fc4a:	f001 fb0d 	bl	8011268 <HAL_GPIO_WritePin>
}
 800fc4e:	bf00      	nop
 800fc50:	bd80      	pop	{r7, pc}
 800fc52:	bf00      	nop
 800fc54:	48001c00 	.word	0x48001c00

0800fc58 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b088      	sub	sp, #32
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 800fc60:	2300      	movs	r3, #0
 800fc62:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 800fc64:	4b18      	ldr	r3, [pc, #96]	@ (800fcc8 <SSD1315_Probe+0x70>)
 800fc66:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 800fc68:	4b18      	ldr	r3, [pc, #96]	@ (800fccc <SSD1315_Probe+0x74>)
 800fc6a:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 800fc6c:	4b18      	ldr	r3, [pc, #96]	@ (800fcd0 <SSD1315_Probe+0x78>)
 800fc6e:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 800fc70:	4b18      	ldr	r3, [pc, #96]	@ (800fcd4 <SSD1315_Probe+0x7c>)
 800fc72:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 800fc74:	4b18      	ldr	r3, [pc, #96]	@ (800fcd8 <SSD1315_Probe+0x80>)
 800fc76:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 800fc78:	f107 0308 	add.w	r3, r7, #8
 800fc7c:	4619      	mov	r1, r3
 800fc7e:	4817      	ldr	r0, [pc, #92]	@ (800fcdc <SSD1315_Probe+0x84>)
 800fc80:	f7fc fd18 	bl	800c6b4 <SSD1315_RegisterBusIO>
 800fc84:	4603      	mov	r3, r0
 800fc86:	2b00      	cmp	r3, #0
 800fc88:	d003      	beq.n	800fc92 <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800fc8a:	f06f 0306 	mvn.w	r3, #6
 800fc8e:	61fb      	str	r3, [r7, #28]
 800fc90:	e015      	b.n	800fcbe <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 800fc92:	4b13      	ldr	r3, [pc, #76]	@ (800fce0 <SSD1315_Probe+0x88>)
 800fc94:	4a11      	ldr	r2, [pc, #68]	@ (800fcdc <SSD1315_Probe+0x84>)
 800fc96:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 800fc98:	f7ff ffd2 	bl	800fc40 <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 800fc9c:	4b11      	ldr	r3, [pc, #68]	@ (800fce4 <SSD1315_Probe+0x8c>)
 800fc9e:	4a12      	ldr	r2, [pc, #72]	@ (800fce8 <SSD1315_Probe+0x90>)
 800fca0:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 800fca2:	4b10      	ldr	r3, [pc, #64]	@ (800fce4 <SSD1315_Probe+0x8c>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	4a0d      	ldr	r2, [pc, #52]	@ (800fce0 <SSD1315_Probe+0x88>)
 800fcaa:	6810      	ldr	r0, [r2, #0]
 800fcac:	687a      	ldr	r2, [r7, #4]
 800fcae:	2100      	movs	r1, #0
 800fcb0:	4798      	blx	r3
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	2b00      	cmp	r3, #0
 800fcb6:	d002      	beq.n	800fcbe <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800fcb8:	f06f 0304 	mvn.w	r3, #4
 800fcbc:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 800fcbe:	69fb      	ldr	r3, [r7, #28]
}
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	3720      	adds	r7, #32
 800fcc4:	46bd      	mov	sp, r7
 800fcc6:	bd80      	pop	{r7, pc}
 800fcc8:	0800fced 	.word	0x0800fced
 800fccc:	0800fdb1 	.word	0x0800fdb1
 800fcd0:	0800fbd9 	.word	0x0800fbd9
 800fcd4:	0800faf5 	.word	0x0800faf5
 800fcd8:	0800e9d5 	.word	0x0800e9d5
 800fcdc:	20001ba0 	.word	0x20001ba0
 800fce0:	20001b8c 	.word	0x20001b8c
 800fce4:	20001b9c 	.word	0x20001b9c
 800fce8:	200004b4 	.word	0x200004b4

0800fcec <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 800fcec:	b580      	push	{r7, lr}
 800fcee:	b086      	sub	sp, #24
 800fcf0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 800fcf6:	2080      	movs	r0, #128	@ 0x80
 800fcf8:	f7ff fc32 	bl	800f560 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 800fcfc:	2301      	movs	r3, #1
 800fcfe:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800fd00:	2301      	movs	r3, #1
 800fd02:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800fd04:	2300      	movs	r3, #0
 800fd06:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800fd08:	2300      	movs	r3, #0
 800fd0a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 800fd0c:	463b      	mov	r3, r7
 800fd0e:	4619      	mov	r1, r3
 800fd10:	4825      	ldr	r0, [pc, #148]	@ (800fda8 <LCD_IO_Init+0xbc>)
 800fd12:	f001 f85b 	bl	8010dcc <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 800fd16:	2200      	movs	r2, #0
 800fd18:	2101      	movs	r1, #1
 800fd1a:	4823      	ldr	r0, [pc, #140]	@ (800fda8 <LCD_IO_Init+0xbc>)
 800fd1c:	f001 faa4 	bl	8011268 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 800fd20:	2004      	movs	r0, #4
 800fd22:	f7ff fc1d 	bl	800f560 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 800fd26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800fd2a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800fd2c:	2301      	movs	r3, #1
 800fd2e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800fd30:	2300      	movs	r3, #0
 800fd32:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800fd34:	2300      	movs	r3, #0
 800fd36:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 800fd38:	463b      	mov	r3, r7
 800fd3a:	4619      	mov	r1, r3
 800fd3c:	481b      	ldr	r0, [pc, #108]	@ (800fdac <LCD_IO_Init+0xc0>)
 800fd3e:	f001 f845 	bl	8010dcc <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 800fd42:	2200      	movs	r2, #0
 800fd44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fd48:	4818      	ldr	r0, [pc, #96]	@ (800fdac <LCD_IO_Init+0xc0>)
 800fd4a:	f001 fa8d 	bl	8011268 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 800fd4e:	2004      	movs	r0, #4
 800fd50:	f7ff fc06 	bl	800f560 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 800fd54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800fd58:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800fd5a:	2301      	movs	r3, #1
 800fd5c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800fd5e:	2300      	movs	r3, #0
 800fd60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800fd62:	2300      	movs	r3, #0
 800fd64:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 800fd66:	463b      	mov	r3, r7
 800fd68:	4619      	mov	r1, r3
 800fd6a:	4810      	ldr	r0, [pc, #64]	@ (800fdac <LCD_IO_Init+0xc0>)
 800fd6c:	f001 f82e 	bl	8010dcc <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 800fd70:	f7fe fd8c 	bl	800e88c <BSP_SPI1_Init>
 800fd74:	4603      	mov	r3, r0
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d002      	beq.n	800fd80 <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800fd7a:	f06f 0307 	mvn.w	r3, #7
 800fd7e:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 800fd80:	2200      	movs	r2, #0
 800fd82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800fd86:	4809      	ldr	r0, [pc, #36]	@ (800fdac <LCD_IO_Init+0xc0>)
 800fd88:	f001 fa6e 	bl	8011268 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800fd8c:	2001      	movs	r0, #1
 800fd8e:	f7f1 fd51 	bl	8001834 <HAL_Delay>
  LCD_RST_HIGH();
 800fd92:	2201      	movs	r2, #1
 800fd94:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800fd98:	4804      	ldr	r0, [pc, #16]	@ (800fdac <LCD_IO_Init+0xc0>)
 800fd9a:	f001 fa65 	bl	8011268 <HAL_GPIO_WritePin>
  return ret;
 800fd9e:	697b      	ldr	r3, [r7, #20]
}
 800fda0:	4618      	mov	r0, r3
 800fda2:	3718      	adds	r7, #24
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd80      	pop	{r7, pc}
 800fda8:	48001c00 	.word	0x48001c00
 800fdac:	48000800 	.word	0x48000800

0800fdb0 <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 800fdb0:	b580      	push	{r7, lr}
 800fdb2:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 800fdb4:	2101      	movs	r1, #1
 800fdb6:	4808      	ldr	r0, [pc, #32]	@ (800fdd8 <LCD_IO_DeInit+0x28>)
 800fdb8:	f001 f978 	bl	80110ac <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 800fdbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800fdc0:	4806      	ldr	r0, [pc, #24]	@ (800fddc <LCD_IO_DeInit+0x2c>)
 800fdc2:	f001 f973 	bl	80110ac <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 800fdc6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800fdca:	4804      	ldr	r0, [pc, #16]	@ (800fddc <LCD_IO_DeInit+0x2c>)
 800fdcc:	f001 f96e 	bl	80110ac <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 800fdd0:	2300      	movs	r3, #0
}
 800fdd2:	4618      	mov	r0, r3
 800fdd4:	bd80      	pop	{r7, pc}
 800fdd6:	bf00      	nop
 800fdd8:	48001c00 	.word	0x48001c00
 800fddc:	48000800 	.word	0x48000800

0800fde0 <BSP_MOTION_SENSOR_Init>:
 *         - MOTION_GYRO and/or MOTION_ACCELERO for MOTION_SENSOR_ISM330DHCX_0
 *         - MOTION_MAGNETO for MOTION_SENSOR_IIS2MDC_0
 * @retval BSP status
 */
int32_t BSP_MOTION_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 800fde0:	b580      	push	{r7, lr}
 800fde2:	b08e      	sub	sp, #56	@ 0x38
 800fde4:	af00      	add	r7, sp, #0
 800fde6:	6078      	str	r0, [r7, #4]
 800fde8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800fdea:	2300      	movs	r3, #0
 800fdec:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t function = MOTION_GYRO;
 800fdee:	2301      	movs	r3, #1
 800fdf0:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t i;
  uint32_t component_functions = 0;
 800fdf2:	2300      	movs	r3, #0
 800fdf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  MOTION_SENSOR_Capabilities_t cap;

  switch (Instance)
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d131      	bne.n	800fe60 <BSP_MOTION_SENSOR_Init+0x80>
  {
#if (USE_MOTION_SENSOR_ISM330DHCX_0 == 1)
    case MOTION_SENSOR_ISM330DHCX_0:
      if (ISM330DHCX_0_Probe(Functions) != BSP_ERROR_NONE)
 800fdfc:	6838      	ldr	r0, [r7, #0]
 800fdfe:	f000 f8fd 	bl	800fffc <ISM330DHCX_0_Probe>
 800fe02:	4603      	mov	r3, r0
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d002      	beq.n	800fe0e <BSP_MOTION_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 800fe08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800fe0c:	e064      	b.n	800fed8 <BSP_MOTION_SENSOR_Init+0xf8>
      }
      if (MotionDrv[Instance]->GetCapabilities(MotionCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 800fe0e:	4a34      	ldr	r2, [pc, #208]	@ (800fee0 <BSP_MOTION_SENSOR_Init+0x100>)
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fe16:	68db      	ldr	r3, [r3, #12]
 800fe18:	4932      	ldr	r1, [pc, #200]	@ (800fee4 <BSP_MOTION_SENSOR_Init+0x104>)
 800fe1a:	687a      	ldr	r2, [r7, #4]
 800fe1c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800fe20:	f107 010c 	add.w	r1, r7, #12
 800fe24:	4610      	mov	r0, r2
 800fe26:	4798      	blx	r3
 800fe28:	4603      	mov	r3, r0
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d002      	beq.n	800fe34 <BSP_MOTION_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 800fe2e:	f06f 0306 	mvn.w	r3, #6
 800fe32:	e051      	b.n	800fed8 <BSP_MOTION_SENSOR_Init+0xf8>
      }
      if (cap.Acc == 1U)
 800fe34:	7b3b      	ldrb	r3, [r7, #12]
 800fe36:	2b01      	cmp	r3, #1
 800fe38:	d103      	bne.n	800fe42 <BSP_MOTION_SENSOR_Init+0x62>
      {
        component_functions |= MOTION_ACCELERO;
 800fe3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe3c:	f043 0302 	orr.w	r3, r3, #2
 800fe40:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Gyro == 1U)
 800fe42:	7b7b      	ldrb	r3, [r7, #13]
 800fe44:	2b01      	cmp	r3, #1
 800fe46:	d103      	bne.n	800fe50 <BSP_MOTION_SENSOR_Init+0x70>
      {
        component_functions |= MOTION_GYRO;
 800fe48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe4a:	f043 0301 	orr.w	r3, r3, #1
 800fe4e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      if (cap.Magneto == 1U)
 800fe50:	7bbb      	ldrb	r3, [r7, #14]
 800fe52:	2b01      	cmp	r3, #1
 800fe54:	d108      	bne.n	800fe68 <BSP_MOTION_SENSOR_Init+0x88>
      {
        component_functions |= MOTION_MAGNETO;
 800fe56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fe58:	f043 0304 	orr.w	r3, r3, #4
 800fe5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }
      break;
 800fe5e:	e003      	b.n	800fe68 <BSP_MOTION_SENSOR_Init+0x88>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 800fe60:	f06f 0301 	mvn.w	r3, #1
 800fe64:	637b      	str	r3, [r7, #52]	@ 0x34
      break;
 800fe66:	e000      	b.n	800fe6a <BSP_MOTION_SENSOR_Init+0x8a>
      break;
 800fe68:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 800fe6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d001      	beq.n	800fe74 <BSP_MOTION_SENSOR_Init+0x94>
  {
    return ret;
 800fe70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fe72:	e031      	b.n	800fed8 <BSP_MOTION_SENSOR_Init+0xf8>
  }

  for (i = 0; i < MOTION_SENSOR_FUNCTIONS_NBR; i++)
 800fe74:	2300      	movs	r3, #0
 800fe76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fe78:	e02a      	b.n	800fed0 <BSP_MOTION_SENSOR_Init+0xf0>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 800fe7a:	683a      	ldr	r2, [r7, #0]
 800fe7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe7e:	4013      	ands	r3, r2
 800fe80:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe82:	429a      	cmp	r2, r3
 800fe84:	d11e      	bne.n	800fec4 <BSP_MOTION_SENSOR_Init+0xe4>
 800fe86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fe88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe8a:	4013      	ands	r3, r2
 800fe8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe8e:	429a      	cmp	r2, r3
 800fe90:	d118      	bne.n	800fec4 <BSP_MOTION_SENSOR_Init+0xe4>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800fe92:	4a15      	ldr	r2, [pc, #84]	@ (800fee8 <BSP_MOTION_SENSOR_Init+0x108>)
 800fe94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe96:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800fe9a:	4814      	ldr	r0, [pc, #80]	@ (800feec <BSP_MOTION_SENSOR_Init+0x10c>)
 800fe9c:	687a      	ldr	r2, [r7, #4]
 800fe9e:	4613      	mov	r3, r2
 800fea0:	005b      	lsls	r3, r3, #1
 800fea2:	4413      	add	r3, r2
 800fea4:	440b      	add	r3, r1
 800fea6:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	490d      	ldr	r1, [pc, #52]	@ (800fee4 <BSP_MOTION_SENSOR_Init+0x104>)
 800feae:	687a      	ldr	r2, [r7, #4]
 800feb0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800feb4:	4610      	mov	r0, r2
 800feb6:	4798      	blx	r3
 800feb8:	4603      	mov	r3, r0
 800feba:	2b00      	cmp	r3, #0
 800febc:	d002      	beq.n	800fec4 <BSP_MOTION_SENSOR_Init+0xe4>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 800febe:	f06f 0304 	mvn.w	r3, #4
 800fec2:	e009      	b.n	800fed8 <BSP_MOTION_SENSOR_Init+0xf8>
      }
    }
    function = function << 1;
 800fec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fec6:	005b      	lsls	r3, r3, #1
 800fec8:	633b      	str	r3, [r7, #48]	@ 0x30
  for (i = 0; i < MOTION_SENSOR_FUNCTIONS_NBR; i++)
 800feca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fecc:	3301      	adds	r3, #1
 800fece:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800fed0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fed2:	2b02      	cmp	r3, #2
 800fed4:	d9d1      	bls.n	800fe7a <BSP_MOTION_SENSOR_Init+0x9a>
  }

  return ret;
 800fed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800fed8:	4618      	mov	r0, r3
 800feda:	3738      	adds	r7, #56	@ 0x38
 800fedc:	46bd      	mov	sp, r7
 800fede:	bd80      	pop	{r7, pc}
 800fee0:	20001bd8 	.word	0x20001bd8
 800fee4:	20001bc8 	.word	0x20001bc8
 800fee8:	2000056c 	.word	0x2000056c
 800feec:	20001bcc 	.word	0x20001bcc

0800fef0 <BSP_MOTION_SENSOR_Enable>:
 *         - MOTION_MAGNETO for instance 0
 *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 1
 * @retval BSP status
 */
int32_t BSP_MOTION_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 800fef0:	b580      	push	{r7, lr}
 800fef2:	b084      	sub	sp, #16
 800fef4:	af00      	add	r7, sp, #0
 800fef6:	6078      	str	r0, [r7, #4]
 800fef8:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 800fefa:	687b      	ldr	r3, [r7, #4]
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d003      	beq.n	800ff08 <BSP_MOTION_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800ff00:	f06f 0301 	mvn.w	r3, #1
 800ff04:	60fb      	str	r3, [r7, #12]
 800ff06:	e028      	b.n	800ff5a <BSP_MOTION_SENSOR_Enable+0x6a>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800ff08:	4a16      	ldr	r2, [pc, #88]	@ (800ff64 <BSP_MOTION_SENSOR_Enable+0x74>)
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ff10:	683b      	ldr	r3, [r7, #0]
 800ff12:	4013      	ands	r3, r2
 800ff14:	683a      	ldr	r2, [r7, #0]
 800ff16:	429a      	cmp	r2, r3
 800ff18:	d11c      	bne.n	800ff54 <BSP_MOTION_SENSOR_Enable+0x64>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->Enable(MotionCompObj[Instance]) != BSP_ERROR_NONE)
 800ff1a:	4a13      	ldr	r2, [pc, #76]	@ (800ff68 <BSP_MOTION_SENSOR_Enable+0x78>)
 800ff1c:	683b      	ldr	r3, [r7, #0]
 800ff1e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ff22:	4812      	ldr	r0, [pc, #72]	@ (800ff6c <BSP_MOTION_SENSOR_Enable+0x7c>)
 800ff24:	687a      	ldr	r2, [r7, #4]
 800ff26:	4613      	mov	r3, r2
 800ff28:	005b      	lsls	r3, r3, #1
 800ff2a:	4413      	add	r3, r2
 800ff2c:	440b      	add	r3, r1
 800ff2e:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	490e      	ldr	r1, [pc, #56]	@ (800ff70 <BSP_MOTION_SENSOR_Enable+0x80>)
 800ff36:	687a      	ldr	r2, [r7, #4]
 800ff38:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ff3c:	4610      	mov	r0, r2
 800ff3e:	4798      	blx	r3
 800ff40:	4603      	mov	r3, r0
 800ff42:	2b00      	cmp	r3, #0
 800ff44:	d003      	beq.n	800ff4e <BSP_MOTION_SENSOR_Enable+0x5e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800ff46:	f06f 0304 	mvn.w	r3, #4
 800ff4a:	60fb      	str	r3, [r7, #12]
 800ff4c:	e005      	b.n	800ff5a <BSP_MOTION_SENSOR_Enable+0x6a>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800ff4e:	2300      	movs	r3, #0
 800ff50:	60fb      	str	r3, [r7, #12]
 800ff52:	e002      	b.n	800ff5a <BSP_MOTION_SENSOR_Enable+0x6a>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800ff54:	f06f 0301 	mvn.w	r3, #1
 800ff58:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800ff5a:	68fb      	ldr	r3, [r7, #12]
}
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	3710      	adds	r7, #16
 800ff60:	46bd      	mov	sp, r7
 800ff62:	bd80      	pop	{r7, pc}
 800ff64:	20001bdc 	.word	0x20001bdc
 800ff68:	2000056c 	.word	0x2000056c
 800ff6c:	20001bcc 	.word	0x20001bcc
 800ff70:	20001bc8 	.word	0x20001bc8

0800ff74 <BSP_MOTION_SENSOR_GetAxes>:
 *         - MOTION_GYRO and/or MOTION_ACCELERO for instance 1
 * @param  Axes pointer to axes data structure
 * @retval BSP status
 */
int32_t BSP_MOTION_SENSOR_GetAxes(uint32_t Instance, uint32_t Function, MOTION_SENSOR_Axes_t *Axes)
{
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b086      	sub	sp, #24
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	60f8      	str	r0, [r7, #12]
 800ff7c:	60b9      	str	r1, [r7, #8]
 800ff7e:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if (Instance >= MOTION_SENSOR_INSTANCES_NBR)
 800ff80:	68fb      	ldr	r3, [r7, #12]
 800ff82:	2b00      	cmp	r3, #0
 800ff84:	d003      	beq.n	800ff8e <BSP_MOTION_SENSOR_GetAxes+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800ff86:	f06f 0301 	mvn.w	r3, #1
 800ff8a:	617b      	str	r3, [r7, #20]
 800ff8c:	e029      	b.n	800ffe2 <BSP_MOTION_SENSOR_GetAxes+0x6e>
  }
  else
  {
    if ((MotionCtx[Instance].Functions & Function) == Function)
 800ff8e:	4a17      	ldr	r2, [pc, #92]	@ (800ffec <BSP_MOTION_SENSOR_GetAxes+0x78>)
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800ff96:	68bb      	ldr	r3, [r7, #8]
 800ff98:	4013      	ands	r3, r2
 800ff9a:	68ba      	ldr	r2, [r7, #8]
 800ff9c:	429a      	cmp	r2, r3
 800ff9e:	d11d      	bne.n	800ffdc <BSP_MOTION_SENSOR_GetAxes+0x68>
    {
      if (MotionFuncDrv[Instance][FunctionIndex[Function]]->GetAxes(MotionCompObj[Instance], Axes) != BSP_ERROR_NONE)
 800ffa0:	4a13      	ldr	r2, [pc, #76]	@ (800fff0 <BSP_MOTION_SENSOR_GetAxes+0x7c>)
 800ffa2:	68bb      	ldr	r3, [r7, #8]
 800ffa4:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ffa8:	4812      	ldr	r0, [pc, #72]	@ (800fff4 <BSP_MOTION_SENSOR_GetAxes+0x80>)
 800ffaa:	68fa      	ldr	r2, [r7, #12]
 800ffac:	4613      	mov	r3, r2
 800ffae:	005b      	lsls	r3, r3, #1
 800ffb0:	4413      	add	r3, r2
 800ffb2:	440b      	add	r3, r1
 800ffb4:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800ffb8:	69db      	ldr	r3, [r3, #28]
 800ffba:	490f      	ldr	r1, [pc, #60]	@ (800fff8 <BSP_MOTION_SENSOR_GetAxes+0x84>)
 800ffbc:	68fa      	ldr	r2, [r7, #12]
 800ffbe:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800ffc2:	6879      	ldr	r1, [r7, #4]
 800ffc4:	4610      	mov	r0, r2
 800ffc6:	4798      	blx	r3
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d003      	beq.n	800ffd6 <BSP_MOTION_SENSOR_GetAxes+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800ffce:	f06f 0304 	mvn.w	r3, #4
 800ffd2:	617b      	str	r3, [r7, #20]
 800ffd4:	e005      	b.n	800ffe2 <BSP_MOTION_SENSOR_GetAxes+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	617b      	str	r3, [r7, #20]
 800ffda:	e002      	b.n	800ffe2 <BSP_MOTION_SENSOR_GetAxes+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800ffdc:	f06f 0301 	mvn.w	r3, #1
 800ffe0:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800ffe2:	697b      	ldr	r3, [r7, #20]
}
 800ffe4:	4618      	mov	r0, r3
 800ffe6:	3718      	adds	r7, #24
 800ffe8:	46bd      	mov	sp, r7
 800ffea:	bd80      	pop	{r7, pc}
 800ffec:	20001bdc 	.word	0x20001bdc
 800fff0:	2000056c 	.word	0x2000056c
 800fff4:	20001bcc 	.word	0x20001bcc
 800fff8:	20001bc8 	.word	0x20001bc8

0800fffc <ISM330DHCX_0_Probe>:
/**
 * @brief  Register Bus IOs for instance 0 if component ID is OK
 * @retval BSP status
 */
static int32_t ISM330DHCX_0_Probe(uint32_t Functions)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b094      	sub	sp, #80	@ 0x50
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
  ISM330DHCX_IO_t            io_ctx;
  uint8_t                   id;
  static ISM330DHCX_Object_t ism330dhcx_obj_0;
  ISM330DHCX_Capabilities_t  cap;
  int32_t ret = BSP_ERROR_NONE;
 8010004:	2300      	movs	r3, #0
 8010006:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Configure the accelero driver */
  io_ctx.BusType     = ISM330DHCX_I2C_BUS; /* I2C */
 8010008:	2300      	movs	r3, #0
 801000a:	637b      	str	r3, [r7, #52]	@ 0x34
  io_ctx.Address     = ISM330DHCX_I2C_ADD_H;
 801000c:	23d7      	movs	r3, #215	@ 0xd7
 801000e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  io_ctx.Init        = STM32WB5MM_DK_I2C_Init;
 8010012:	4b4a      	ldr	r3, [pc, #296]	@ (801013c <ISM330DHCX_0_Probe+0x140>)
 8010014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  io_ctx.DeInit      = STM32WB5MM_DK_I2C_DeInit;
 8010016:	4b4a      	ldr	r3, [pc, #296]	@ (8010140 <ISM330DHCX_0_Probe+0x144>)
 8010018:	633b      	str	r3, [r7, #48]	@ 0x30
  io_ctx.ReadReg     = STM32WB5MM_DK_I2C_ReadReg;
 801001a:	4b4a      	ldr	r3, [pc, #296]	@ (8010144 <ISM330DHCX_0_Probe+0x148>)
 801001c:	643b      	str	r3, [r7, #64]	@ 0x40
  io_ctx.WriteReg    = STM32WB5MM_DK_I2C_WriteReg;
 801001e:	4b4a      	ldr	r3, [pc, #296]	@ (8010148 <ISM330DHCX_0_Probe+0x14c>)
 8010020:	63fb      	str	r3, [r7, #60]	@ 0x3c
  io_ctx.GetTick     = STM32WB5MM_DK_GetTick;
 8010022:	4b4a      	ldr	r3, [pc, #296]	@ (801014c <ISM330DHCX_0_Probe+0x150>)
 8010024:	647b      	str	r3, [r7, #68]	@ 0x44

  if (ISM330DHCX_RegisterBusIO(&ism330dhcx_obj_0, &io_ctx) != ISM330DHCX_OK)
 8010026:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801002a:	4619      	mov	r1, r3
 801002c:	4848      	ldr	r0, [pc, #288]	@ (8010150 <ISM330DHCX_0_Probe+0x154>)
 801002e:	f7fa fbab 	bl	800a788 <ISM330DHCX_RegisterBusIO>
 8010032:	4603      	mov	r3, r0
 8010034:	2b00      	cmp	r3, #0
 8010036:	d003      	beq.n	8010040 <ISM330DHCX_0_Probe+0x44>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8010038:	f06f 0306 	mvn.w	r3, #6
 801003c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801003e:	e077      	b.n	8010130 <ISM330DHCX_0_Probe+0x134>
  }
  else if (ISM330DHCX_ReadID(&ism330dhcx_obj_0, &id) != ISM330DHCX_OK)
 8010040:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8010044:	4619      	mov	r1, r3
 8010046:	4842      	ldr	r0, [pc, #264]	@ (8010150 <ISM330DHCX_0_Probe+0x154>)
 8010048:	f7fa fcc6 	bl	800a9d8 <ISM330DHCX_ReadID>
 801004c:	4603      	mov	r3, r0
 801004e:	2b00      	cmp	r3, #0
 8010050:	d003      	beq.n	801005a <ISM330DHCX_0_Probe+0x5e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8010052:	f06f 0306 	mvn.w	r3, #6
 8010056:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010058:	e06a      	b.n	8010130 <ISM330DHCX_0_Probe+0x134>
  }
  else if (id != ISM330DHCX_ID)
 801005a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 801005e:	2b6b      	cmp	r3, #107	@ 0x6b
 8010060:	d003      	beq.n	801006a <ISM330DHCX_0_Probe+0x6e>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8010062:	f06f 0306 	mvn.w	r3, #6
 8010066:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010068:	e062      	b.n	8010130 <ISM330DHCX_0_Probe+0x134>
  }
  else
  {
    (void)ISM330DHCX_GetCapabilities(&ism330dhcx_obj_0, &cap);
 801006a:	f107 030c 	add.w	r3, r7, #12
 801006e:	4619      	mov	r1, r3
 8010070:	4837      	ldr	r0, [pc, #220]	@ (8010150 <ISM330DHCX_0_Probe+0x154>)
 8010072:	f7fa fcc7 	bl	800aa04 <ISM330DHCX_GetCapabilities>
    MotionCtx[MOTION_SENSOR_ISM330DHCX_0].Functions = ((uint32_t)cap.Gyro) | ((uint32_t)cap.Acc << 1) | ((uint32_t)cap.Magneto << 2);
 8010076:	7b7b      	ldrb	r3, [r7, #13]
 8010078:	461a      	mov	r2, r3
 801007a:	7b3b      	ldrb	r3, [r7, #12]
 801007c:	005b      	lsls	r3, r3, #1
 801007e:	431a      	orrs	r2, r3
 8010080:	7bbb      	ldrb	r3, [r7, #14]
 8010082:	009b      	lsls	r3, r3, #2
 8010084:	4313      	orrs	r3, r2
 8010086:	4a33      	ldr	r2, [pc, #204]	@ (8010154 <ISM330DHCX_0_Probe+0x158>)
 8010088:	6013      	str	r3, [r2, #0]

    MotionCompObj[MOTION_SENSOR_ISM330DHCX_0] = &ism330dhcx_obj_0;
 801008a:	4b33      	ldr	r3, [pc, #204]	@ (8010158 <ISM330DHCX_0_Probe+0x15c>)
 801008c:	4a30      	ldr	r2, [pc, #192]	@ (8010150 <ISM330DHCX_0_Probe+0x154>)
 801008e:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    MotionDrv[MOTION_SENSOR_ISM330DHCX_0] = (MOTION_SENSOR_CommonDrv_t *)(void *)&ISM330DHCX_COMMON_Driver;
 8010090:	4b32      	ldr	r3, [pc, #200]	@ (801015c <ISM330DHCX_0_Probe+0x160>)
 8010092:	4a33      	ldr	r2, [pc, #204]	@ (8010160 <ISM330DHCX_0_Probe+0x164>)
 8010094:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_GYRO) == MOTION_GYRO) && (cap.Gyro == 1U))
 8010096:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010098:	2b00      	cmp	r3, #0
 801009a:	d11d      	bne.n	80100d8 <ISM330DHCX_0_Probe+0xdc>
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	f003 0301 	and.w	r3, r3, #1
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d018      	beq.n	80100d8 <ISM330DHCX_0_Probe+0xdc>
 80100a6:	7b7b      	ldrb	r3, [r7, #13]
 80100a8:	2b01      	cmp	r3, #1
 80100aa:	d115      	bne.n	80100d8 <ISM330DHCX_0_Probe+0xdc>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[MOTION_SENSOR_ISM330DHCX_0][FunctionIndex[MOTION_GYRO]] = (MOTION_SENSOR_FuncDrv_t *)(void *)&ISM330DHCX_GYRO_Driver;
 80100ac:	4b2d      	ldr	r3, [pc, #180]	@ (8010164 <ISM330DHCX_0_Probe+0x168>)
 80100ae:	685b      	ldr	r3, [r3, #4]
 80100b0:	4a2d      	ldr	r2, [pc, #180]	@ (8010168 <ISM330DHCX_0_Probe+0x16c>)
 80100b2:	492e      	ldr	r1, [pc, #184]	@ (801016c <ISM330DHCX_0_Probe+0x170>)
 80100b4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (MotionDrv[MOTION_SENSOR_ISM330DHCX_0]->Init(MotionCompObj[MOTION_SENSOR_ISM330DHCX_0]) != ISM330DHCX_OK)
 80100b8:	4b28      	ldr	r3, [pc, #160]	@ (801015c <ISM330DHCX_0_Probe+0x160>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	681b      	ldr	r3, [r3, #0]
 80100be:	4a26      	ldr	r2, [pc, #152]	@ (8010158 <ISM330DHCX_0_Probe+0x15c>)
 80100c0:	6812      	ldr	r2, [r2, #0]
 80100c2:	4610      	mov	r0, r2
 80100c4:	4798      	blx	r3
 80100c6:	4603      	mov	r3, r0
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d003      	beq.n	80100d4 <ISM330DHCX_0_Probe+0xd8>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80100cc:	f06f 0304 	mvn.w	r3, #4
 80100d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80100d2:	e001      	b.n	80100d8 <ISM330DHCX_0_Probe+0xdc>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80100d4:	2300      	movs	r3, #0
 80100d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_ACCELERO) == MOTION_ACCELERO) && (cap.Acc == 1U))
 80100d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d11d      	bne.n	801011a <ISM330DHCX_0_Probe+0x11e>
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f003 0302 	and.w	r3, r3, #2
 80100e4:	2b00      	cmp	r3, #0
 80100e6:	d018      	beq.n	801011a <ISM330DHCX_0_Probe+0x11e>
 80100e8:	7b3b      	ldrb	r3, [r7, #12]
 80100ea:	2b01      	cmp	r3, #1
 80100ec:	d115      	bne.n	801011a <ISM330DHCX_0_Probe+0x11e>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      MotionFuncDrv[MOTION_SENSOR_ISM330DHCX_0][FunctionIndex[MOTION_ACCELERO]] = (MOTION_SENSOR_FuncDrv_t *)(
 80100ee:	4b1d      	ldr	r3, [pc, #116]	@ (8010164 <ISM330DHCX_0_Probe+0x168>)
 80100f0:	689b      	ldr	r3, [r3, #8]
 80100f2:	4a1d      	ldr	r2, [pc, #116]	@ (8010168 <ISM330DHCX_0_Probe+0x16c>)
 80100f4:	491e      	ldr	r1, [pc, #120]	@ (8010170 <ISM330DHCX_0_Probe+0x174>)
 80100f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            void *)&ISM330DHCX_ACC_Driver;

      if (MotionDrv[MOTION_SENSOR_ISM330DHCX_0]->Init(MotionCompObj[MOTION_SENSOR_ISM330DHCX_0]) != ISM330DHCX_OK)
 80100fa:	4b18      	ldr	r3, [pc, #96]	@ (801015c <ISM330DHCX_0_Probe+0x160>)
 80100fc:	681b      	ldr	r3, [r3, #0]
 80100fe:	681b      	ldr	r3, [r3, #0]
 8010100:	4a15      	ldr	r2, [pc, #84]	@ (8010158 <ISM330DHCX_0_Probe+0x15c>)
 8010102:	6812      	ldr	r2, [r2, #0]
 8010104:	4610      	mov	r0, r2
 8010106:	4798      	blx	r3
 8010108:	4603      	mov	r3, r0
 801010a:	2b00      	cmp	r3, #0
 801010c:	d003      	beq.n	8010116 <ISM330DHCX_0_Probe+0x11a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 801010e:	f06f 0304 	mvn.w	r3, #4
 8010112:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010114:	e001      	b.n	801011a <ISM330DHCX_0_Probe+0x11e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8010116:	2300      	movs	r3, #0
 8010118:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & MOTION_MAGNETO) == MOTION_MAGNETO))
 801011a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801011c:	2b00      	cmp	r3, #0
 801011e:	d107      	bne.n	8010130 <ISM330DHCX_0_Probe+0x134>
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	f003 0304 	and.w	r3, r3, #4
 8010126:	2b00      	cmp	r3, #0
 8010128:	d002      	beq.n	8010130 <ISM330DHCX_0_Probe+0x134>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 801012a:	f06f 0304 	mvn.w	r3, #4
 801012e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    }
  }
  return ret;
 8010130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8010132:	4618      	mov	r0, r3
 8010134:	3750      	adds	r7, #80	@ 0x50
 8010136:	46bd      	mov	sp, r7
 8010138:	bd80      	pop	{r7, pc}
 801013a:	bf00      	nop
 801013c:	0800e75d 	.word	0x0800e75d
 8010140:	0800e7dd 	.word	0x0800e7dd
 8010144:	0800e85d 	.word	0x0800e85d
 8010148:	0800e82d 	.word	0x0800e82d
 801014c:	0800e9d5 	.word	0x0800e9d5
 8010150:	20001be0 	.word	0x20001be0
 8010154:	20001bdc 	.word	0x20001bdc
 8010158:	20001bc8 	.word	0x20001bc8
 801015c:	20001bd8 	.word	0x20001bd8
 8010160:	2000045c 	.word	0x2000045c
 8010164:	2000056c 	.word	0x2000056c
 8010168:	20001bcc 	.word	0x20001bcc
 801016c:	20000490 	.word	0x20000490
 8010170:	2000046c 	.word	0x2000046c

08010174 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8010174:	b480      	push	{r7}
 8010176:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8010178:	4b24      	ldr	r3, [pc, #144]	@ (801020c <SystemInit+0x98>)
 801017a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801017e:	4a23      	ldr	r2, [pc, #140]	@ (801020c <SystemInit+0x98>)
 8010180:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8010184:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8010188:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801018c:	681b      	ldr	r3, [r3, #0]
 801018e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8010192:	f043 0301 	orr.w	r3, r3, #1
 8010196:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8010198:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801019c:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 80101a0:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80101a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101a6:	681a      	ldr	r2, [r3, #0]
 80101a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80101ac:	4b18      	ldr	r3, [pc, #96]	@ (8010210 <SystemInit+0x9c>)
 80101ae:	4013      	ands	r3, r2
 80101b0:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 80101b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80101ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80101be:	f023 0305 	bic.w	r3, r3, #5
 80101c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 80101c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80101ce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80101d2:	f023 0301 	bic.w	r3, r3, #1
 80101d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 80101da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101de:	4a0d      	ldr	r2, [pc, #52]	@ (8010214 <SystemInit+0xa0>)
 80101e0:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 80101e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101e6:	4a0b      	ldr	r2, [pc, #44]	@ (8010214 <SystemInit+0xa0>)
 80101e8:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80101ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80101f4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80101f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80101fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80101fe:	2200      	movs	r2, #0
 8010200:	619a      	str	r2, [r3, #24]
}
 8010202:	bf00      	nop
 8010204:	46bd      	mov	sp, r7
 8010206:	f85d 7b04 	ldr.w	r7, [sp], #4
 801020a:	4770      	bx	lr
 801020c:	e000ed00 	.word	0xe000ed00
 8010210:	faf6fefb 	.word	0xfaf6fefb
 8010214:	22041000 	.word	0x22041000

08010218 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8010218:	b480      	push	{r7}
 801021a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 801021c:	4b05      	ldr	r3, [pc, #20]	@ (8010234 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 801021e:	685b      	ldr	r3, [r3, #4]
 8010220:	4a04      	ldr	r2, [pc, #16]	@ (8010234 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8010222:	f043 0301 	orr.w	r3, r3, #1
 8010226:	6053      	str	r3, [r2, #4]
}
 8010228:	bf00      	nop
 801022a:	46bd      	mov	sp, r7
 801022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010230:	4770      	bx	lr
 8010232:	bf00      	nop
 8010234:	e0042000 	.word	0xe0042000

08010238 <LL_DBGMCU_EnableDBGStopMode>:
{
 8010238:	b480      	push	{r7}
 801023a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 801023c:	4b05      	ldr	r3, [pc, #20]	@ (8010254 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 801023e:	685b      	ldr	r3, [r3, #4]
 8010240:	4a04      	ldr	r2, [pc, #16]	@ (8010254 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8010242:	f043 0302 	orr.w	r3, r3, #2
 8010246:	6053      	str	r3, [r2, #4]
}
 8010248:	bf00      	nop
 801024a:	46bd      	mov	sp, r7
 801024c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010250:	4770      	bx	lr
 8010252:	bf00      	nop
 8010254:	e0042000 	.word	0xe0042000

08010258 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8010258:	b580      	push	{r7, lr}
 801025a:	b082      	sub	sp, #8
 801025c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 801025e:	2300      	movs	r3, #0
 8010260:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8010262:	4b0c      	ldr	r3, [pc, #48]	@ (8010294 <HAL_Init+0x3c>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	4a0b      	ldr	r2, [pc, #44]	@ (8010294 <HAL_Init+0x3c>)
 8010268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801026c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 801026e:	2003      	movs	r0, #3
 8010270:	f000 f9c0 	bl	80105f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8010274:	2000      	movs	r0, #0
 8010276:	f000 f80f 	bl	8010298 <HAL_InitTick>
 801027a:	4603      	mov	r3, r0
 801027c:	2b00      	cmp	r3, #0
 801027e:	d002      	beq.n	8010286 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8010280:	2301      	movs	r3, #1
 8010282:	71fb      	strb	r3, [r7, #7]
 8010284:	e001      	b.n	801028a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8010286:	f7f2 ffa6 	bl	80031d6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 801028a:	79fb      	ldrb	r3, [r7, #7]
}
 801028c:	4618      	mov	r0, r3
 801028e:	3708      	adds	r7, #8
 8010290:	46bd      	mov	sp, r7
 8010292:	bd80      	pop	{r7, pc}
 8010294:	58004000 	.word	0x58004000

08010298 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8010298:	b580      	push	{r7, lr}
 801029a:	b084      	sub	sp, #16
 801029c:	af00      	add	r7, sp, #0
 801029e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80102a0:	2300      	movs	r3, #0
 80102a2:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 80102a4:	4b17      	ldr	r3, [pc, #92]	@ (8010304 <HAL_InitTick+0x6c>)
 80102a6:	781b      	ldrb	r3, [r3, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d024      	beq.n	80102f6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80102ac:	f003 fa84 	bl	80137b8 <HAL_RCC_GetHCLKFreq>
 80102b0:	4602      	mov	r2, r0
 80102b2:	4b14      	ldr	r3, [pc, #80]	@ (8010304 <HAL_InitTick+0x6c>)
 80102b4:	781b      	ldrb	r3, [r3, #0]
 80102b6:	4619      	mov	r1, r3
 80102b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80102bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80102c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80102c4:	4618      	mov	r0, r3
 80102c6:	f000 f9d6 	bl	8010676 <HAL_SYSTICK_Config>
 80102ca:	4603      	mov	r3, r0
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d10f      	bne.n	80102f0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	2b0f      	cmp	r3, #15
 80102d4:	d809      	bhi.n	80102ea <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80102d6:	2200      	movs	r2, #0
 80102d8:	6879      	ldr	r1, [r7, #4]
 80102da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80102de:	f000 f994 	bl	801060a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80102e2:	4a09      	ldr	r2, [pc, #36]	@ (8010308 <HAL_InitTick+0x70>)
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	6013      	str	r3, [r2, #0]
 80102e8:	e007      	b.n	80102fa <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80102ea:	2301      	movs	r3, #1
 80102ec:	73fb      	strb	r3, [r7, #15]
 80102ee:	e004      	b.n	80102fa <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80102f0:	2301      	movs	r3, #1
 80102f2:	73fb      	strb	r3, [r7, #15]
 80102f4:	e001      	b.n	80102fa <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80102f6:	2301      	movs	r3, #1
 80102f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80102fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80102fc:	4618      	mov	r0, r3
 80102fe:	3710      	adds	r7, #16
 8010300:	46bd      	mov	sp, r7
 8010302:	bd80      	pop	{r7, pc}
 8010304:	20000588 	.word	0x20000588
 8010308:	20000584 	.word	0x20000584

0801030c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801030c:	b480      	push	{r7}
 801030e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8010310:	4b06      	ldr	r3, [pc, #24]	@ (801032c <HAL_IncTick+0x20>)
 8010312:	781b      	ldrb	r3, [r3, #0]
 8010314:	461a      	mov	r2, r3
 8010316:	4b06      	ldr	r3, [pc, #24]	@ (8010330 <HAL_IncTick+0x24>)
 8010318:	681b      	ldr	r3, [r3, #0]
 801031a:	4413      	add	r3, r2
 801031c:	4a04      	ldr	r2, [pc, #16]	@ (8010330 <HAL_IncTick+0x24>)
 801031e:	6013      	str	r3, [r2, #0]
}
 8010320:	bf00      	nop
 8010322:	46bd      	mov	sp, r7
 8010324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010328:	4770      	bx	lr
 801032a:	bf00      	nop
 801032c:	20000588 	.word	0x20000588
 8010330:	20001c18 	.word	0x20001c18

08010334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8010334:	b480      	push	{r7}
 8010336:	af00      	add	r7, sp, #0
  return uwTick;
 8010338:	4b03      	ldr	r3, [pc, #12]	@ (8010348 <HAL_GetTick+0x14>)
 801033a:	681b      	ldr	r3, [r3, #0]
}
 801033c:	4618      	mov	r0, r3
 801033e:	46bd      	mov	sp, r7
 8010340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010344:	4770      	bx	lr
 8010346:	bf00      	nop
 8010348:	20001c18 	.word	0x20001c18

0801034c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 801034c:	b480      	push	{r7}
 801034e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8010350:	4b03      	ldr	r3, [pc, #12]	@ (8010360 <HAL_GetTickPrio+0x14>)
 8010352:	681b      	ldr	r3, [r3, #0]
}
 8010354:	4618      	mov	r0, r3
 8010356:	46bd      	mov	sp, r7
 8010358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035c:	4770      	bx	lr
 801035e:	bf00      	nop
 8010360:	20000584 	.word	0x20000584

08010364 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8010364:	b480      	push	{r7}
 8010366:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8010368:	4b03      	ldr	r3, [pc, #12]	@ (8010378 <HAL_GetTickFreq+0x14>)
 801036a:	781b      	ldrb	r3, [r3, #0]
}
 801036c:	4618      	mov	r0, r3
 801036e:	46bd      	mov	sp, r7
 8010370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010374:	4770      	bx	lr
 8010376:	bf00      	nop
 8010378:	20000588 	.word	0x20000588

0801037c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 801037c:	b580      	push	{r7, lr}
 801037e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8010380:	f7ff ff4a 	bl	8010218 <LL_DBGMCU_EnableDBGSleepMode>
}
 8010384:	bf00      	nop
 8010386:	bd80      	pop	{r7, pc}

08010388 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8010388:	b580      	push	{r7, lr}
 801038a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 801038c:	f7ff ff54 	bl	8010238 <LL_DBGMCU_EnableDBGStopMode>
}
 8010390:	bf00      	nop
 8010392:	bd80      	pop	{r7, pc}

08010394 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8010394:	b480      	push	{r7}
 8010396:	b085      	sub	sp, #20
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f003 0307 	and.w	r3, r3, #7
 80103a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80103a4:	4b0c      	ldr	r3, [pc, #48]	@ (80103d8 <__NVIC_SetPriorityGrouping+0x44>)
 80103a6:	68db      	ldr	r3, [r3, #12]
 80103a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80103aa:	68ba      	ldr	r2, [r7, #8]
 80103ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80103b0:	4013      	ands	r3, r2
 80103b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80103b4:	68fb      	ldr	r3, [r7, #12]
 80103b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80103b8:	68bb      	ldr	r3, [r7, #8]
 80103ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80103bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80103c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80103c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80103c6:	4a04      	ldr	r2, [pc, #16]	@ (80103d8 <__NVIC_SetPriorityGrouping+0x44>)
 80103c8:	68bb      	ldr	r3, [r7, #8]
 80103ca:	60d3      	str	r3, [r2, #12]
}
 80103cc:	bf00      	nop
 80103ce:	3714      	adds	r7, #20
 80103d0:	46bd      	mov	sp, r7
 80103d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d6:	4770      	bx	lr
 80103d8:	e000ed00 	.word	0xe000ed00

080103dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80103dc:	b480      	push	{r7}
 80103de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80103e0:	4b04      	ldr	r3, [pc, #16]	@ (80103f4 <__NVIC_GetPriorityGrouping+0x18>)
 80103e2:	68db      	ldr	r3, [r3, #12]
 80103e4:	0a1b      	lsrs	r3, r3, #8
 80103e6:	f003 0307 	and.w	r3, r3, #7
}
 80103ea:	4618      	mov	r0, r3
 80103ec:	46bd      	mov	sp, r7
 80103ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f2:	4770      	bx	lr
 80103f4:	e000ed00 	.word	0xe000ed00

080103f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80103f8:	b480      	push	{r7}
 80103fa:	b083      	sub	sp, #12
 80103fc:	af00      	add	r7, sp, #0
 80103fe:	4603      	mov	r3, r0
 8010400:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010406:	2b00      	cmp	r3, #0
 8010408:	db0b      	blt.n	8010422 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801040a:	79fb      	ldrb	r3, [r7, #7]
 801040c:	f003 021f 	and.w	r2, r3, #31
 8010410:	4907      	ldr	r1, [pc, #28]	@ (8010430 <__NVIC_EnableIRQ+0x38>)
 8010412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010416:	095b      	lsrs	r3, r3, #5
 8010418:	2001      	movs	r0, #1
 801041a:	fa00 f202 	lsl.w	r2, r0, r2
 801041e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8010422:	bf00      	nop
 8010424:	370c      	adds	r7, #12
 8010426:	46bd      	mov	sp, r7
 8010428:	f85d 7b04 	ldr.w	r7, [sp], #4
 801042c:	4770      	bx	lr
 801042e:	bf00      	nop
 8010430:	e000e100 	.word	0xe000e100

08010434 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8010434:	b480      	push	{r7}
 8010436:	b083      	sub	sp, #12
 8010438:	af00      	add	r7, sp, #0
 801043a:	4603      	mov	r3, r0
 801043c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801043e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010442:	2b00      	cmp	r3, #0
 8010444:	db12      	blt.n	801046c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010446:	79fb      	ldrb	r3, [r7, #7]
 8010448:	f003 021f 	and.w	r2, r3, #31
 801044c:	490a      	ldr	r1, [pc, #40]	@ (8010478 <__NVIC_DisableIRQ+0x44>)
 801044e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010452:	095b      	lsrs	r3, r3, #5
 8010454:	2001      	movs	r0, #1
 8010456:	fa00 f202 	lsl.w	r2, r0, r2
 801045a:	3320      	adds	r3, #32
 801045c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8010460:	f3bf 8f4f 	dsb	sy
}
 8010464:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8010466:	f3bf 8f6f 	isb	sy
}
 801046a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 801046c:	bf00      	nop
 801046e:	370c      	adds	r7, #12
 8010470:	46bd      	mov	sp, r7
 8010472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010476:	4770      	bx	lr
 8010478:	e000e100 	.word	0xe000e100

0801047c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 801047c:	b480      	push	{r7}
 801047e:	b083      	sub	sp, #12
 8010480:	af00      	add	r7, sp, #0
 8010482:	4603      	mov	r3, r0
 8010484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801048a:	2b00      	cmp	r3, #0
 801048c:	db0c      	blt.n	80104a8 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801048e:	79fb      	ldrb	r3, [r7, #7]
 8010490:	f003 021f 	and.w	r2, r3, #31
 8010494:	4907      	ldr	r1, [pc, #28]	@ (80104b4 <__NVIC_SetPendingIRQ+0x38>)
 8010496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801049a:	095b      	lsrs	r3, r3, #5
 801049c:	2001      	movs	r0, #1
 801049e:	fa00 f202 	lsl.w	r2, r0, r2
 80104a2:	3340      	adds	r3, #64	@ 0x40
 80104a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80104a8:	bf00      	nop
 80104aa:	370c      	adds	r7, #12
 80104ac:	46bd      	mov	sp, r7
 80104ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104b2:	4770      	bx	lr
 80104b4:	e000e100 	.word	0xe000e100

080104b8 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80104b8:	b480      	push	{r7}
 80104ba:	b083      	sub	sp, #12
 80104bc:	af00      	add	r7, sp, #0
 80104be:	4603      	mov	r3, r0
 80104c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80104c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	db0c      	blt.n	80104e4 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80104ca:	79fb      	ldrb	r3, [r7, #7]
 80104cc:	f003 021f 	and.w	r2, r3, #31
 80104d0:	4907      	ldr	r1, [pc, #28]	@ (80104f0 <__NVIC_ClearPendingIRQ+0x38>)
 80104d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80104d6:	095b      	lsrs	r3, r3, #5
 80104d8:	2001      	movs	r0, #1
 80104da:	fa00 f202 	lsl.w	r2, r0, r2
 80104de:	3360      	adds	r3, #96	@ 0x60
 80104e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80104e4:	bf00      	nop
 80104e6:	370c      	adds	r7, #12
 80104e8:	46bd      	mov	sp, r7
 80104ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104ee:	4770      	bx	lr
 80104f0:	e000e100 	.word	0xe000e100

080104f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80104f4:	b480      	push	{r7}
 80104f6:	b083      	sub	sp, #12
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	4603      	mov	r3, r0
 80104fc:	6039      	str	r1, [r7, #0]
 80104fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010504:	2b00      	cmp	r3, #0
 8010506:	db0a      	blt.n	801051e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010508:	683b      	ldr	r3, [r7, #0]
 801050a:	b2da      	uxtb	r2, r3
 801050c:	490c      	ldr	r1, [pc, #48]	@ (8010540 <__NVIC_SetPriority+0x4c>)
 801050e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010512:	0112      	lsls	r2, r2, #4
 8010514:	b2d2      	uxtb	r2, r2
 8010516:	440b      	add	r3, r1
 8010518:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 801051c:	e00a      	b.n	8010534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801051e:	683b      	ldr	r3, [r7, #0]
 8010520:	b2da      	uxtb	r2, r3
 8010522:	4908      	ldr	r1, [pc, #32]	@ (8010544 <__NVIC_SetPriority+0x50>)
 8010524:	79fb      	ldrb	r3, [r7, #7]
 8010526:	f003 030f 	and.w	r3, r3, #15
 801052a:	3b04      	subs	r3, #4
 801052c:	0112      	lsls	r2, r2, #4
 801052e:	b2d2      	uxtb	r2, r2
 8010530:	440b      	add	r3, r1
 8010532:	761a      	strb	r2, [r3, #24]
}
 8010534:	bf00      	nop
 8010536:	370c      	adds	r7, #12
 8010538:	46bd      	mov	sp, r7
 801053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801053e:	4770      	bx	lr
 8010540:	e000e100 	.word	0xe000e100
 8010544:	e000ed00 	.word	0xe000ed00

08010548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010548:	b480      	push	{r7}
 801054a:	b089      	sub	sp, #36	@ 0x24
 801054c:	af00      	add	r7, sp, #0
 801054e:	60f8      	str	r0, [r7, #12]
 8010550:	60b9      	str	r1, [r7, #8]
 8010552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	f003 0307 	and.w	r3, r3, #7
 801055a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801055c:	69fb      	ldr	r3, [r7, #28]
 801055e:	f1c3 0307 	rsb	r3, r3, #7
 8010562:	2b04      	cmp	r3, #4
 8010564:	bf28      	it	cs
 8010566:	2304      	movcs	r3, #4
 8010568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801056a:	69fb      	ldr	r3, [r7, #28]
 801056c:	3304      	adds	r3, #4
 801056e:	2b06      	cmp	r3, #6
 8010570:	d902      	bls.n	8010578 <NVIC_EncodePriority+0x30>
 8010572:	69fb      	ldr	r3, [r7, #28]
 8010574:	3b03      	subs	r3, #3
 8010576:	e000      	b.n	801057a <NVIC_EncodePriority+0x32>
 8010578:	2300      	movs	r3, #0
 801057a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801057c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010580:	69bb      	ldr	r3, [r7, #24]
 8010582:	fa02 f303 	lsl.w	r3, r2, r3
 8010586:	43da      	mvns	r2, r3
 8010588:	68bb      	ldr	r3, [r7, #8]
 801058a:	401a      	ands	r2, r3
 801058c:	697b      	ldr	r3, [r7, #20]
 801058e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8010590:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8010594:	697b      	ldr	r3, [r7, #20]
 8010596:	fa01 f303 	lsl.w	r3, r1, r3
 801059a:	43d9      	mvns	r1, r3
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80105a0:	4313      	orrs	r3, r2
         );
}
 80105a2:	4618      	mov	r0, r3
 80105a4:	3724      	adds	r7, #36	@ 0x24
 80105a6:	46bd      	mov	sp, r7
 80105a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105ac:	4770      	bx	lr
	...

080105b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80105b0:	b580      	push	{r7, lr}
 80105b2:	b082      	sub	sp, #8
 80105b4:	af00      	add	r7, sp, #0
 80105b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	3b01      	subs	r3, #1
 80105bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80105c0:	d301      	bcc.n	80105c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80105c2:	2301      	movs	r3, #1
 80105c4:	e00f      	b.n	80105e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80105c6:	4a0a      	ldr	r2, [pc, #40]	@ (80105f0 <SysTick_Config+0x40>)
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	3b01      	subs	r3, #1
 80105cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80105ce:	210f      	movs	r1, #15
 80105d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80105d4:	f7ff ff8e 	bl	80104f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80105d8:	4b05      	ldr	r3, [pc, #20]	@ (80105f0 <SysTick_Config+0x40>)
 80105da:	2200      	movs	r2, #0
 80105dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80105de:	4b04      	ldr	r3, [pc, #16]	@ (80105f0 <SysTick_Config+0x40>)
 80105e0:	2207      	movs	r2, #7
 80105e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80105e4:	2300      	movs	r3, #0
}
 80105e6:	4618      	mov	r0, r3
 80105e8:	3708      	adds	r7, #8
 80105ea:	46bd      	mov	sp, r7
 80105ec:	bd80      	pop	{r7, pc}
 80105ee:	bf00      	nop
 80105f0:	e000e010 	.word	0xe000e010

080105f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80105f4:	b580      	push	{r7, lr}
 80105f6:	b082      	sub	sp, #8
 80105f8:	af00      	add	r7, sp, #0
 80105fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80105fc:	6878      	ldr	r0, [r7, #4]
 80105fe:	f7ff fec9 	bl	8010394 <__NVIC_SetPriorityGrouping>
}
 8010602:	bf00      	nop
 8010604:	3708      	adds	r7, #8
 8010606:	46bd      	mov	sp, r7
 8010608:	bd80      	pop	{r7, pc}

0801060a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 801060a:	b580      	push	{r7, lr}
 801060c:	b086      	sub	sp, #24
 801060e:	af00      	add	r7, sp, #0
 8010610:	4603      	mov	r3, r0
 8010612:	60b9      	str	r1, [r7, #8]
 8010614:	607a      	str	r2, [r7, #4]
 8010616:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8010618:	f7ff fee0 	bl	80103dc <__NVIC_GetPriorityGrouping>
 801061c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801061e:	687a      	ldr	r2, [r7, #4]
 8010620:	68b9      	ldr	r1, [r7, #8]
 8010622:	6978      	ldr	r0, [r7, #20]
 8010624:	f7ff ff90 	bl	8010548 <NVIC_EncodePriority>
 8010628:	4602      	mov	r2, r0
 801062a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801062e:	4611      	mov	r1, r2
 8010630:	4618      	mov	r0, r3
 8010632:	f7ff ff5f 	bl	80104f4 <__NVIC_SetPriority>
}
 8010636:	bf00      	nop
 8010638:	3718      	adds	r7, #24
 801063a:	46bd      	mov	sp, r7
 801063c:	bd80      	pop	{r7, pc}

0801063e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801063e:	b580      	push	{r7, lr}
 8010640:	b082      	sub	sp, #8
 8010642:	af00      	add	r7, sp, #0
 8010644:	4603      	mov	r3, r0
 8010646:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8010648:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801064c:	4618      	mov	r0, r3
 801064e:	f7ff fed3 	bl	80103f8 <__NVIC_EnableIRQ>
}
 8010652:	bf00      	nop
 8010654:	3708      	adds	r7, #8
 8010656:	46bd      	mov	sp, r7
 8010658:	bd80      	pop	{r7, pc}

0801065a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 801065a:	b580      	push	{r7, lr}
 801065c:	b082      	sub	sp, #8
 801065e:	af00      	add	r7, sp, #0
 8010660:	4603      	mov	r3, r0
 8010662:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8010664:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010668:	4618      	mov	r0, r3
 801066a:	f7ff fee3 	bl	8010434 <__NVIC_DisableIRQ>
}
 801066e:	bf00      	nop
 8010670:	3708      	adds	r7, #8
 8010672:	46bd      	mov	sp, r7
 8010674:	bd80      	pop	{r7, pc}

08010676 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8010676:	b580      	push	{r7, lr}
 8010678:	b082      	sub	sp, #8
 801067a:	af00      	add	r7, sp, #0
 801067c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 801067e:	6878      	ldr	r0, [r7, #4]
 8010680:	f7ff ff96 	bl	80105b0 <SysTick_Config>
 8010684:	4603      	mov	r3, r0
}
 8010686:	4618      	mov	r0, r3
 8010688:	3708      	adds	r7, #8
 801068a:	46bd      	mov	sp, r7
 801068c:	bd80      	pop	{r7, pc}

0801068e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 801068e:	b580      	push	{r7, lr}
 8010690:	b082      	sub	sp, #8
 8010692:	af00      	add	r7, sp, #0
 8010694:	4603      	mov	r3, r0
 8010696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8010698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801069c:	4618      	mov	r0, r3
 801069e:	f7ff feed 	bl	801047c <__NVIC_SetPendingIRQ>
}
 80106a2:	bf00      	nop
 80106a4:	3708      	adds	r7, #8
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}

080106aa <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80106aa:	b580      	push	{r7, lr}
 80106ac:	b082      	sub	sp, #8
 80106ae:	af00      	add	r7, sp, #0
 80106b0:	4603      	mov	r3, r0
 80106b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80106b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80106b8:	4618      	mov	r0, r3
 80106ba:	f7ff fefd 	bl	80104b8 <__NVIC_ClearPendingIRQ>
}
 80106be:	bf00      	nop
 80106c0:	3708      	adds	r7, #8
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
	...

080106c8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b084      	sub	sp, #16
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80106d0:	687b      	ldr	r3, [r7, #4]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d101      	bne.n	80106da <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80106d6:	2301      	movs	r3, #1
 80106d8:	e08e      	b.n	80107f8 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	681b      	ldr	r3, [r3, #0]
 80106de:	461a      	mov	r2, r3
 80106e0:	4b47      	ldr	r3, [pc, #284]	@ (8010800 <HAL_DMA_Init+0x138>)
 80106e2:	429a      	cmp	r2, r3
 80106e4:	d80f      	bhi.n	8010706 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	461a      	mov	r2, r3
 80106ec:	4b45      	ldr	r3, [pc, #276]	@ (8010804 <HAL_DMA_Init+0x13c>)
 80106ee:	4413      	add	r3, r2
 80106f0:	4a45      	ldr	r2, [pc, #276]	@ (8010808 <HAL_DMA_Init+0x140>)
 80106f2:	fba2 2303 	umull	r2, r3, r2, r3
 80106f6:	091b      	lsrs	r3, r3, #4
 80106f8:	009a      	lsls	r2, r3, #2
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	4a42      	ldr	r2, [pc, #264]	@ (801080c <HAL_DMA_Init+0x144>)
 8010702:	641a      	str	r2, [r3, #64]	@ 0x40
 8010704:	e00e      	b.n	8010724 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	461a      	mov	r2, r3
 801070c:	4b40      	ldr	r3, [pc, #256]	@ (8010810 <HAL_DMA_Init+0x148>)
 801070e:	4413      	add	r3, r2
 8010710:	4a3d      	ldr	r2, [pc, #244]	@ (8010808 <HAL_DMA_Init+0x140>)
 8010712:	fba2 2303 	umull	r2, r3, r2, r3
 8010716:	091b      	lsrs	r3, r3, #4
 8010718:	009a      	lsls	r2, r3, #2
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	4a3c      	ldr	r2, [pc, #240]	@ (8010814 <HAL_DMA_Init+0x14c>)
 8010722:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	2202      	movs	r2, #2
 8010728:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	681b      	ldr	r3, [r3, #0]
 8010732:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 801073a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801073e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8010748:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	691b      	ldr	r3, [r3, #16]
 801074e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8010754:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	699b      	ldr	r3, [r3, #24]
 801075a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8010760:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	6a1b      	ldr	r3, [r3, #32]
 8010766:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8010768:	68fa      	ldr	r2, [r7, #12]
 801076a:	4313      	orrs	r3, r2
 801076c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	681b      	ldr	r3, [r3, #0]
 8010772:	68fa      	ldr	r2, [r7, #12]
 8010774:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8010776:	6878      	ldr	r0, [r7, #4]
 8010778:	f000 fa74 	bl	8010c64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	689b      	ldr	r3, [r3, #8]
 8010780:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010784:	d102      	bne.n	801078c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	2200      	movs	r2, #0
 801078a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	685a      	ldr	r2, [r3, #4]
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010794:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8010798:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801079e:	687a      	ldr	r2, [r7, #4]
 80107a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80107a2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	685b      	ldr	r3, [r3, #4]
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	d010      	beq.n	80107ce <HAL_DMA_Init+0x106>
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	685b      	ldr	r3, [r3, #4]
 80107b0:	2b04      	cmp	r3, #4
 80107b2:	d80c      	bhi.n	80107ce <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80107b4:	6878      	ldr	r0, [r7, #4]
 80107b6:	f000 fa93 	bl	8010ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80107ba:	687b      	ldr	r3, [r7, #4]
 80107bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107be:	2200      	movs	r2, #0
 80107c0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80107c6:	687a      	ldr	r2, [r7, #4]
 80107c8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80107ca:	605a      	str	r2, [r3, #4]
 80107cc:	e008      	b.n	80107e0 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80107ce:	687b      	ldr	r3, [r7, #4]
 80107d0:	2200      	movs	r2, #0
 80107d2:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	2200      	movs	r2, #0
 80107d8:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80107da:	687b      	ldr	r3, [r7, #4]
 80107dc:	2200      	movs	r2, #0
 80107de:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	2200      	movs	r2, #0
 80107e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	2201      	movs	r2, #1
 80107ea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	2200      	movs	r2, #0
 80107f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80107f6:	2300      	movs	r3, #0
}
 80107f8:	4618      	mov	r0, r3
 80107fa:	3710      	adds	r7, #16
 80107fc:	46bd      	mov	sp, r7
 80107fe:	bd80      	pop	{r7, pc}
 8010800:	40020407 	.word	0x40020407
 8010804:	bffdfff8 	.word	0xbffdfff8
 8010808:	cccccccd 	.word	0xcccccccd
 801080c:	40020000 	.word	0x40020000
 8010810:	bffdfbf8 	.word	0xbffdfbf8
 8010814:	40020400 	.word	0x40020400

08010818 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b086      	sub	sp, #24
 801081c:	af00      	add	r7, sp, #0
 801081e:	60f8      	str	r0, [r7, #12]
 8010820:	60b9      	str	r1, [r7, #8]
 8010822:	607a      	str	r2, [r7, #4]
 8010824:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8010826:	2300      	movs	r3, #0
 8010828:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8010830:	2b01      	cmp	r3, #1
 8010832:	d101      	bne.n	8010838 <HAL_DMA_Start_IT+0x20>
 8010834:	2302      	movs	r3, #2
 8010836:	e066      	b.n	8010906 <HAL_DMA_Start_IT+0xee>
 8010838:	68fb      	ldr	r3, [r7, #12]
 801083a:	2201      	movs	r2, #1
 801083c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8010846:	b2db      	uxtb	r3, r3
 8010848:	2b01      	cmp	r3, #1
 801084a:	d155      	bne.n	80108f8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 801084c:	68fb      	ldr	r3, [r7, #12]
 801084e:	2202      	movs	r2, #2
 8010850:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	2200      	movs	r2, #0
 8010858:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 801085a:	68fb      	ldr	r3, [r7, #12]
 801085c:	681b      	ldr	r3, [r3, #0]
 801085e:	681a      	ldr	r2, [r3, #0]
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	f022 0201 	bic.w	r2, r2, #1
 8010868:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	687a      	ldr	r2, [r7, #4]
 801086e:	68b9      	ldr	r1, [r7, #8]
 8010870:	68f8      	ldr	r0, [r7, #12]
 8010872:	f000 f9b9 	bl	8010be8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801087a:	2b00      	cmp	r3, #0
 801087c:	d008      	beq.n	8010890 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801087e:	68fb      	ldr	r3, [r7, #12]
 8010880:	681b      	ldr	r3, [r3, #0]
 8010882:	681a      	ldr	r2, [r3, #0]
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	f042 020e 	orr.w	r2, r2, #14
 801088c:	601a      	str	r2, [r3, #0]
 801088e:	e00f      	b.n	80108b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	681a      	ldr	r2, [r3, #0]
 8010896:	68fb      	ldr	r3, [r7, #12]
 8010898:	681b      	ldr	r3, [r3, #0]
 801089a:	f022 0204 	bic.w	r2, r2, #4
 801089e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80108a0:	68fb      	ldr	r3, [r7, #12]
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	681a      	ldr	r2, [r3, #0]
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	681b      	ldr	r3, [r3, #0]
 80108aa:	f042 020a 	orr.w	r2, r2, #10
 80108ae:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80108b0:	68fb      	ldr	r3, [r7, #12]
 80108b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80108ba:	2b00      	cmp	r3, #0
 80108bc:	d007      	beq.n	80108ce <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80108c2:	681a      	ldr	r2, [r3, #0]
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80108c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80108cc:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d007      	beq.n	80108e6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108da:	681a      	ldr	r2, [r3, #0]
 80108dc:	68fb      	ldr	r3, [r7, #12]
 80108de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80108e4:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80108e6:	68fb      	ldr	r3, [r7, #12]
 80108e8:	681b      	ldr	r3, [r3, #0]
 80108ea:	681a      	ldr	r2, [r3, #0]
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	681b      	ldr	r3, [r3, #0]
 80108f0:	f042 0201 	orr.w	r2, r2, #1
 80108f4:	601a      	str	r2, [r3, #0]
 80108f6:	e005      	b.n	8010904 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80108f8:	68fb      	ldr	r3, [r7, #12]
 80108fa:	2200      	movs	r2, #0
 80108fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8010900:	2302      	movs	r3, #2
 8010902:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8010904:	7dfb      	ldrb	r3, [r7, #23]
}
 8010906:	4618      	mov	r0, r3
 8010908:	3718      	adds	r7, #24
 801090a:	46bd      	mov	sp, r7
 801090c:	bd80      	pop	{r7, pc}

0801090e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801090e:	b480      	push	{r7}
 8010910:	b083      	sub	sp, #12
 8010912:	af00      	add	r7, sp, #0
 8010914:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2b00      	cmp	r3, #0
 801091a:	d101      	bne.n	8010920 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 801091c:	2301      	movs	r3, #1
 801091e:	e04f      	b.n	80109c0 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8010926:	b2db      	uxtb	r3, r3
 8010928:	2b02      	cmp	r3, #2
 801092a:	d008      	beq.n	801093e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2204      	movs	r2, #4
 8010930:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010932:	687b      	ldr	r3, [r7, #4]
 8010934:	2200      	movs	r2, #0
 8010936:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 801093a:	2301      	movs	r3, #1
 801093c:	e040      	b.n	80109c0 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	681a      	ldr	r2, [r3, #0]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	681b      	ldr	r3, [r3, #0]
 8010948:	f022 020e 	bic.w	r2, r2, #14
 801094c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010952:	681a      	ldr	r2, [r3, #0]
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010958:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801095c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	681b      	ldr	r3, [r3, #0]
 8010962:	681a      	ldr	r2, [r3, #0]
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	681b      	ldr	r3, [r3, #0]
 8010968:	f022 0201 	bic.w	r2, r2, #1
 801096c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 801096e:	687b      	ldr	r3, [r7, #4]
 8010970:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010972:	f003 021c 	and.w	r2, r3, #28
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801097a:	2101      	movs	r1, #1
 801097c:	fa01 f202 	lsl.w	r2, r1, r2
 8010980:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010986:	687a      	ldr	r2, [r7, #4]
 8010988:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 801098a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010990:	2b00      	cmp	r3, #0
 8010992:	d00c      	beq.n	80109ae <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010998:	681a      	ldr	r2, [r3, #0]
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801099e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80109a2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80109a8:	687a      	ldr	r2, [r7, #4]
 80109aa:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80109ac:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	2201      	movs	r2, #1
 80109b2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	2200      	movs	r2, #0
 80109ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80109be:	2300      	movs	r3, #0
}
 80109c0:	4618      	mov	r0, r3
 80109c2:	370c      	adds	r7, #12
 80109c4:	46bd      	mov	sp, r7
 80109c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ca:	4770      	bx	lr

080109cc <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80109cc:	b580      	push	{r7, lr}
 80109ce:	b084      	sub	sp, #16
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80109d4:	2300      	movs	r3, #0
 80109d6:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80109d8:	687b      	ldr	r3, [r7, #4]
 80109da:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80109de:	b2db      	uxtb	r3, r3
 80109e0:	2b02      	cmp	r3, #2
 80109e2:	d005      	beq.n	80109f0 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	2204      	movs	r2, #4
 80109e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80109ea:	2301      	movs	r3, #1
 80109ec:	73fb      	strb	r3, [r7, #15]
 80109ee:	e047      	b.n	8010a80 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	681b      	ldr	r3, [r3, #0]
 80109f4:	681a      	ldr	r2, [r3, #0]
 80109f6:	687b      	ldr	r3, [r7, #4]
 80109f8:	681b      	ldr	r3, [r3, #0]
 80109fa:	f022 020e 	bic.w	r2, r2, #14
 80109fe:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010a00:	687b      	ldr	r3, [r7, #4]
 8010a02:	681b      	ldr	r3, [r3, #0]
 8010a04:	681a      	ldr	r2, [r3, #0]
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	f022 0201 	bic.w	r2, r2, #1
 8010a0e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a14:	681a      	ldr	r2, [r3, #0]
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010a1a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010a1e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8010a20:	687b      	ldr	r3, [r7, #4]
 8010a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010a24:	f003 021c 	and.w	r2, r3, #28
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a2c:	2101      	movs	r1, #1
 8010a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8010a32:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a38:	687a      	ldr	r2, [r7, #4]
 8010a3a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010a3c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a42:	2b00      	cmp	r3, #0
 8010a44:	d00c      	beq.n	8010a60 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010a46:	687b      	ldr	r3, [r7, #4]
 8010a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a4a:	681a      	ldr	r2, [r3, #0]
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010a50:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8010a54:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a5a:	687a      	ldr	r2, [r7, #4]
 8010a5c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010a5e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	2201      	movs	r2, #1
 8010a64:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d003      	beq.n	8010a80 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a7c:	6878      	ldr	r0, [r7, #4]
 8010a7e:	4798      	blx	r3
    }
  }
  return status;
 8010a80:	7bfb      	ldrb	r3, [r7, #15]
}
 8010a82:	4618      	mov	r0, r3
 8010a84:	3710      	adds	r7, #16
 8010a86:	46bd      	mov	sp, r7
 8010a88:	bd80      	pop	{r7, pc}

08010a8a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8010a8a:	b580      	push	{r7, lr}
 8010a8c:	b084      	sub	sp, #16
 8010a8e:	af00      	add	r7, sp, #0
 8010a90:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	681b      	ldr	r3, [r3, #0]
 8010a9e:	681b      	ldr	r3, [r3, #0]
 8010aa0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010aa6:	f003 031c 	and.w	r3, r3, #28
 8010aaa:	2204      	movs	r2, #4
 8010aac:	409a      	lsls	r2, r3
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	4013      	ands	r3, r2
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d026      	beq.n	8010b04 <HAL_DMA_IRQHandler+0x7a>
 8010ab6:	68bb      	ldr	r3, [r7, #8]
 8010ab8:	f003 0304 	and.w	r3, r3, #4
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d021      	beq.n	8010b04 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010ac0:	687b      	ldr	r3, [r7, #4]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	f003 0320 	and.w	r3, r3, #32
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d107      	bne.n	8010ade <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	681b      	ldr	r3, [r3, #0]
 8010ad2:	681a      	ldr	r2, [r3, #0]
 8010ad4:	687b      	ldr	r3, [r7, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	f022 0204 	bic.w	r2, r2, #4
 8010adc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ae2:	f003 021c 	and.w	r2, r3, #28
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010aea:	2104      	movs	r1, #4
 8010aec:	fa01 f202 	lsl.w	r2, r1, r2
 8010af0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010af6:	2b00      	cmp	r3, #0
 8010af8:	d071      	beq.n	8010bde <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010afe:	6878      	ldr	r0, [r7, #4]
 8010b00:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8010b02:	e06c      	b.n	8010bde <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b08:	f003 031c 	and.w	r3, r3, #28
 8010b0c:	2202      	movs	r2, #2
 8010b0e:	409a      	lsls	r2, r3
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	4013      	ands	r3, r2
 8010b14:	2b00      	cmp	r3, #0
 8010b16:	d02e      	beq.n	8010b76 <HAL_DMA_IRQHandler+0xec>
 8010b18:	68bb      	ldr	r3, [r7, #8]
 8010b1a:	f003 0302 	and.w	r3, r3, #2
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d029      	beq.n	8010b76 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681b      	ldr	r3, [r3, #0]
 8010b26:	681b      	ldr	r3, [r3, #0]
 8010b28:	f003 0320 	and.w	r3, r3, #32
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d10b      	bne.n	8010b48 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	681b      	ldr	r3, [r3, #0]
 8010b34:	681a      	ldr	r2, [r3, #0]
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	681b      	ldr	r3, [r3, #0]
 8010b3a:	f022 020a 	bic.w	r2, r2, #10
 8010b3e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	2201      	movs	r2, #1
 8010b44:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b4c:	f003 021c 	and.w	r2, r3, #28
 8010b50:	687b      	ldr	r3, [r7, #4]
 8010b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b54:	2102      	movs	r1, #2
 8010b56:	fa01 f202 	lsl.w	r2, r1, r2
 8010b5a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	2200      	movs	r2, #0
 8010b60:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d038      	beq.n	8010bde <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b70:	6878      	ldr	r0, [r7, #4]
 8010b72:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8010b74:	e033      	b.n	8010bde <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010b7a:	f003 031c 	and.w	r3, r3, #28
 8010b7e:	2208      	movs	r2, #8
 8010b80:	409a      	lsls	r2, r3
 8010b82:	68fb      	ldr	r3, [r7, #12]
 8010b84:	4013      	ands	r3, r2
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	d02a      	beq.n	8010be0 <HAL_DMA_IRQHandler+0x156>
 8010b8a:	68bb      	ldr	r3, [r7, #8]
 8010b8c:	f003 0308 	and.w	r3, r3, #8
 8010b90:	2b00      	cmp	r3, #0
 8010b92:	d025      	beq.n	8010be0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010b94:	687b      	ldr	r3, [r7, #4]
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	681a      	ldr	r2, [r3, #0]
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	681b      	ldr	r3, [r3, #0]
 8010b9e:	f022 020e 	bic.w	r2, r2, #14
 8010ba2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ba8:	f003 021c 	and.w	r2, r3, #28
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010bb0:	2101      	movs	r1, #1
 8010bb2:	fa01 f202 	lsl.w	r2, r1, r2
 8010bb6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	2201      	movs	r2, #1
 8010bbc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8010bbe:	687b      	ldr	r3, [r7, #4]
 8010bc0:	2201      	movs	r2, #1
 8010bc2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	2200      	movs	r2, #0
 8010bca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bd2:	2b00      	cmp	r3, #0
 8010bd4:	d004      	beq.n	8010be0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010bda:	6878      	ldr	r0, [r7, #4]
 8010bdc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8010bde:	bf00      	nop
 8010be0:	bf00      	nop
}
 8010be2:	3710      	adds	r7, #16
 8010be4:	46bd      	mov	sp, r7
 8010be6:	bd80      	pop	{r7, pc}

08010be8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b085      	sub	sp, #20
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	60f8      	str	r0, [r7, #12]
 8010bf0:	60b9      	str	r1, [r7, #8]
 8010bf2:	607a      	str	r2, [r7, #4]
 8010bf4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010bfa:	68fa      	ldr	r2, [r7, #12]
 8010bfc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8010bfe:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8010c00:	68fb      	ldr	r3, [r7, #12]
 8010c02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d004      	beq.n	8010c12 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010c08:	68fb      	ldr	r3, [r7, #12]
 8010c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c0c:	68fa      	ldr	r2, [r7, #12]
 8010c0e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010c10:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8010c12:	68fb      	ldr	r3, [r7, #12]
 8010c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c16:	f003 021c 	and.w	r2, r3, #28
 8010c1a:	68fb      	ldr	r3, [r7, #12]
 8010c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010c1e:	2101      	movs	r1, #1
 8010c20:	fa01 f202 	lsl.w	r2, r1, r2
 8010c24:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	683a      	ldr	r2, [r7, #0]
 8010c2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8010c2e:	68fb      	ldr	r3, [r7, #12]
 8010c30:	689b      	ldr	r3, [r3, #8]
 8010c32:	2b10      	cmp	r3, #16
 8010c34:	d108      	bne.n	8010c48 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8010c36:	68fb      	ldr	r3, [r7, #12]
 8010c38:	681b      	ldr	r3, [r3, #0]
 8010c3a:	687a      	ldr	r2, [r7, #4]
 8010c3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	681b      	ldr	r3, [r3, #0]
 8010c42:	68ba      	ldr	r2, [r7, #8]
 8010c44:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8010c46:	e007      	b.n	8010c58 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8010c48:	68fb      	ldr	r3, [r7, #12]
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	68ba      	ldr	r2, [r7, #8]
 8010c4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8010c50:	68fb      	ldr	r3, [r7, #12]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	687a      	ldr	r2, [r7, #4]
 8010c56:	60da      	str	r2, [r3, #12]
}
 8010c58:	bf00      	nop
 8010c5a:	3714      	adds	r7, #20
 8010c5c:	46bd      	mov	sp, r7
 8010c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c62:	4770      	bx	lr

08010c64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010c64:	b480      	push	{r7}
 8010c66:	b085      	sub	sp, #20
 8010c68:	af00      	add	r7, sp, #0
 8010c6a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8010c6c:	687b      	ldr	r3, [r7, #4]
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	461a      	mov	r2, r3
 8010c72:	4b17      	ldr	r3, [pc, #92]	@ (8010cd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8010c74:	429a      	cmp	r2, r3
 8010c76:	d80a      	bhi.n	8010c8e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8010c78:	687b      	ldr	r3, [r7, #4]
 8010c7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c7c:	089b      	lsrs	r3, r3, #2
 8010c7e:	009b      	lsls	r3, r3, #2
 8010c80:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010c84:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8010c88:	687a      	ldr	r2, [r7, #4]
 8010c8a:	6493      	str	r3, [r2, #72]	@ 0x48
 8010c8c:	e007      	b.n	8010c9e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010c92:	089b      	lsrs	r3, r3, #2
 8010c94:	009a      	lsls	r2, r3, #2
 8010c96:	4b0f      	ldr	r3, [pc, #60]	@ (8010cd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8010c98:	4413      	add	r3, r2
 8010c9a:	687a      	ldr	r2, [r7, #4]
 8010c9c:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	b2db      	uxtb	r3, r3
 8010ca4:	3b08      	subs	r3, #8
 8010ca6:	4a0c      	ldr	r2, [pc, #48]	@ (8010cd8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8010ca8:	fba2 2303 	umull	r2, r3, r2, r3
 8010cac:	091b      	lsrs	r3, r3, #4
 8010cae:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8010cdc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8010cb4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	f003 031f 	and.w	r3, r3, #31
 8010cbc:	2201      	movs	r2, #1
 8010cbe:	409a      	lsls	r2, r3
 8010cc0:	687b      	ldr	r3, [r7, #4]
 8010cc2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8010cc4:	bf00      	nop
 8010cc6:	3714      	adds	r7, #20
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cce:	4770      	bx	lr
 8010cd0:	40020407 	.word	0x40020407
 8010cd4:	4002081c 	.word	0x4002081c
 8010cd8:	cccccccd 	.word	0xcccccccd
 8010cdc:	40020880 	.word	0x40020880

08010ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8010ce0:	b480      	push	{r7}
 8010ce2:	b085      	sub	sp, #20
 8010ce4:	af00      	add	r7, sp, #0
 8010ce6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	685b      	ldr	r3, [r3, #4]
 8010cec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010cf0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8010cf2:	68fa      	ldr	r2, [r7, #12]
 8010cf4:	4b0b      	ldr	r3, [pc, #44]	@ (8010d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8010cf6:	4413      	add	r3, r2
 8010cf8:	009b      	lsls	r3, r3, #2
 8010cfa:	461a      	mov	r2, r3
 8010cfc:	687b      	ldr	r3, [r7, #4]
 8010cfe:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	4a09      	ldr	r2, [pc, #36]	@ (8010d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8010d04:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	3b01      	subs	r3, #1
 8010d0a:	f003 0303 	and.w	r3, r3, #3
 8010d0e:	2201      	movs	r2, #1
 8010d10:	409a      	lsls	r2, r3
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8010d16:	bf00      	nop
 8010d18:	3714      	adds	r7, #20
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d20:	4770      	bx	lr
 8010d22:	bf00      	nop
 8010d24:	1000823f 	.word	0x1000823f
 8010d28:	40020940 	.word	0x40020940

08010d2c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b087      	sub	sp, #28
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	60f8      	str	r0, [r7, #12]
 8010d34:	460b      	mov	r3, r1
 8010d36:	607a      	str	r2, [r7, #4]
 8010d38:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8010d3e:	7afb      	ldrb	r3, [r7, #11]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d103      	bne.n	8010d4c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8010d44:	68fb      	ldr	r3, [r7, #12]
 8010d46:	687a      	ldr	r2, [r7, #4]
 8010d48:	605a      	str	r2, [r3, #4]
      break;
 8010d4a:	e002      	b.n	8010d52 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 8010d4c:	2301      	movs	r3, #1
 8010d4e:	75fb      	strb	r3, [r7, #23]
      break;
 8010d50:	bf00      	nop
  }

  return status;
 8010d52:	7dfb      	ldrb	r3, [r7, #23]
}
 8010d54:	4618      	mov	r0, r3
 8010d56:	371c      	adds	r7, #28
 8010d58:	46bd      	mov	sp, r7
 8010d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d5e:	4770      	bx	lr

08010d60 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8010d60:	b480      	push	{r7}
 8010d62:	b083      	sub	sp, #12
 8010d64:	af00      	add	r7, sp, #0
 8010d66:	6078      	str	r0, [r7, #4]
 8010d68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d101      	bne.n	8010d74 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8010d70:	2301      	movs	r3, #1
 8010d72:	e003      	b.n	8010d7c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8010d74:	687b      	ldr	r3, [r7, #4]
 8010d76:	683a      	ldr	r2, [r7, #0]
 8010d78:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8010d7a:	2300      	movs	r3, #0
  }
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	370c      	adds	r7, #12
 8010d80:	46bd      	mov	sp, r7
 8010d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d86:	4770      	bx	lr

08010d88 <HAL_EXTI_GenerateSWI>:
  * @brief  Generate a software interrupt for a dedicated line.
  * @param  hexti Exti handle.
  * @retval None.
  */
void HAL_EXTI_GenerateSWI(const EXTI_HandleTypeDef *hexti)
{
 8010d88:	b480      	push	{r7}
 8010d8a:	b087      	sub	sp, #28
 8010d8c:	af00      	add	r7, sp, #0
 8010d8e:	6078      	str	r0, [r7, #4]
  /* Check parameters */
  assert_param(IS_EXTI_LINE(hexti->Line));
  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));

  /* compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	681b      	ldr	r3, [r3, #0]
 8010d94:	0c1b      	lsrs	r3, r3, #16
 8010d96:	f003 0301 	and.w	r3, r3, #1
 8010d9a:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	f003 031f 	and.w	r3, r3, #31
 8010da4:	2201      	movs	r2, #1
 8010da6:	fa02 f303 	lsl.w	r3, r2, r3
 8010daa:	613b      	str	r3, [r7, #16]

  regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset));
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	015b      	lsls	r3, r3, #5
 8010db0:	f103 43b0 	add.w	r3, r3, #1476395008	@ 0x58000000
 8010db4:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 8010db8:	60fb      	str	r3, [r7, #12]
  *regaddr = maskline;
 8010dba:	68fb      	ldr	r3, [r7, #12]
 8010dbc:	693a      	ldr	r2, [r7, #16]
 8010dbe:	601a      	str	r2, [r3, #0]
}
 8010dc0:	bf00      	nop
 8010dc2:	371c      	adds	r7, #28
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dca:	4770      	bx	lr

08010dcc <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b087      	sub	sp, #28
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
 8010dd4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00UL;
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010dda:	e14c      	b.n	8011076 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	681a      	ldr	r2, [r3, #0]
 8010de0:	2101      	movs	r1, #1
 8010de2:	697b      	ldr	r3, [r7, #20]
 8010de4:	fa01 f303 	lsl.w	r3, r1, r3
 8010de8:	4013      	ands	r3, r2
 8010dea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	2b00      	cmp	r3, #0
 8010df0:	f000 813e 	beq.w	8011070 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010df4:	683b      	ldr	r3, [r7, #0]
 8010df6:	685b      	ldr	r3, [r3, #4]
 8010df8:	f003 0303 	and.w	r3, r3, #3
 8010dfc:	2b01      	cmp	r3, #1
 8010dfe:	d005      	beq.n	8010e0c <HAL_GPIO_Init+0x40>
 8010e00:	683b      	ldr	r3, [r7, #0]
 8010e02:	685b      	ldr	r3, [r3, #4]
 8010e04:	f003 0303 	and.w	r3, r3, #3
 8010e08:	2b02      	cmp	r3, #2
 8010e0a:	d130      	bne.n	8010e6e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8010e0c:	687b      	ldr	r3, [r7, #4]
 8010e0e:	689b      	ldr	r3, [r3, #8]
 8010e10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8010e12:	697b      	ldr	r3, [r7, #20]
 8010e14:	005b      	lsls	r3, r3, #1
 8010e16:	2203      	movs	r2, #3
 8010e18:	fa02 f303 	lsl.w	r3, r2, r3
 8010e1c:	43db      	mvns	r3, r3
 8010e1e:	693a      	ldr	r2, [r7, #16]
 8010e20:	4013      	ands	r3, r2
 8010e22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8010e24:	683b      	ldr	r3, [r7, #0]
 8010e26:	68da      	ldr	r2, [r3, #12]
 8010e28:	697b      	ldr	r3, [r7, #20]
 8010e2a:	005b      	lsls	r3, r3, #1
 8010e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8010e30:	693a      	ldr	r2, [r7, #16]
 8010e32:	4313      	orrs	r3, r2
 8010e34:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	693a      	ldr	r2, [r7, #16]
 8010e3a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	685b      	ldr	r3, [r3, #4]
 8010e40:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8010e42:	2201      	movs	r2, #1
 8010e44:	697b      	ldr	r3, [r7, #20]
 8010e46:	fa02 f303 	lsl.w	r3, r2, r3
 8010e4a:	43db      	mvns	r3, r3
 8010e4c:	693a      	ldr	r2, [r7, #16]
 8010e4e:	4013      	ands	r3, r2
 8010e50:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	685b      	ldr	r3, [r3, #4]
 8010e56:	091b      	lsrs	r3, r3, #4
 8010e58:	f003 0201 	and.w	r2, r3, #1
 8010e5c:	697b      	ldr	r3, [r7, #20]
 8010e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8010e62:	693a      	ldr	r2, [r7, #16]
 8010e64:	4313      	orrs	r3, r2
 8010e66:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	693a      	ldr	r2, [r7, #16]
 8010e6c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010e6e:	683b      	ldr	r3, [r7, #0]
 8010e70:	685b      	ldr	r3, [r3, #4]
 8010e72:	f003 0303 	and.w	r3, r3, #3
 8010e76:	2b03      	cmp	r3, #3
 8010e78:	d017      	beq.n	8010eaa <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	68db      	ldr	r3, [r3, #12]
 8010e7e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8010e80:	697b      	ldr	r3, [r7, #20]
 8010e82:	005b      	lsls	r3, r3, #1
 8010e84:	2203      	movs	r2, #3
 8010e86:	fa02 f303 	lsl.w	r3, r2, r3
 8010e8a:	43db      	mvns	r3, r3
 8010e8c:	693a      	ldr	r2, [r7, #16]
 8010e8e:	4013      	ands	r3, r2
 8010e90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8010e92:	683b      	ldr	r3, [r7, #0]
 8010e94:	689a      	ldr	r2, [r3, #8]
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	005b      	lsls	r3, r3, #1
 8010e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8010e9e:	693a      	ldr	r2, [r7, #16]
 8010ea0:	4313      	orrs	r3, r2
 8010ea2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	693a      	ldr	r2, [r7, #16]
 8010ea8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010eaa:	683b      	ldr	r3, [r7, #0]
 8010eac:	685b      	ldr	r3, [r3, #4]
 8010eae:	f003 0303 	and.w	r3, r3, #3
 8010eb2:	2b02      	cmp	r3, #2
 8010eb4:	d123      	bne.n	8010efe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8010eb6:	697b      	ldr	r3, [r7, #20]
 8010eb8:	08da      	lsrs	r2, r3, #3
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	3208      	adds	r2, #8
 8010ebe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ec2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((position & 0x07UL) * 4UL));
 8010ec4:	697b      	ldr	r3, [r7, #20]
 8010ec6:	f003 0307 	and.w	r3, r3, #7
 8010eca:	009b      	lsls	r3, r3, #2
 8010ecc:	220f      	movs	r2, #15
 8010ece:	fa02 f303 	lsl.w	r3, r2, r3
 8010ed2:	43db      	mvns	r3, r3
 8010ed4:	693a      	ldr	r2, [r7, #16]
 8010ed6:	4013      	ands	r3, r2
 8010ed8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8010eda:	683b      	ldr	r3, [r7, #0]
 8010edc:	691a      	ldr	r2, [r3, #16]
 8010ede:	697b      	ldr	r3, [r7, #20]
 8010ee0:	f003 0307 	and.w	r3, r3, #7
 8010ee4:	009b      	lsls	r3, r3, #2
 8010ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8010eea:	693a      	ldr	r2, [r7, #16]
 8010eec:	4313      	orrs	r3, r2
 8010eee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8010ef0:	697b      	ldr	r3, [r7, #20]
 8010ef2:	08da      	lsrs	r2, r3, #3
 8010ef4:	687b      	ldr	r3, [r7, #4]
 8010ef6:	3208      	adds	r2, #8
 8010ef8:	6939      	ldr	r1, [r7, #16]
 8010efa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	681b      	ldr	r3, [r3, #0]
 8010f02:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8010f04:	697b      	ldr	r3, [r7, #20]
 8010f06:	005b      	lsls	r3, r3, #1
 8010f08:	2203      	movs	r2, #3
 8010f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8010f0e:	43db      	mvns	r3, r3
 8010f10:	693a      	ldr	r2, [r7, #16]
 8010f12:	4013      	ands	r3, r2
 8010f14:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8010f16:	683b      	ldr	r3, [r7, #0]
 8010f18:	685b      	ldr	r3, [r3, #4]
 8010f1a:	f003 0203 	and.w	r2, r3, #3
 8010f1e:	697b      	ldr	r3, [r7, #20]
 8010f20:	005b      	lsls	r3, r3, #1
 8010f22:	fa02 f303 	lsl.w	r3, r2, r3
 8010f26:	693a      	ldr	r2, [r7, #16]
 8010f28:	4313      	orrs	r3, r2
 8010f2a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	693a      	ldr	r2, [r7, #16]
 8010f30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8010f32:	683b      	ldr	r3, [r7, #0]
 8010f34:	685b      	ldr	r3, [r3, #4]
 8010f36:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	f000 8098 	beq.w	8011070 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8010f40:	4a54      	ldr	r2, [pc, #336]	@ (8011094 <HAL_GPIO_Init+0x2c8>)
 8010f42:	697b      	ldr	r3, [r7, #20]
 8010f44:	089b      	lsrs	r3, r3, #2
 8010f46:	3302      	adds	r3, #2
 8010f48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010f4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8010f4e:	697b      	ldr	r3, [r7, #20]
 8010f50:	f003 0303 	and.w	r3, r3, #3
 8010f54:	009b      	lsls	r3, r3, #2
 8010f56:	220f      	movs	r2, #15
 8010f58:	fa02 f303 	lsl.w	r3, r2, r3
 8010f5c:	43db      	mvns	r3, r3
 8010f5e:	693a      	ldr	r2, [r7, #16]
 8010f60:	4013      	ands	r3, r2
 8010f62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8010f6a:	d019      	beq.n	8010fa0 <HAL_GPIO_Init+0x1d4>
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	4a4a      	ldr	r2, [pc, #296]	@ (8011098 <HAL_GPIO_Init+0x2cc>)
 8010f70:	4293      	cmp	r3, r2
 8010f72:	d013      	beq.n	8010f9c <HAL_GPIO_Init+0x1d0>
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	4a49      	ldr	r2, [pc, #292]	@ (801109c <HAL_GPIO_Init+0x2d0>)
 8010f78:	4293      	cmp	r3, r2
 8010f7a:	d00d      	beq.n	8010f98 <HAL_GPIO_Init+0x1cc>
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	4a48      	ldr	r2, [pc, #288]	@ (80110a0 <HAL_GPIO_Init+0x2d4>)
 8010f80:	4293      	cmp	r3, r2
 8010f82:	d007      	beq.n	8010f94 <HAL_GPIO_Init+0x1c8>
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	4a47      	ldr	r2, [pc, #284]	@ (80110a4 <HAL_GPIO_Init+0x2d8>)
 8010f88:	4293      	cmp	r3, r2
 8010f8a:	d101      	bne.n	8010f90 <HAL_GPIO_Init+0x1c4>
 8010f8c:	2304      	movs	r3, #4
 8010f8e:	e008      	b.n	8010fa2 <HAL_GPIO_Init+0x1d6>
 8010f90:	2307      	movs	r3, #7
 8010f92:	e006      	b.n	8010fa2 <HAL_GPIO_Init+0x1d6>
 8010f94:	2303      	movs	r3, #3
 8010f96:	e004      	b.n	8010fa2 <HAL_GPIO_Init+0x1d6>
 8010f98:	2302      	movs	r3, #2
 8010f9a:	e002      	b.n	8010fa2 <HAL_GPIO_Init+0x1d6>
 8010f9c:	2301      	movs	r3, #1
 8010f9e:	e000      	b.n	8010fa2 <HAL_GPIO_Init+0x1d6>
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	697a      	ldr	r2, [r7, #20]
 8010fa4:	f002 0203 	and.w	r2, r2, #3
 8010fa8:	0092      	lsls	r2, r2, #2
 8010faa:	4093      	lsls	r3, r2
 8010fac:	693a      	ldr	r2, [r7, #16]
 8010fae:	4313      	orrs	r3, r2
 8010fb0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8010fb2:	4938      	ldr	r1, [pc, #224]	@ (8011094 <HAL_GPIO_Init+0x2c8>)
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	089b      	lsrs	r3, r3, #2
 8010fb8:	3302      	adds	r3, #2
 8010fba:	693a      	ldr	r2, [r7, #16]
 8010fbc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010fc0:	4b39      	ldr	r3, [pc, #228]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8010fc2:	681b      	ldr	r3, [r3, #0]
 8010fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010fc6:	68fb      	ldr	r3, [r7, #12]
 8010fc8:	43db      	mvns	r3, r3
 8010fca:	693a      	ldr	r2, [r7, #16]
 8010fcc:	4013      	ands	r3, r2
 8010fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	685b      	ldr	r3, [r3, #4]
 8010fd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d003      	beq.n	8010fe4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8010fdc:	693a      	ldr	r2, [r7, #16]
 8010fde:	68fb      	ldr	r3, [r7, #12]
 8010fe0:	4313      	orrs	r3, r2
 8010fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8010fe4:	4a30      	ldr	r2, [pc, #192]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8010fe6:	693b      	ldr	r3, [r7, #16]
 8010fe8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8010fea:	4b2f      	ldr	r3, [pc, #188]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8010fec:	685b      	ldr	r3, [r3, #4]
 8010fee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010ff0:	68fb      	ldr	r3, [r7, #12]
 8010ff2:	43db      	mvns	r3, r3
 8010ff4:	693a      	ldr	r2, [r7, #16]
 8010ff6:	4013      	ands	r3, r2
 8010ff8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8010ffa:	683b      	ldr	r3, [r7, #0]
 8010ffc:	685b      	ldr	r3, [r3, #4]
 8010ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011002:	2b00      	cmp	r3, #0
 8011004:	d003      	beq.n	801100e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8011006:	693a      	ldr	r2, [r7, #16]
 8011008:	68fb      	ldr	r3, [r7, #12]
 801100a:	4313      	orrs	r3, r2
 801100c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801100e:	4a26      	ldr	r2, [pc, #152]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8011010:	693b      	ldr	r3, [r7, #16]
 8011012:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8011014:	4b24      	ldr	r3, [pc, #144]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8011016:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801101a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801101c:	68fb      	ldr	r3, [r7, #12]
 801101e:	43db      	mvns	r3, r3
 8011020:	693a      	ldr	r2, [r7, #16]
 8011022:	4013      	ands	r3, r2
 8011024:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8011026:	683b      	ldr	r3, [r7, #0]
 8011028:	685b      	ldr	r3, [r3, #4]
 801102a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 801102e:	2b00      	cmp	r3, #0
 8011030:	d003      	beq.n	801103a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8011032:	693a      	ldr	r2, [r7, #16]
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	4313      	orrs	r3, r2
 8011038:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 801103a:	4a1b      	ldr	r2, [pc, #108]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 801103c:	693b      	ldr	r3, [r7, #16]
 801103e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8011042:	4b19      	ldr	r3, [pc, #100]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 8011044:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8011048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	43db      	mvns	r3, r3
 801104e:	693a      	ldr	r2, [r7, #16]
 8011050:	4013      	ands	r3, r2
 8011052:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8011054:	683b      	ldr	r3, [r7, #0]
 8011056:	685b      	ldr	r3, [r3, #4]
 8011058:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801105c:	2b00      	cmp	r3, #0
 801105e:	d003      	beq.n	8011068 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8011060:	693a      	ldr	r2, [r7, #16]
 8011062:	68fb      	ldr	r3, [r7, #12]
 8011064:	4313      	orrs	r3, r2
 8011066:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8011068:	4a0f      	ldr	r2, [pc, #60]	@ (80110a8 <HAL_GPIO_Init+0x2dc>)
 801106a:	693b      	ldr	r3, [r7, #16]
 801106c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	3301      	adds	r3, #1
 8011074:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8011076:	683b      	ldr	r3, [r7, #0]
 8011078:	681a      	ldr	r2, [r3, #0]
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	fa22 f303 	lsr.w	r3, r2, r3
 8011080:	2b00      	cmp	r3, #0
 8011082:	f47f aeab 	bne.w	8010ddc <HAL_GPIO_Init+0x10>
  }
}
 8011086:	bf00      	nop
 8011088:	bf00      	nop
 801108a:	371c      	adds	r7, #28
 801108c:	46bd      	mov	sp, r7
 801108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011092:	4770      	bx	lr
 8011094:	40010000 	.word	0x40010000
 8011098:	48000400 	.word	0x48000400
 801109c:	48000800 	.word	0x48000800
 80110a0:	48000c00 	.word	0x48000c00
 80110a4:	48001000 	.word	0x48001000
 80110a8:	58000800 	.word	0x58000800

080110ac <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80110ac:	b480      	push	{r7}
 80110ae:	b087      	sub	sp, #28
 80110b0:	af00      	add	r7, sp, #0
 80110b2:	6078      	str	r0, [r7, #4]
 80110b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80110b6:	2300      	movs	r3, #0
 80110b8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80110ba:	e0bb      	b.n	8011234 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80110bc:	2201      	movs	r2, #1
 80110be:	697b      	ldr	r3, [r7, #20]
 80110c0:	fa02 f303 	lsl.w	r3, r2, r3
 80110c4:	683a      	ldr	r2, [r7, #0]
 80110c6:	4013      	ands	r3, r2
 80110c8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80110ca:	693b      	ldr	r3, [r7, #16]
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	f000 80ae 	beq.w	801122e <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80110d2:	4a5f      	ldr	r2, [pc, #380]	@ (8011250 <HAL_GPIO_DeInit+0x1a4>)
 80110d4:	697b      	ldr	r3, [r7, #20]
 80110d6:	089b      	lsrs	r3, r3, #2
 80110d8:	3302      	adds	r3, #2
 80110da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80110de:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	f003 0303 	and.w	r3, r3, #3
 80110e6:	009b      	lsls	r3, r3, #2
 80110e8:	220f      	movs	r2, #15
 80110ea:	fa02 f303 	lsl.w	r3, r2, r3
 80110ee:	68fa      	ldr	r2, [r7, #12]
 80110f0:	4013      	ands	r3, r2
 80110f2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80110fa:	d019      	beq.n	8011130 <HAL_GPIO_DeInit+0x84>
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	4a55      	ldr	r2, [pc, #340]	@ (8011254 <HAL_GPIO_DeInit+0x1a8>)
 8011100:	4293      	cmp	r3, r2
 8011102:	d013      	beq.n	801112c <HAL_GPIO_DeInit+0x80>
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	4a54      	ldr	r2, [pc, #336]	@ (8011258 <HAL_GPIO_DeInit+0x1ac>)
 8011108:	4293      	cmp	r3, r2
 801110a:	d00d      	beq.n	8011128 <HAL_GPIO_DeInit+0x7c>
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	4a53      	ldr	r2, [pc, #332]	@ (801125c <HAL_GPIO_DeInit+0x1b0>)
 8011110:	4293      	cmp	r3, r2
 8011112:	d007      	beq.n	8011124 <HAL_GPIO_DeInit+0x78>
 8011114:	687b      	ldr	r3, [r7, #4]
 8011116:	4a52      	ldr	r2, [pc, #328]	@ (8011260 <HAL_GPIO_DeInit+0x1b4>)
 8011118:	4293      	cmp	r3, r2
 801111a:	d101      	bne.n	8011120 <HAL_GPIO_DeInit+0x74>
 801111c:	2304      	movs	r3, #4
 801111e:	e008      	b.n	8011132 <HAL_GPIO_DeInit+0x86>
 8011120:	2307      	movs	r3, #7
 8011122:	e006      	b.n	8011132 <HAL_GPIO_DeInit+0x86>
 8011124:	2303      	movs	r3, #3
 8011126:	e004      	b.n	8011132 <HAL_GPIO_DeInit+0x86>
 8011128:	2302      	movs	r3, #2
 801112a:	e002      	b.n	8011132 <HAL_GPIO_DeInit+0x86>
 801112c:	2301      	movs	r3, #1
 801112e:	e000      	b.n	8011132 <HAL_GPIO_DeInit+0x86>
 8011130:	2300      	movs	r3, #0
 8011132:	697a      	ldr	r2, [r7, #20]
 8011134:	f002 0203 	and.w	r2, r2, #3
 8011138:	0092      	lsls	r2, r2, #2
 801113a:	4093      	lsls	r3, r2
 801113c:	68fa      	ldr	r2, [r7, #12]
 801113e:	429a      	cmp	r2, r3
 8011140:	d136      	bne.n	80111b0 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8011142:	4b48      	ldr	r3, [pc, #288]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011144:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8011148:	693b      	ldr	r3, [r7, #16]
 801114a:	43db      	mvns	r3, r3
 801114c:	4945      	ldr	r1, [pc, #276]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 801114e:	4013      	ands	r3, r2
 8011150:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8011154:	4b43      	ldr	r3, [pc, #268]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011156:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 801115a:	693b      	ldr	r3, [r7, #16]
 801115c:	43db      	mvns	r3, r3
 801115e:	4941      	ldr	r1, [pc, #260]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011160:	4013      	ands	r3, r2
 8011162:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8011166:	4b3f      	ldr	r3, [pc, #252]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011168:	681a      	ldr	r2, [r3, #0]
 801116a:	693b      	ldr	r3, [r7, #16]
 801116c:	43db      	mvns	r3, r3
 801116e:	493d      	ldr	r1, [pc, #244]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011170:	4013      	ands	r3, r2
 8011172:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8011174:	4b3b      	ldr	r3, [pc, #236]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 8011176:	685a      	ldr	r2, [r3, #4]
 8011178:	693b      	ldr	r3, [r7, #16]
 801117a:	43db      	mvns	r3, r3
 801117c:	4939      	ldr	r1, [pc, #228]	@ (8011264 <HAL_GPIO_DeInit+0x1b8>)
 801117e:	4013      	ands	r3, r2
 8011180:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8011182:	697b      	ldr	r3, [r7, #20]
 8011184:	f003 0303 	and.w	r3, r3, #3
 8011188:	009b      	lsls	r3, r3, #2
 801118a:	220f      	movs	r2, #15
 801118c:	fa02 f303 	lsl.w	r3, r2, r3
 8011190:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8011192:	4a2f      	ldr	r2, [pc, #188]	@ (8011250 <HAL_GPIO_DeInit+0x1a4>)
 8011194:	697b      	ldr	r3, [r7, #20]
 8011196:	089b      	lsrs	r3, r3, #2
 8011198:	3302      	adds	r3, #2
 801119a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	43da      	mvns	r2, r3
 80111a2:	482b      	ldr	r0, [pc, #172]	@ (8011250 <HAL_GPIO_DeInit+0x1a4>)
 80111a4:	697b      	ldr	r3, [r7, #20]
 80111a6:	089b      	lsrs	r3, r3, #2
 80111a8:	400a      	ands	r2, r1
 80111aa:	3302      	adds	r3, #2
 80111ac:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	681a      	ldr	r2, [r3, #0]
 80111b4:	697b      	ldr	r3, [r7, #20]
 80111b6:	005b      	lsls	r3, r3, #1
 80111b8:	2103      	movs	r1, #3
 80111ba:	fa01 f303 	lsl.w	r3, r1, r3
 80111be:	431a      	orrs	r2, r3
 80111c0:	687b      	ldr	r3, [r7, #4]
 80111c2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3UL] &= ~(0xFUL << ((position & 0x07UL) * 4UL)) ;
 80111c4:	697b      	ldr	r3, [r7, #20]
 80111c6:	08da      	lsrs	r2, r3, #3
 80111c8:	687b      	ldr	r3, [r7, #4]
 80111ca:	3208      	adds	r2, #8
 80111cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80111d0:	697b      	ldr	r3, [r7, #20]
 80111d2:	f003 0307 	and.w	r3, r3, #7
 80111d6:	009b      	lsls	r3, r3, #2
 80111d8:	220f      	movs	r2, #15
 80111da:	fa02 f303 	lsl.w	r3, r2, r3
 80111de:	43db      	mvns	r3, r3
 80111e0:	697a      	ldr	r2, [r7, #20]
 80111e2:	08d2      	lsrs	r2, r2, #3
 80111e4:	4019      	ands	r1, r3
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	3208      	adds	r2, #8
 80111ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80111ee:	687b      	ldr	r3, [r7, #4]
 80111f0:	68da      	ldr	r2, [r3, #12]
 80111f2:	697b      	ldr	r3, [r7, #20]
 80111f4:	005b      	lsls	r3, r3, #1
 80111f6:	2103      	movs	r1, #3
 80111f8:	fa01 f303 	lsl.w	r3, r1, r3
 80111fc:	43db      	mvns	r3, r3
 80111fe:	401a      	ands	r2, r3
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	685a      	ldr	r2, [r3, #4]
 8011208:	2101      	movs	r1, #1
 801120a:	697b      	ldr	r3, [r7, #20]
 801120c:	fa01 f303 	lsl.w	r3, r1, r3
 8011210:	43db      	mvns	r3, r3
 8011212:	401a      	ands	r2, r3
 8011214:	687b      	ldr	r3, [r7, #4]
 8011216:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	689a      	ldr	r2, [r3, #8]
 801121c:	697b      	ldr	r3, [r7, #20]
 801121e:	005b      	lsls	r3, r3, #1
 8011220:	2103      	movs	r1, #3
 8011222:	fa01 f303 	lsl.w	r3, r1, r3
 8011226:	43db      	mvns	r3, r3
 8011228:	401a      	ands	r2, r3
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	609a      	str	r2, [r3, #8]
    }

    position++;
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	3301      	adds	r3, #1
 8011232:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8011234:	683a      	ldr	r2, [r7, #0]
 8011236:	697b      	ldr	r3, [r7, #20]
 8011238:	fa22 f303 	lsr.w	r3, r2, r3
 801123c:	2b00      	cmp	r3, #0
 801123e:	f47f af3d 	bne.w	80110bc <HAL_GPIO_DeInit+0x10>
  }
}
 8011242:	bf00      	nop
 8011244:	bf00      	nop
 8011246:	371c      	adds	r7, #28
 8011248:	46bd      	mov	sp, r7
 801124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124e:	4770      	bx	lr
 8011250:	40010000 	.word	0x40010000
 8011254:	48000400 	.word	0x48000400
 8011258:	48000800 	.word	0x48000800
 801125c:	48000c00 	.word	0x48000c00
 8011260:	48001000 	.word	0x48001000
 8011264:	58000800 	.word	0x58000800

08011268 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011268:	b480      	push	{r7}
 801126a:	b083      	sub	sp, #12
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
 8011270:	460b      	mov	r3, r1
 8011272:	807b      	strh	r3, [r7, #2]
 8011274:	4613      	mov	r3, r2
 8011276:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011278:	787b      	ldrb	r3, [r7, #1]
 801127a:	2b00      	cmp	r3, #0
 801127c:	d003      	beq.n	8011286 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 801127e:	887a      	ldrh	r2, [r7, #2]
 8011280:	687b      	ldr	r3, [r7, #4]
 8011282:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8011284:	e002      	b.n	801128c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011286:	887a      	ldrh	r2, [r7, #2]
 8011288:	687b      	ldr	r3, [r7, #4]
 801128a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 801128c:	bf00      	nop
 801128e:	370c      	adds	r7, #12
 8011290:	46bd      	mov	sp, r7
 8011292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011296:	4770      	bx	lr

08011298 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011298:	b580      	push	{r7, lr}
 801129a:	b082      	sub	sp, #8
 801129c:	af00      	add	r7, sp, #0
 801129e:	4603      	mov	r3, r0
 80112a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80112a2:	4b08      	ldr	r3, [pc, #32]	@ (80112c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80112a4:	68da      	ldr	r2, [r3, #12]
 80112a6:	88fb      	ldrh	r3, [r7, #6]
 80112a8:	4013      	ands	r3, r2
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d006      	beq.n	80112bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80112ae:	4a05      	ldr	r2, [pc, #20]	@ (80112c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80112b0:	88fb      	ldrh	r3, [r7, #6]
 80112b2:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80112b4:	88fb      	ldrh	r3, [r7, #6]
 80112b6:	4618      	mov	r0, r3
 80112b8:	f7f0 fb12 	bl	80018e0 <HAL_GPIO_EXTI_Callback>
  }
}
 80112bc:	bf00      	nop
 80112be:	3708      	adds	r7, #8
 80112c0:	46bd      	mov	sp, r7
 80112c2:	bd80      	pop	{r7, pc}
 80112c4:	58000800 	.word	0x58000800

080112c8 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b082      	sub	sp, #8
 80112cc:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 80112ce:	4b0a      	ldr	r3, [pc, #40]	@ (80112f8 <HAL_HSEM_IRQHandler+0x30>)
 80112d0:	68db      	ldr	r3, [r3, #12]
 80112d2:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 80112d4:	4b08      	ldr	r3, [pc, #32]	@ (80112f8 <HAL_HSEM_IRQHandler+0x30>)
 80112d6:	681a      	ldr	r2, [r3, #0]
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	43db      	mvns	r3, r3
 80112dc:	4906      	ldr	r1, [pc, #24]	@ (80112f8 <HAL_HSEM_IRQHandler+0x30>)
 80112de:	4013      	ands	r3, r2
 80112e0:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 80112e2:	4a05      	ldr	r2, [pc, #20]	@ (80112f8 <HAL_HSEM_IRQHandler+0x30>)
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 80112e8:	6878      	ldr	r0, [r7, #4]
 80112ea:	f000 f807 	bl	80112fc <HAL_HSEM_FreeCallback>
}
 80112ee:	bf00      	nop
 80112f0:	3708      	adds	r7, #8
 80112f2:	46bd      	mov	sp, r7
 80112f4:	bd80      	pop	{r7, pc}
 80112f6:	bf00      	nop
 80112f8:	58001500 	.word	0x58001500

080112fc <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 80112fc:	b480      	push	{r7}
 80112fe:	b083      	sub	sp, #12
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8011304:	bf00      	nop
 8011306:	370c      	adds	r7, #12
 8011308:	46bd      	mov	sp, r7
 801130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801130e:	4770      	bx	lr

08011310 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8011310:	b580      	push	{r7, lr}
 8011312:	b082      	sub	sp, #8
 8011314:	af00      	add	r7, sp, #0
 8011316:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	2b00      	cmp	r3, #0
 801131c:	d101      	bne.n	8011322 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801131e:	2301      	movs	r3, #1
 8011320:	e08d      	b.n	801143e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011328:	b2db      	uxtb	r3, r3
 801132a:	2b00      	cmp	r3, #0
 801132c:	d106      	bne.n	801133c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	2200      	movs	r2, #0
 8011332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8011336:	6878      	ldr	r0, [r7, #4]
 8011338:	f000 f8b4 	bl	80114a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2224      	movs	r2, #36	@ 0x24
 8011340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	681b      	ldr	r3, [r3, #0]
 8011348:	681a      	ldr	r2, [r3, #0]
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	f022 0201 	bic.w	r2, r2, #1
 8011352:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	685a      	ldr	r2, [r3, #4]
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	681b      	ldr	r3, [r3, #0]
 801135c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8011360:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	681b      	ldr	r3, [r3, #0]
 8011366:	689a      	ldr	r2, [r3, #8]
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8011370:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	68db      	ldr	r3, [r3, #12]
 8011376:	2b01      	cmp	r3, #1
 8011378:	d107      	bne.n	801138a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	689a      	ldr	r2, [r3, #8]
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	681b      	ldr	r3, [r3, #0]
 8011382:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8011386:	609a      	str	r2, [r3, #8]
 8011388:	e006      	b.n	8011398 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	689a      	ldr	r2, [r3, #8]
 801138e:	687b      	ldr	r3, [r7, #4]
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8011396:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8011398:	687b      	ldr	r3, [r7, #4]
 801139a:	68db      	ldr	r3, [r3, #12]
 801139c:	2b02      	cmp	r3, #2
 801139e:	d108      	bne.n	80113b2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	681b      	ldr	r3, [r3, #0]
 80113a4:	685a      	ldr	r2, [r3, #4]
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	681b      	ldr	r3, [r3, #0]
 80113aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80113ae:	605a      	str	r2, [r3, #4]
 80113b0:	e007      	b.n	80113c2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	685a      	ldr	r2, [r3, #4]
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	681b      	ldr	r3, [r3, #0]
 80113bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80113c0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	685b      	ldr	r3, [r3, #4]
 80113c8:	687a      	ldr	r2, [r7, #4]
 80113ca:	6812      	ldr	r2, [r2, #0]
 80113cc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80113d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80113d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	68da      	ldr	r2, [r3, #12]
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80113e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80113e6:	687b      	ldr	r3, [r7, #4]
 80113e8:	691a      	ldr	r2, [r3, #16]
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	695b      	ldr	r3, [r3, #20]
 80113ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	699b      	ldr	r3, [r3, #24]
 80113f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	430a      	orrs	r2, r1
 80113fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011400:	687b      	ldr	r3, [r7, #4]
 8011402:	69d9      	ldr	r1, [r3, #28]
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6a1a      	ldr	r2, [r3, #32]
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	430a      	orrs	r2, r1
 801140e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011410:	687b      	ldr	r3, [r7, #4]
 8011412:	681b      	ldr	r3, [r3, #0]
 8011414:	681a      	ldr	r2, [r3, #0]
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	681b      	ldr	r3, [r3, #0]
 801141a:	f042 0201 	orr.w	r2, r2, #1
 801141e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	2200      	movs	r2, #0
 8011424:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	2220      	movs	r2, #32
 801142a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	2200      	movs	r2, #0
 8011432:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	2200      	movs	r2, #0
 8011438:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 801143c:	2300      	movs	r3, #0
}
 801143e:	4618      	mov	r0, r3
 8011440:	3708      	adds	r7, #8
 8011442:	46bd      	mov	sp, r7
 8011444:	bd80      	pop	{r7, pc}

08011446 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8011446:	b580      	push	{r7, lr}
 8011448:	b082      	sub	sp, #8
 801144a:	af00      	add	r7, sp, #0
 801144c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d101      	bne.n	8011458 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8011454:	2301      	movs	r3, #1
 8011456:	e021      	b.n	801149c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	2224      	movs	r2, #36	@ 0x24
 801145c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	681b      	ldr	r3, [r3, #0]
 8011464:	681a      	ldr	r2, [r3, #0]
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	f022 0201 	bic.w	r2, r2, #1
 801146e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8011470:	6878      	ldr	r0, [r7, #4]
 8011472:	f000 f821 	bl	80114b8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	2200      	movs	r2, #0
 801147a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2200      	movs	r2, #0
 8011480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	2200      	movs	r2, #0
 8011488:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 801148a:	687b      	ldr	r3, [r7, #4]
 801148c:	2200      	movs	r2, #0
 801148e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	2200      	movs	r2, #0
 8011496:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 801149a:	2300      	movs	r3, #0
}
 801149c:	4618      	mov	r0, r3
 801149e:	3708      	adds	r7, #8
 80114a0:	46bd      	mov	sp, r7
 80114a2:	bd80      	pop	{r7, pc}

080114a4 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80114a4:	b480      	push	{r7}
 80114a6:	b083      	sub	sp, #12
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80114ac:	bf00      	nop
 80114ae:	370c      	adds	r7, #12
 80114b0:	46bd      	mov	sp, r7
 80114b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b6:	4770      	bx	lr

080114b8 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80114b8:	b480      	push	{r7}
 80114ba:	b083      	sub	sp, #12
 80114bc:	af00      	add	r7, sp, #0
 80114be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80114c0:	bf00      	nop
 80114c2:	370c      	adds	r7, #12
 80114c4:	46bd      	mov	sp, r7
 80114c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114ca:	4770      	bx	lr

080114cc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b088      	sub	sp, #32
 80114d0:	af02      	add	r7, sp, #8
 80114d2:	60f8      	str	r0, [r7, #12]
 80114d4:	607a      	str	r2, [r7, #4]
 80114d6:	461a      	mov	r2, r3
 80114d8:	460b      	mov	r3, r1
 80114da:	817b      	strh	r3, [r7, #10]
 80114dc:	4613      	mov	r3, r2
 80114de:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80114e6:	b2db      	uxtb	r3, r3
 80114e8:	2b20      	cmp	r3, #32
 80114ea:	f040 80fd 	bne.w	80116e8 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80114f4:	2b01      	cmp	r3, #1
 80114f6:	d101      	bne.n	80114fc <HAL_I2C_Master_Transmit+0x30>
 80114f8:	2302      	movs	r3, #2
 80114fa:	e0f6      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
 80114fc:	68fb      	ldr	r3, [r7, #12]
 80114fe:	2201      	movs	r2, #1
 8011500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011504:	f7fe ff16 	bl	8010334 <HAL_GetTick>
 8011508:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 801150a:	693b      	ldr	r3, [r7, #16]
 801150c:	9300      	str	r3, [sp, #0]
 801150e:	2319      	movs	r3, #25
 8011510:	2201      	movs	r2, #1
 8011512:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011516:	68f8      	ldr	r0, [r7, #12]
 8011518:	f000 fcfa 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 801151c:	4603      	mov	r3, r0
 801151e:	2b00      	cmp	r3, #0
 8011520:	d001      	beq.n	8011526 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8011522:	2301      	movs	r3, #1
 8011524:	e0e1      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	2221      	movs	r2, #33	@ 0x21
 801152a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	2210      	movs	r2, #16
 8011532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011536:	68fb      	ldr	r3, [r7, #12]
 8011538:	2200      	movs	r2, #0
 801153a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 801153c:	68fb      	ldr	r3, [r7, #12]
 801153e:	687a      	ldr	r2, [r7, #4]
 8011540:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	893a      	ldrh	r2, [r7, #8]
 8011546:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011548:	68fb      	ldr	r3, [r7, #12]
 801154a:	2200      	movs	r2, #0
 801154c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801154e:	68fb      	ldr	r3, [r7, #12]
 8011550:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011552:	b29b      	uxth	r3, r3
 8011554:	2bff      	cmp	r3, #255	@ 0xff
 8011556:	d906      	bls.n	8011566 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	22ff      	movs	r2, #255	@ 0xff
 801155c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 801155e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011562:	617b      	str	r3, [r7, #20]
 8011564:	e007      	b.n	8011576 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011566:	68fb      	ldr	r3, [r7, #12]
 8011568:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801156a:	b29a      	uxth	r2, r3
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8011570:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011574:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801157a:	2b00      	cmp	r3, #0
 801157c:	d024      	beq.n	80115c8 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801157e:	68fb      	ldr	r3, [r7, #12]
 8011580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011582:	781a      	ldrb	r2, [r3, #0]
 8011584:	68fb      	ldr	r3, [r7, #12]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 801158a:	68fb      	ldr	r3, [r7, #12]
 801158c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801158e:	1c5a      	adds	r2, r3, #1
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8011594:	68fb      	ldr	r3, [r7, #12]
 8011596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011598:	b29b      	uxth	r3, r3
 801159a:	3b01      	subs	r3, #1
 801159c:	b29a      	uxth	r2, r3
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80115a2:	68fb      	ldr	r3, [r7, #12]
 80115a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115a6:	3b01      	subs	r3, #1
 80115a8:	b29a      	uxth	r2, r3
 80115aa:	68fb      	ldr	r3, [r7, #12]
 80115ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80115ae:	68fb      	ldr	r3, [r7, #12]
 80115b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115b2:	b2db      	uxtb	r3, r3
 80115b4:	3301      	adds	r3, #1
 80115b6:	b2da      	uxtb	r2, r3
 80115b8:	8979      	ldrh	r1, [r7, #10]
 80115ba:	4b4e      	ldr	r3, [pc, #312]	@ (80116f4 <HAL_I2C_Master_Transmit+0x228>)
 80115bc:	9300      	str	r3, [sp, #0]
 80115be:	697b      	ldr	r3, [r7, #20]
 80115c0:	68f8      	ldr	r0, [r7, #12]
 80115c2:	f000 fef5 	bl	80123b0 <I2C_TransferConfig>
 80115c6:	e066      	b.n	8011696 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80115c8:	68fb      	ldr	r3, [r7, #12]
 80115ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115cc:	b2da      	uxtb	r2, r3
 80115ce:	8979      	ldrh	r1, [r7, #10]
 80115d0:	4b48      	ldr	r3, [pc, #288]	@ (80116f4 <HAL_I2C_Master_Transmit+0x228>)
 80115d2:	9300      	str	r3, [sp, #0]
 80115d4:	697b      	ldr	r3, [r7, #20]
 80115d6:	68f8      	ldr	r0, [r7, #12]
 80115d8:	f000 feea 	bl	80123b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80115dc:	e05b      	b.n	8011696 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80115de:	693a      	ldr	r2, [r7, #16]
 80115e0:	6a39      	ldr	r1, [r7, #32]
 80115e2:	68f8      	ldr	r0, [r7, #12]
 80115e4:	f000 fced 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 80115e8:	4603      	mov	r3, r0
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d001      	beq.n	80115f2 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80115ee:	2301      	movs	r3, #1
 80115f0:	e07b      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80115f2:	68fb      	ldr	r3, [r7, #12]
 80115f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80115f6:	781a      	ldrb	r2, [r3, #0]
 80115f8:	68fb      	ldr	r3, [r7, #12]
 80115fa:	681b      	ldr	r3, [r3, #0]
 80115fc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011602:	1c5a      	adds	r2, r3, #1
 8011604:	68fb      	ldr	r3, [r7, #12]
 8011606:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8011608:	68fb      	ldr	r3, [r7, #12]
 801160a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801160c:	b29b      	uxth	r3, r3
 801160e:	3b01      	subs	r3, #1
 8011610:	b29a      	uxth	r2, r3
 8011612:	68fb      	ldr	r3, [r7, #12]
 8011614:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801161a:	3b01      	subs	r3, #1
 801161c:	b29a      	uxth	r2, r3
 801161e:	68fb      	ldr	r3, [r7, #12]
 8011620:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011626:	b29b      	uxth	r3, r3
 8011628:	2b00      	cmp	r3, #0
 801162a:	d034      	beq.n	8011696 <HAL_I2C_Master_Transmit+0x1ca>
 801162c:	68fb      	ldr	r3, [r7, #12]
 801162e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011630:	2b00      	cmp	r3, #0
 8011632:	d130      	bne.n	8011696 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011634:	693b      	ldr	r3, [r7, #16]
 8011636:	9300      	str	r3, [sp, #0]
 8011638:	6a3b      	ldr	r3, [r7, #32]
 801163a:	2200      	movs	r2, #0
 801163c:	2180      	movs	r1, #128	@ 0x80
 801163e:	68f8      	ldr	r0, [r7, #12]
 8011640:	f000 fc66 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011644:	4603      	mov	r3, r0
 8011646:	2b00      	cmp	r3, #0
 8011648:	d001      	beq.n	801164e <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 801164a:	2301      	movs	r3, #1
 801164c:	e04d      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011652:	b29b      	uxth	r3, r3
 8011654:	2bff      	cmp	r3, #255	@ 0xff
 8011656:	d90e      	bls.n	8011676 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	22ff      	movs	r2, #255	@ 0xff
 801165c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011662:	b2da      	uxtb	r2, r3
 8011664:	8979      	ldrh	r1, [r7, #10]
 8011666:	2300      	movs	r3, #0
 8011668:	9300      	str	r3, [sp, #0]
 801166a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801166e:	68f8      	ldr	r0, [r7, #12]
 8011670:	f000 fe9e 	bl	80123b0 <I2C_TransferConfig>
 8011674:	e00f      	b.n	8011696 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011676:	68fb      	ldr	r3, [r7, #12]
 8011678:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801167a:	b29a      	uxth	r2, r3
 801167c:	68fb      	ldr	r3, [r7, #12]
 801167e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011680:	68fb      	ldr	r3, [r7, #12]
 8011682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011684:	b2da      	uxtb	r2, r3
 8011686:	8979      	ldrh	r1, [r7, #10]
 8011688:	2300      	movs	r3, #0
 801168a:	9300      	str	r3, [sp, #0]
 801168c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011690:	68f8      	ldr	r0, [r7, #12]
 8011692:	f000 fe8d 	bl	80123b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8011696:	68fb      	ldr	r3, [r7, #12]
 8011698:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801169a:	b29b      	uxth	r3, r3
 801169c:	2b00      	cmp	r3, #0
 801169e:	d19e      	bne.n	80115de <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80116a0:	693a      	ldr	r2, [r7, #16]
 80116a2:	6a39      	ldr	r1, [r7, #32]
 80116a4:	68f8      	ldr	r0, [r7, #12]
 80116a6:	f000 fcd3 	bl	8012050 <I2C_WaitOnSTOPFlagUntilTimeout>
 80116aa:	4603      	mov	r3, r0
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d001      	beq.n	80116b4 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80116b0:	2301      	movs	r3, #1
 80116b2:	e01a      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80116b4:	68fb      	ldr	r3, [r7, #12]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	2220      	movs	r2, #32
 80116ba:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80116bc:	68fb      	ldr	r3, [r7, #12]
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	6859      	ldr	r1, [r3, #4]
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	681a      	ldr	r2, [r3, #0]
 80116c6:	4b0c      	ldr	r3, [pc, #48]	@ (80116f8 <HAL_I2C_Master_Transmit+0x22c>)
 80116c8:	400b      	ands	r3, r1
 80116ca:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	2220      	movs	r2, #32
 80116d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80116d4:	68fb      	ldr	r3, [r7, #12]
 80116d6:	2200      	movs	r2, #0
 80116d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80116dc:	68fb      	ldr	r3, [r7, #12]
 80116de:	2200      	movs	r2, #0
 80116e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80116e4:	2300      	movs	r3, #0
 80116e6:	e000      	b.n	80116ea <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80116e8:	2302      	movs	r3, #2
  }
}
 80116ea:	4618      	mov	r0, r3
 80116ec:	3718      	adds	r7, #24
 80116ee:	46bd      	mov	sp, r7
 80116f0:	bd80      	pop	{r7, pc}
 80116f2:	bf00      	nop
 80116f4:	80002000 	.word	0x80002000
 80116f8:	fe00e800 	.word	0xfe00e800

080116fc <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b088      	sub	sp, #32
 8011700:	af02      	add	r7, sp, #8
 8011702:	60f8      	str	r0, [r7, #12]
 8011704:	607a      	str	r2, [r7, #4]
 8011706:	461a      	mov	r2, r3
 8011708:	460b      	mov	r3, r1
 801170a:	817b      	strh	r3, [r7, #10]
 801170c:	4613      	mov	r3, r2
 801170e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011710:	68fb      	ldr	r3, [r7, #12]
 8011712:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011716:	b2db      	uxtb	r3, r3
 8011718:	2b20      	cmp	r3, #32
 801171a:	f040 80db 	bne.w	80118d4 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011724:	2b01      	cmp	r3, #1
 8011726:	d101      	bne.n	801172c <HAL_I2C_Master_Receive+0x30>
 8011728:	2302      	movs	r3, #2
 801172a:	e0d4      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
 801172c:	68fb      	ldr	r3, [r7, #12]
 801172e:	2201      	movs	r2, #1
 8011730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011734:	f7fe fdfe 	bl	8010334 <HAL_GetTick>
 8011738:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 801173a:	697b      	ldr	r3, [r7, #20]
 801173c:	9300      	str	r3, [sp, #0]
 801173e:	2319      	movs	r3, #25
 8011740:	2201      	movs	r2, #1
 8011742:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011746:	68f8      	ldr	r0, [r7, #12]
 8011748:	f000 fbe2 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 801174c:	4603      	mov	r3, r0
 801174e:	2b00      	cmp	r3, #0
 8011750:	d001      	beq.n	8011756 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8011752:	2301      	movs	r3, #1
 8011754:	e0bf      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	2222      	movs	r2, #34	@ 0x22
 801175a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	2210      	movs	r2, #16
 8011762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011766:	68fb      	ldr	r3, [r7, #12]
 8011768:	2200      	movs	r2, #0
 801176a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 801176c:	68fb      	ldr	r3, [r7, #12]
 801176e:	687a      	ldr	r2, [r7, #4]
 8011770:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	893a      	ldrh	r2, [r7, #8]
 8011776:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011778:	68fb      	ldr	r3, [r7, #12]
 801177a:	2200      	movs	r2, #0
 801177c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801177e:	68fb      	ldr	r3, [r7, #12]
 8011780:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011782:	b29b      	uxth	r3, r3
 8011784:	2bff      	cmp	r3, #255	@ 0xff
 8011786:	d90e      	bls.n	80117a6 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	22ff      	movs	r2, #255	@ 0xff
 801178c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801178e:	68fb      	ldr	r3, [r7, #12]
 8011790:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011792:	b2da      	uxtb	r2, r3
 8011794:	8979      	ldrh	r1, [r7, #10]
 8011796:	4b52      	ldr	r3, [pc, #328]	@ (80118e0 <HAL_I2C_Master_Receive+0x1e4>)
 8011798:	9300      	str	r3, [sp, #0]
 801179a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801179e:	68f8      	ldr	r0, [r7, #12]
 80117a0:	f000 fe06 	bl	80123b0 <I2C_TransferConfig>
 80117a4:	e06d      	b.n	8011882 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80117aa:	b29a      	uxth	r2, r3
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80117b4:	b2da      	uxtb	r2, r3
 80117b6:	8979      	ldrh	r1, [r7, #10]
 80117b8:	4b49      	ldr	r3, [pc, #292]	@ (80118e0 <HAL_I2C_Master_Receive+0x1e4>)
 80117ba:	9300      	str	r3, [sp, #0]
 80117bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80117c0:	68f8      	ldr	r0, [r7, #12]
 80117c2:	f000 fdf5 	bl	80123b0 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80117c6:	e05c      	b.n	8011882 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80117c8:	697a      	ldr	r2, [r7, #20]
 80117ca:	6a39      	ldr	r1, [r7, #32]
 80117cc:	68f8      	ldr	r0, [r7, #12]
 80117ce:	f000 fc83 	bl	80120d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80117d2:	4603      	mov	r3, r0
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d001      	beq.n	80117dc <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80117d8:	2301      	movs	r3, #1
 80117da:	e07c      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117e6:	b2d2      	uxtb	r2, r2
 80117e8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80117ee:	1c5a      	adds	r2, r3, #1
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80117f4:	68fb      	ldr	r3, [r7, #12]
 80117f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80117f8:	3b01      	subs	r3, #1
 80117fa:	b29a      	uxth	r2, r3
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011800:	68fb      	ldr	r3, [r7, #12]
 8011802:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011804:	b29b      	uxth	r3, r3
 8011806:	3b01      	subs	r3, #1
 8011808:	b29a      	uxth	r2, r3
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011812:	b29b      	uxth	r3, r3
 8011814:	2b00      	cmp	r3, #0
 8011816:	d034      	beq.n	8011882 <HAL_I2C_Master_Receive+0x186>
 8011818:	68fb      	ldr	r3, [r7, #12]
 801181a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801181c:	2b00      	cmp	r3, #0
 801181e:	d130      	bne.n	8011882 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011820:	697b      	ldr	r3, [r7, #20]
 8011822:	9300      	str	r3, [sp, #0]
 8011824:	6a3b      	ldr	r3, [r7, #32]
 8011826:	2200      	movs	r2, #0
 8011828:	2180      	movs	r1, #128	@ 0x80
 801182a:	68f8      	ldr	r0, [r7, #12]
 801182c:	f000 fb70 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011830:	4603      	mov	r3, r0
 8011832:	2b00      	cmp	r3, #0
 8011834:	d001      	beq.n	801183a <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8011836:	2301      	movs	r3, #1
 8011838:	e04d      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801183e:	b29b      	uxth	r3, r3
 8011840:	2bff      	cmp	r3, #255	@ 0xff
 8011842:	d90e      	bls.n	8011862 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011844:	68fb      	ldr	r3, [r7, #12]
 8011846:	22ff      	movs	r2, #255	@ 0xff
 8011848:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801184e:	b2da      	uxtb	r2, r3
 8011850:	8979      	ldrh	r1, [r7, #10]
 8011852:	2300      	movs	r3, #0
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 801185a:	68f8      	ldr	r0, [r7, #12]
 801185c:	f000 fda8 	bl	80123b0 <I2C_TransferConfig>
 8011860:	e00f      	b.n	8011882 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011862:	68fb      	ldr	r3, [r7, #12]
 8011864:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011866:	b29a      	uxth	r2, r3
 8011868:	68fb      	ldr	r3, [r7, #12]
 801186a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801186c:	68fb      	ldr	r3, [r7, #12]
 801186e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011870:	b2da      	uxtb	r2, r3
 8011872:	8979      	ldrh	r1, [r7, #10]
 8011874:	2300      	movs	r3, #0
 8011876:	9300      	str	r3, [sp, #0]
 8011878:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 801187c:	68f8      	ldr	r0, [r7, #12]
 801187e:	f000 fd97 	bl	80123b0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8011882:	68fb      	ldr	r3, [r7, #12]
 8011884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011886:	b29b      	uxth	r3, r3
 8011888:	2b00      	cmp	r3, #0
 801188a:	d19d      	bne.n	80117c8 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 801188c:	697a      	ldr	r2, [r7, #20]
 801188e:	6a39      	ldr	r1, [r7, #32]
 8011890:	68f8      	ldr	r0, [r7, #12]
 8011892:	f000 fbdd 	bl	8012050 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011896:	4603      	mov	r3, r0
 8011898:	2b00      	cmp	r3, #0
 801189a:	d001      	beq.n	80118a0 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 801189c:	2301      	movs	r3, #1
 801189e:	e01a      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80118a0:	68fb      	ldr	r3, [r7, #12]
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	2220      	movs	r2, #32
 80118a6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	681b      	ldr	r3, [r3, #0]
 80118ac:	6859      	ldr	r1, [r3, #4]
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	681a      	ldr	r2, [r3, #0]
 80118b2:	4b0c      	ldr	r3, [pc, #48]	@ (80118e4 <HAL_I2C_Master_Receive+0x1e8>)
 80118b4:	400b      	ands	r3, r1
 80118b6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	2220      	movs	r2, #32
 80118bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	2200      	movs	r2, #0
 80118c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	2200      	movs	r2, #0
 80118cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80118d0:	2300      	movs	r3, #0
 80118d2:	e000      	b.n	80118d6 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80118d4:	2302      	movs	r3, #2
  }
}
 80118d6:	4618      	mov	r0, r3
 80118d8:	3718      	adds	r7, #24
 80118da:	46bd      	mov	sp, r7
 80118dc:	bd80      	pop	{r7, pc}
 80118de:	bf00      	nop
 80118e0:	80002400 	.word	0x80002400
 80118e4:	fe00e800 	.word	0xfe00e800

080118e8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80118e8:	b580      	push	{r7, lr}
 80118ea:	b088      	sub	sp, #32
 80118ec:	af02      	add	r7, sp, #8
 80118ee:	60f8      	str	r0, [r7, #12]
 80118f0:	4608      	mov	r0, r1
 80118f2:	4611      	mov	r1, r2
 80118f4:	461a      	mov	r2, r3
 80118f6:	4603      	mov	r3, r0
 80118f8:	817b      	strh	r3, [r7, #10]
 80118fa:	460b      	mov	r3, r1
 80118fc:	813b      	strh	r3, [r7, #8]
 80118fe:	4613      	mov	r3, r2
 8011900:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011908:	b2db      	uxtb	r3, r3
 801190a:	2b20      	cmp	r3, #32
 801190c:	f040 80f9 	bne.w	8011b02 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8011910:	6a3b      	ldr	r3, [r7, #32]
 8011912:	2b00      	cmp	r3, #0
 8011914:	d002      	beq.n	801191c <HAL_I2C_Mem_Write+0x34>
 8011916:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011918:	2b00      	cmp	r3, #0
 801191a:	d105      	bne.n	8011928 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 801191c:	68fb      	ldr	r3, [r7, #12]
 801191e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011922:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8011924:	2301      	movs	r3, #1
 8011926:	e0ed      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011928:	68fb      	ldr	r3, [r7, #12]
 801192a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 801192e:	2b01      	cmp	r3, #1
 8011930:	d101      	bne.n	8011936 <HAL_I2C_Mem_Write+0x4e>
 8011932:	2302      	movs	r3, #2
 8011934:	e0e6      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
 8011936:	68fb      	ldr	r3, [r7, #12]
 8011938:	2201      	movs	r2, #1
 801193a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 801193e:	f7fe fcf9 	bl	8010334 <HAL_GetTick>
 8011942:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011944:	697b      	ldr	r3, [r7, #20]
 8011946:	9300      	str	r3, [sp, #0]
 8011948:	2319      	movs	r3, #25
 801194a:	2201      	movs	r2, #1
 801194c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011950:	68f8      	ldr	r0, [r7, #12]
 8011952:	f000 fadd 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011956:	4603      	mov	r3, r0
 8011958:	2b00      	cmp	r3, #0
 801195a:	d001      	beq.n	8011960 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 801195c:	2301      	movs	r3, #1
 801195e:	e0d1      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	2221      	movs	r2, #33	@ 0x21
 8011964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	2240      	movs	r2, #64	@ 0x40
 801196c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	2200      	movs	r2, #0
 8011974:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	6a3a      	ldr	r2, [r7, #32]
 801197a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011980:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	2200      	movs	r2, #0
 8011986:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8011988:	88f8      	ldrh	r0, [r7, #6]
 801198a:	893a      	ldrh	r2, [r7, #8]
 801198c:	8979      	ldrh	r1, [r7, #10]
 801198e:	697b      	ldr	r3, [r7, #20]
 8011990:	9301      	str	r3, [sp, #4]
 8011992:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011994:	9300      	str	r3, [sp, #0]
 8011996:	4603      	mov	r3, r0
 8011998:	68f8      	ldr	r0, [r7, #12]
 801199a:	f000 f9ed 	bl	8011d78 <I2C_RequestMemoryWrite>
 801199e:	4603      	mov	r3, r0
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d005      	beq.n	80119b0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	2200      	movs	r2, #0
 80119a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80119ac:	2301      	movs	r3, #1
 80119ae:	e0a9      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80119b4:	b29b      	uxth	r3, r3
 80119b6:	2bff      	cmp	r3, #255	@ 0xff
 80119b8:	d90e      	bls.n	80119d8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	22ff      	movs	r2, #255	@ 0xff
 80119be:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80119c0:	68fb      	ldr	r3, [r7, #12]
 80119c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80119c4:	b2da      	uxtb	r2, r3
 80119c6:	8979      	ldrh	r1, [r7, #10]
 80119c8:	2300      	movs	r3, #0
 80119ca:	9300      	str	r3, [sp, #0]
 80119cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80119d0:	68f8      	ldr	r0, [r7, #12]
 80119d2:	f000 fced 	bl	80123b0 <I2C_TransferConfig>
 80119d6:	e00f      	b.n	80119f8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80119d8:	68fb      	ldr	r3, [r7, #12]
 80119da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80119dc:	b29a      	uxth	r2, r3
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80119e6:	b2da      	uxtb	r2, r3
 80119e8:	8979      	ldrh	r1, [r7, #10]
 80119ea:	2300      	movs	r3, #0
 80119ec:	9300      	str	r3, [sp, #0]
 80119ee:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80119f2:	68f8      	ldr	r0, [r7, #12]
 80119f4:	f000 fcdc 	bl	80123b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80119f8:	697a      	ldr	r2, [r7, #20]
 80119fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80119fc:	68f8      	ldr	r0, [r7, #12]
 80119fe:	f000 fae0 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8011a02:	4603      	mov	r3, r0
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d001      	beq.n	8011a0c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8011a08:	2301      	movs	r3, #1
 8011a0a:	e07b      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8011a0c:	68fb      	ldr	r3, [r7, #12]
 8011a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a10:	781a      	ldrb	r2, [r3, #0]
 8011a12:	68fb      	ldr	r3, [r7, #12]
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011a18:	68fb      	ldr	r3, [r7, #12]
 8011a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011a1c:	1c5a      	adds	r2, r3, #1
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a26:	b29b      	uxth	r3, r3
 8011a28:	3b01      	subs	r3, #1
 8011a2a:	b29a      	uxth	r2, r3
 8011a2c:	68fb      	ldr	r3, [r7, #12]
 8011a2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8011a30:	68fb      	ldr	r3, [r7, #12]
 8011a32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a34:	3b01      	subs	r3, #1
 8011a36:	b29a      	uxth	r2, r3
 8011a38:	68fb      	ldr	r3, [r7, #12]
 8011a3a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a40:	b29b      	uxth	r3, r3
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d034      	beq.n	8011ab0 <HAL_I2C_Mem_Write+0x1c8>
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d130      	bne.n	8011ab0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011a4e:	697b      	ldr	r3, [r7, #20]
 8011a50:	9300      	str	r3, [sp, #0]
 8011a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011a54:	2200      	movs	r2, #0
 8011a56:	2180      	movs	r1, #128	@ 0x80
 8011a58:	68f8      	ldr	r0, [r7, #12]
 8011a5a:	f000 fa59 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011a5e:	4603      	mov	r3, r0
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	d001      	beq.n	8011a68 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8011a64:	2301      	movs	r3, #1
 8011a66:	e04d      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a6c:	b29b      	uxth	r3, r3
 8011a6e:	2bff      	cmp	r3, #255	@ 0xff
 8011a70:	d90e      	bls.n	8011a90 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	22ff      	movs	r2, #255	@ 0xff
 8011a76:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011a78:	68fb      	ldr	r3, [r7, #12]
 8011a7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a7c:	b2da      	uxtb	r2, r3
 8011a7e:	8979      	ldrh	r1, [r7, #10]
 8011a80:	2300      	movs	r3, #0
 8011a82:	9300      	str	r3, [sp, #0]
 8011a84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011a88:	68f8      	ldr	r0, [r7, #12]
 8011a8a:	f000 fc91 	bl	80123b0 <I2C_TransferConfig>
 8011a8e:	e00f      	b.n	8011ab0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011a90:	68fb      	ldr	r3, [r7, #12]
 8011a92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011a94:	b29a      	uxth	r2, r3
 8011a96:	68fb      	ldr	r3, [r7, #12]
 8011a98:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011a9e:	b2da      	uxtb	r2, r3
 8011aa0:	8979      	ldrh	r1, [r7, #10]
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	9300      	str	r3, [sp, #0]
 8011aa6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011aaa:	68f8      	ldr	r0, [r7, #12]
 8011aac:	f000 fc80 	bl	80123b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011ab4:	b29b      	uxth	r3, r3
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d19e      	bne.n	80119f8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011aba:	697a      	ldr	r2, [r7, #20]
 8011abc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011abe:	68f8      	ldr	r0, [r7, #12]
 8011ac0:	f000 fac6 	bl	8012050 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011ac4:	4603      	mov	r3, r0
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d001      	beq.n	8011ace <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8011aca:	2301      	movs	r3, #1
 8011acc:	e01a      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011ace:	68fb      	ldr	r3, [r7, #12]
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	2220      	movs	r2, #32
 8011ad4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011ad6:	68fb      	ldr	r3, [r7, #12]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	6859      	ldr	r1, [r3, #4]
 8011adc:	68fb      	ldr	r3, [r7, #12]
 8011ade:	681a      	ldr	r2, [r3, #0]
 8011ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8011b0c <HAL_I2C_Mem_Write+0x224>)
 8011ae2:	400b      	ands	r3, r1
 8011ae4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011ae6:	68fb      	ldr	r3, [r7, #12]
 8011ae8:	2220      	movs	r2, #32
 8011aea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	2200      	movs	r2, #0
 8011af2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011af6:	68fb      	ldr	r3, [r7, #12]
 8011af8:	2200      	movs	r2, #0
 8011afa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011afe:	2300      	movs	r3, #0
 8011b00:	e000      	b.n	8011b04 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8011b02:	2302      	movs	r3, #2
  }
}
 8011b04:	4618      	mov	r0, r3
 8011b06:	3718      	adds	r7, #24
 8011b08:	46bd      	mov	sp, r7
 8011b0a:	bd80      	pop	{r7, pc}
 8011b0c:	fe00e800 	.word	0xfe00e800

08011b10 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011b10:	b580      	push	{r7, lr}
 8011b12:	b088      	sub	sp, #32
 8011b14:	af02      	add	r7, sp, #8
 8011b16:	60f8      	str	r0, [r7, #12]
 8011b18:	4608      	mov	r0, r1
 8011b1a:	4611      	mov	r1, r2
 8011b1c:	461a      	mov	r2, r3
 8011b1e:	4603      	mov	r3, r0
 8011b20:	817b      	strh	r3, [r7, #10]
 8011b22:	460b      	mov	r3, r1
 8011b24:	813b      	strh	r3, [r7, #8]
 8011b26:	4613      	mov	r3, r2
 8011b28:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011b30:	b2db      	uxtb	r3, r3
 8011b32:	2b20      	cmp	r3, #32
 8011b34:	f040 80fd 	bne.w	8011d32 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8011b38:	6a3b      	ldr	r3, [r7, #32]
 8011b3a:	2b00      	cmp	r3, #0
 8011b3c:	d002      	beq.n	8011b44 <HAL_I2C_Mem_Read+0x34>
 8011b3e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011b40:	2b00      	cmp	r3, #0
 8011b42:	d105      	bne.n	8011b50 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011b4a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8011b4c:	2301      	movs	r3, #1
 8011b4e:	e0f1      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8011b56:	2b01      	cmp	r3, #1
 8011b58:	d101      	bne.n	8011b5e <HAL_I2C_Mem_Read+0x4e>
 8011b5a:	2302      	movs	r3, #2
 8011b5c:	e0ea      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	2201      	movs	r2, #1
 8011b62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011b66:	f7fe fbe5 	bl	8010334 <HAL_GetTick>
 8011b6a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011b6c:	697b      	ldr	r3, [r7, #20]
 8011b6e:	9300      	str	r3, [sp, #0]
 8011b70:	2319      	movs	r3, #25
 8011b72:	2201      	movs	r2, #1
 8011b74:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8011b78:	68f8      	ldr	r0, [r7, #12]
 8011b7a:	f000 f9c9 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011b7e:	4603      	mov	r3, r0
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	d001      	beq.n	8011b88 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8011b84:	2301      	movs	r3, #1
 8011b86:	e0d5      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8011b88:	68fb      	ldr	r3, [r7, #12]
 8011b8a:	2222      	movs	r2, #34	@ 0x22
 8011b8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	2240      	movs	r2, #64	@ 0x40
 8011b94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	2200      	movs	r2, #0
 8011b9c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	6a3a      	ldr	r2, [r7, #32]
 8011ba2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8011ba8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	2200      	movs	r2, #0
 8011bae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8011bb0:	88f8      	ldrh	r0, [r7, #6]
 8011bb2:	893a      	ldrh	r2, [r7, #8]
 8011bb4:	8979      	ldrh	r1, [r7, #10]
 8011bb6:	697b      	ldr	r3, [r7, #20]
 8011bb8:	9301      	str	r3, [sp, #4]
 8011bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011bbc:	9300      	str	r3, [sp, #0]
 8011bbe:	4603      	mov	r3, r0
 8011bc0:	68f8      	ldr	r0, [r7, #12]
 8011bc2:	f000 f92d 	bl	8011e20 <I2C_RequestMemoryRead>
 8011bc6:	4603      	mov	r3, r0
 8011bc8:	2b00      	cmp	r3, #0
 8011bca:	d005      	beq.n	8011bd8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	2200      	movs	r2, #0
 8011bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8011bd4:	2301      	movs	r3, #1
 8011bd6:	e0ad      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011bdc:	b29b      	uxth	r3, r3
 8011bde:	2bff      	cmp	r3, #255	@ 0xff
 8011be0:	d90e      	bls.n	8011c00 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011be2:	68fb      	ldr	r3, [r7, #12]
 8011be4:	22ff      	movs	r2, #255	@ 0xff
 8011be6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011bec:	b2da      	uxtb	r2, r3
 8011bee:	8979      	ldrh	r1, [r7, #10]
 8011bf0:	4b52      	ldr	r3, [pc, #328]	@ (8011d3c <HAL_I2C_Mem_Read+0x22c>)
 8011bf2:	9300      	str	r3, [sp, #0]
 8011bf4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011bf8:	68f8      	ldr	r0, [r7, #12]
 8011bfa:	f000 fbd9 	bl	80123b0 <I2C_TransferConfig>
 8011bfe:	e00f      	b.n	8011c20 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011c00:	68fb      	ldr	r3, [r7, #12]
 8011c02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c04:	b29a      	uxth	r2, r3
 8011c06:	68fb      	ldr	r3, [r7, #12]
 8011c08:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011c0e:	b2da      	uxtb	r2, r3
 8011c10:	8979      	ldrh	r1, [r7, #10]
 8011c12:	4b4a      	ldr	r3, [pc, #296]	@ (8011d3c <HAL_I2C_Mem_Read+0x22c>)
 8011c14:	9300      	str	r3, [sp, #0]
 8011c16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011c1a:	68f8      	ldr	r0, [r7, #12]
 8011c1c:	f000 fbc8 	bl	80123b0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8011c20:	697b      	ldr	r3, [r7, #20]
 8011c22:	9300      	str	r3, [sp, #0]
 8011c24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c26:	2200      	movs	r2, #0
 8011c28:	2104      	movs	r1, #4
 8011c2a:	68f8      	ldr	r0, [r7, #12]
 8011c2c:	f000 f970 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011c30:	4603      	mov	r3, r0
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d001      	beq.n	8011c3a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8011c36:	2301      	movs	r3, #1
 8011c38:	e07c      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8011c40:	68fb      	ldr	r3, [r7, #12]
 8011c42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c44:	b2d2      	uxtb	r2, r2
 8011c46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011c4c:	1c5a      	adds	r2, r3, #1
 8011c4e:	68fb      	ldr	r3, [r7, #12]
 8011c50:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8011c52:	68fb      	ldr	r3, [r7, #12]
 8011c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011c56:	3b01      	subs	r3, #1
 8011c58:	b29a      	uxth	r2, r3
 8011c5a:	68fb      	ldr	r3, [r7, #12]
 8011c5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8011c5e:	68fb      	ldr	r3, [r7, #12]
 8011c60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c62:	b29b      	uxth	r3, r3
 8011c64:	3b01      	subs	r3, #1
 8011c66:	b29a      	uxth	r2, r3
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c70:	b29b      	uxth	r3, r3
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	d034      	beq.n	8011ce0 <HAL_I2C_Mem_Read+0x1d0>
 8011c76:	68fb      	ldr	r3, [r7, #12]
 8011c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d130      	bne.n	8011ce0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011c7e:	697b      	ldr	r3, [r7, #20]
 8011c80:	9300      	str	r3, [sp, #0]
 8011c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c84:	2200      	movs	r2, #0
 8011c86:	2180      	movs	r1, #128	@ 0x80
 8011c88:	68f8      	ldr	r0, [r7, #12]
 8011c8a:	f000 f941 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011c8e:	4603      	mov	r3, r0
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d001      	beq.n	8011c98 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8011c94:	2301      	movs	r3, #1
 8011c96:	e04d      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011c98:	68fb      	ldr	r3, [r7, #12]
 8011c9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011c9c:	b29b      	uxth	r3, r3
 8011c9e:	2bff      	cmp	r3, #255	@ 0xff
 8011ca0:	d90e      	bls.n	8011cc0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	22ff      	movs	r2, #255	@ 0xff
 8011ca6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011cac:	b2da      	uxtb	r2, r3
 8011cae:	8979      	ldrh	r1, [r7, #10]
 8011cb0:	2300      	movs	r3, #0
 8011cb2:	9300      	str	r3, [sp, #0]
 8011cb4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011cb8:	68f8      	ldr	r0, [r7, #12]
 8011cba:	f000 fb79 	bl	80123b0 <I2C_TransferConfig>
 8011cbe:	e00f      	b.n	8011ce0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011cc4:	b29a      	uxth	r2, r3
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011cca:	68fb      	ldr	r3, [r7, #12]
 8011ccc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011cce:	b2da      	uxtb	r2, r3
 8011cd0:	8979      	ldrh	r1, [r7, #10]
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	9300      	str	r3, [sp, #0]
 8011cd6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8011cda:	68f8      	ldr	r0, [r7, #12]
 8011cdc:	f000 fb68 	bl	80123b0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8011ce0:	68fb      	ldr	r3, [r7, #12]
 8011ce2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011ce4:	b29b      	uxth	r3, r3
 8011ce6:	2b00      	cmp	r3, #0
 8011ce8:	d19a      	bne.n	8011c20 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011cea:	697a      	ldr	r2, [r7, #20]
 8011cec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011cee:	68f8      	ldr	r0, [r7, #12]
 8011cf0:	f000 f9ae 	bl	8012050 <I2C_WaitOnSTOPFlagUntilTimeout>
 8011cf4:	4603      	mov	r3, r0
 8011cf6:	2b00      	cmp	r3, #0
 8011cf8:	d001      	beq.n	8011cfe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8011cfa:	2301      	movs	r3, #1
 8011cfc:	e01a      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011cfe:	68fb      	ldr	r3, [r7, #12]
 8011d00:	681b      	ldr	r3, [r3, #0]
 8011d02:	2220      	movs	r2, #32
 8011d04:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	681b      	ldr	r3, [r3, #0]
 8011d0a:	6859      	ldr	r1, [r3, #4]
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	681a      	ldr	r2, [r3, #0]
 8011d10:	4b0b      	ldr	r3, [pc, #44]	@ (8011d40 <HAL_I2C_Mem_Read+0x230>)
 8011d12:	400b      	ands	r3, r1
 8011d14:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011d16:	68fb      	ldr	r3, [r7, #12]
 8011d18:	2220      	movs	r2, #32
 8011d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011d1e:	68fb      	ldr	r3, [r7, #12]
 8011d20:	2200      	movs	r2, #0
 8011d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011d26:	68fb      	ldr	r3, [r7, #12]
 8011d28:	2200      	movs	r2, #0
 8011d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8011d2e:	2300      	movs	r3, #0
 8011d30:	e000      	b.n	8011d34 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8011d32:	2302      	movs	r3, #2
  }
}
 8011d34:	4618      	mov	r0, r3
 8011d36:	3718      	adds	r7, #24
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bd80      	pop	{r7, pc}
 8011d3c:	80002400 	.word	0x80002400
 8011d40:	fe00e800 	.word	0xfe00e800

08011d44 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8011d44:	b480      	push	{r7}
 8011d46:	b083      	sub	sp, #12
 8011d48:	af00      	add	r7, sp, #0
 8011d4a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8011d4c:	687b      	ldr	r3, [r7, #4]
 8011d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8011d52:	b2db      	uxtb	r3, r3
}
 8011d54:	4618      	mov	r0, r3
 8011d56:	370c      	adds	r7, #12
 8011d58:	46bd      	mov	sp, r7
 8011d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d5e:	4770      	bx	lr

08011d60 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8011d60:	b480      	push	{r7}
 8011d62:	b083      	sub	sp, #12
 8011d64:	af00      	add	r7, sp, #0
 8011d66:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	370c      	adds	r7, #12
 8011d70:	46bd      	mov	sp, r7
 8011d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d76:	4770      	bx	lr

08011d78 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8011d78:	b580      	push	{r7, lr}
 8011d7a:	b086      	sub	sp, #24
 8011d7c:	af02      	add	r7, sp, #8
 8011d7e:	60f8      	str	r0, [r7, #12]
 8011d80:	4608      	mov	r0, r1
 8011d82:	4611      	mov	r1, r2
 8011d84:	461a      	mov	r2, r3
 8011d86:	4603      	mov	r3, r0
 8011d88:	817b      	strh	r3, [r7, #10]
 8011d8a:	460b      	mov	r3, r1
 8011d8c:	813b      	strh	r3, [r7, #8]
 8011d8e:	4613      	mov	r3, r2
 8011d90:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8011d92:	88fb      	ldrh	r3, [r7, #6]
 8011d94:	b2da      	uxtb	r2, r3
 8011d96:	8979      	ldrh	r1, [r7, #10]
 8011d98:	4b20      	ldr	r3, [pc, #128]	@ (8011e1c <I2C_RequestMemoryWrite+0xa4>)
 8011d9a:	9300      	str	r3, [sp, #0]
 8011d9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8011da0:	68f8      	ldr	r0, [r7, #12]
 8011da2:	f000 fb05 	bl	80123b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011da6:	69fa      	ldr	r2, [r7, #28]
 8011da8:	69b9      	ldr	r1, [r7, #24]
 8011daa:	68f8      	ldr	r0, [r7, #12]
 8011dac:	f000 f909 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8011db0:	4603      	mov	r3, r0
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d001      	beq.n	8011dba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8011db6:	2301      	movs	r3, #1
 8011db8:	e02c      	b.n	8011e14 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011dba:	88fb      	ldrh	r3, [r7, #6]
 8011dbc:	2b01      	cmp	r3, #1
 8011dbe:	d105      	bne.n	8011dcc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011dc0:	893b      	ldrh	r3, [r7, #8]
 8011dc2:	b2da      	uxtb	r2, r3
 8011dc4:	68fb      	ldr	r3, [r7, #12]
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	629a      	str	r2, [r3, #40]	@ 0x28
 8011dca:	e015      	b.n	8011df8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011dcc:	893b      	ldrh	r3, [r7, #8]
 8011dce:	0a1b      	lsrs	r3, r3, #8
 8011dd0:	b29b      	uxth	r3, r3
 8011dd2:	b2da      	uxtb	r2, r3
 8011dd4:	68fb      	ldr	r3, [r7, #12]
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011dda:	69fa      	ldr	r2, [r7, #28]
 8011ddc:	69b9      	ldr	r1, [r7, #24]
 8011dde:	68f8      	ldr	r0, [r7, #12]
 8011de0:	f000 f8ef 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8011de4:	4603      	mov	r3, r0
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d001      	beq.n	8011dee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8011dea:	2301      	movs	r3, #1
 8011dec:	e012      	b.n	8011e14 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011dee:	893b      	ldrh	r3, [r7, #8]
 8011df0:	b2da      	uxtb	r2, r3
 8011df2:	68fb      	ldr	r3, [r7, #12]
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8011df8:	69fb      	ldr	r3, [r7, #28]
 8011dfa:	9300      	str	r3, [sp, #0]
 8011dfc:	69bb      	ldr	r3, [r7, #24]
 8011dfe:	2200      	movs	r2, #0
 8011e00:	2180      	movs	r1, #128	@ 0x80
 8011e02:	68f8      	ldr	r0, [r7, #12]
 8011e04:	f000 f884 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011e08:	4603      	mov	r3, r0
 8011e0a:	2b00      	cmp	r3, #0
 8011e0c:	d001      	beq.n	8011e12 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8011e0e:	2301      	movs	r3, #1
 8011e10:	e000      	b.n	8011e14 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8011e12:	2300      	movs	r3, #0
}
 8011e14:	4618      	mov	r0, r3
 8011e16:	3710      	adds	r7, #16
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}
 8011e1c:	80002000 	.word	0x80002000

08011e20 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8011e20:	b580      	push	{r7, lr}
 8011e22:	b086      	sub	sp, #24
 8011e24:	af02      	add	r7, sp, #8
 8011e26:	60f8      	str	r0, [r7, #12]
 8011e28:	4608      	mov	r0, r1
 8011e2a:	4611      	mov	r1, r2
 8011e2c:	461a      	mov	r2, r3
 8011e2e:	4603      	mov	r3, r0
 8011e30:	817b      	strh	r3, [r7, #10]
 8011e32:	460b      	mov	r3, r1
 8011e34:	813b      	strh	r3, [r7, #8]
 8011e36:	4613      	mov	r3, r2
 8011e38:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8011e3a:	88fb      	ldrh	r3, [r7, #6]
 8011e3c:	b2da      	uxtb	r2, r3
 8011e3e:	8979      	ldrh	r1, [r7, #10]
 8011e40:	4b20      	ldr	r3, [pc, #128]	@ (8011ec4 <I2C_RequestMemoryRead+0xa4>)
 8011e42:	9300      	str	r3, [sp, #0]
 8011e44:	2300      	movs	r3, #0
 8011e46:	68f8      	ldr	r0, [r7, #12]
 8011e48:	f000 fab2 	bl	80123b0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011e4c:	69fa      	ldr	r2, [r7, #28]
 8011e4e:	69b9      	ldr	r1, [r7, #24]
 8011e50:	68f8      	ldr	r0, [r7, #12]
 8011e52:	f000 f8b6 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8011e56:	4603      	mov	r3, r0
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d001      	beq.n	8011e60 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8011e5c:	2301      	movs	r3, #1
 8011e5e:	e02c      	b.n	8011eba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011e60:	88fb      	ldrh	r3, [r7, #6]
 8011e62:	2b01      	cmp	r3, #1
 8011e64:	d105      	bne.n	8011e72 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011e66:	893b      	ldrh	r3, [r7, #8]
 8011e68:	b2da      	uxtb	r2, r3
 8011e6a:	68fb      	ldr	r3, [r7, #12]
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	629a      	str	r2, [r3, #40]	@ 0x28
 8011e70:	e015      	b.n	8011e9e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8011e72:	893b      	ldrh	r3, [r7, #8]
 8011e74:	0a1b      	lsrs	r3, r3, #8
 8011e76:	b29b      	uxth	r3, r3
 8011e78:	b2da      	uxtb	r2, r3
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	681b      	ldr	r3, [r3, #0]
 8011e7e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011e80:	69fa      	ldr	r2, [r7, #28]
 8011e82:	69b9      	ldr	r1, [r7, #24]
 8011e84:	68f8      	ldr	r0, [r7, #12]
 8011e86:	f000 f89c 	bl	8011fc2 <I2C_WaitOnTXISFlagUntilTimeout>
 8011e8a:	4603      	mov	r3, r0
 8011e8c:	2b00      	cmp	r3, #0
 8011e8e:	d001      	beq.n	8011e94 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8011e90:	2301      	movs	r3, #1
 8011e92:	e012      	b.n	8011eba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011e94:	893b      	ldrh	r3, [r7, #8]
 8011e96:	b2da      	uxtb	r2, r3
 8011e98:	68fb      	ldr	r3, [r7, #12]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8011e9e:	69fb      	ldr	r3, [r7, #28]
 8011ea0:	9300      	str	r3, [sp, #0]
 8011ea2:	69bb      	ldr	r3, [r7, #24]
 8011ea4:	2200      	movs	r2, #0
 8011ea6:	2140      	movs	r1, #64	@ 0x40
 8011ea8:	68f8      	ldr	r0, [r7, #12]
 8011eaa:	f000 f831 	bl	8011f10 <I2C_WaitOnFlagUntilTimeout>
 8011eae:	4603      	mov	r3, r0
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d001      	beq.n	8011eb8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8011eb4:	2301      	movs	r3, #1
 8011eb6:	e000      	b.n	8011eba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8011eb8:	2300      	movs	r3, #0
}
 8011eba:	4618      	mov	r0, r3
 8011ebc:	3710      	adds	r7, #16
 8011ebe:	46bd      	mov	sp, r7
 8011ec0:	bd80      	pop	{r7, pc}
 8011ec2:	bf00      	nop
 8011ec4:	80002000 	.word	0x80002000

08011ec8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8011ec8:	b480      	push	{r7}
 8011eca:	b083      	sub	sp, #12
 8011ecc:	af00      	add	r7, sp, #0
 8011ece:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	681b      	ldr	r3, [r3, #0]
 8011ed4:	699b      	ldr	r3, [r3, #24]
 8011ed6:	f003 0302 	and.w	r3, r3, #2
 8011eda:	2b02      	cmp	r3, #2
 8011edc:	d103      	bne.n	8011ee6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	699b      	ldr	r3, [r3, #24]
 8011eec:	f003 0301 	and.w	r3, r3, #1
 8011ef0:	2b01      	cmp	r3, #1
 8011ef2:	d007      	beq.n	8011f04 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011ef4:	687b      	ldr	r3, [r7, #4]
 8011ef6:	681b      	ldr	r3, [r3, #0]
 8011ef8:	699a      	ldr	r2, [r3, #24]
 8011efa:	687b      	ldr	r3, [r7, #4]
 8011efc:	681b      	ldr	r3, [r3, #0]
 8011efe:	f042 0201 	orr.w	r2, r2, #1
 8011f02:	619a      	str	r2, [r3, #24]
  }
}
 8011f04:	bf00      	nop
 8011f06:	370c      	adds	r7, #12
 8011f08:	46bd      	mov	sp, r7
 8011f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f0e:	4770      	bx	lr

08011f10 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011f10:	b580      	push	{r7, lr}
 8011f12:	b084      	sub	sp, #16
 8011f14:	af00      	add	r7, sp, #0
 8011f16:	60f8      	str	r0, [r7, #12]
 8011f18:	60b9      	str	r1, [r7, #8]
 8011f1a:	603b      	str	r3, [r7, #0]
 8011f1c:	4613      	mov	r3, r2
 8011f1e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011f20:	e03b      	b.n	8011f9a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011f22:	69ba      	ldr	r2, [r7, #24]
 8011f24:	6839      	ldr	r1, [r7, #0]
 8011f26:	68f8      	ldr	r0, [r7, #12]
 8011f28:	f000 f962 	bl	80121f0 <I2C_IsErrorOccurred>
 8011f2c:	4603      	mov	r3, r0
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d001      	beq.n	8011f36 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8011f32:	2301      	movs	r3, #1
 8011f34:	e041      	b.n	8011fba <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011f36:	683b      	ldr	r3, [r7, #0]
 8011f38:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011f3c:	d02d      	beq.n	8011f9a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011f3e:	f7fe f9f9 	bl	8010334 <HAL_GetTick>
 8011f42:	4602      	mov	r2, r0
 8011f44:	69bb      	ldr	r3, [r7, #24]
 8011f46:	1ad3      	subs	r3, r2, r3
 8011f48:	683a      	ldr	r2, [r7, #0]
 8011f4a:	429a      	cmp	r2, r3
 8011f4c:	d302      	bcc.n	8011f54 <I2C_WaitOnFlagUntilTimeout+0x44>
 8011f4e:	683b      	ldr	r3, [r7, #0]
 8011f50:	2b00      	cmp	r3, #0
 8011f52:	d122      	bne.n	8011f9a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011f54:	68fb      	ldr	r3, [r7, #12]
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	699a      	ldr	r2, [r3, #24]
 8011f5a:	68bb      	ldr	r3, [r7, #8]
 8011f5c:	4013      	ands	r3, r2
 8011f5e:	68ba      	ldr	r2, [r7, #8]
 8011f60:	429a      	cmp	r2, r3
 8011f62:	bf0c      	ite	eq
 8011f64:	2301      	moveq	r3, #1
 8011f66:	2300      	movne	r3, #0
 8011f68:	b2db      	uxtb	r3, r3
 8011f6a:	461a      	mov	r2, r3
 8011f6c:	79fb      	ldrb	r3, [r7, #7]
 8011f6e:	429a      	cmp	r2, r3
 8011f70:	d113      	bne.n	8011f9a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011f76:	f043 0220 	orr.w	r2, r3, #32
 8011f7a:	68fb      	ldr	r3, [r7, #12]
 8011f7c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8011f7e:	68fb      	ldr	r3, [r7, #12]
 8011f80:	2220      	movs	r2, #32
 8011f82:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8011f86:	68fb      	ldr	r3, [r7, #12]
 8011f88:	2200      	movs	r2, #0
 8011f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8011f8e:	68fb      	ldr	r3, [r7, #12]
 8011f90:	2200      	movs	r2, #0
 8011f92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8011f96:	2301      	movs	r3, #1
 8011f98:	e00f      	b.n	8011fba <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011f9a:	68fb      	ldr	r3, [r7, #12]
 8011f9c:	681b      	ldr	r3, [r3, #0]
 8011f9e:	699a      	ldr	r2, [r3, #24]
 8011fa0:	68bb      	ldr	r3, [r7, #8]
 8011fa2:	4013      	ands	r3, r2
 8011fa4:	68ba      	ldr	r2, [r7, #8]
 8011fa6:	429a      	cmp	r2, r3
 8011fa8:	bf0c      	ite	eq
 8011faa:	2301      	moveq	r3, #1
 8011fac:	2300      	movne	r3, #0
 8011fae:	b2db      	uxtb	r3, r3
 8011fb0:	461a      	mov	r2, r3
 8011fb2:	79fb      	ldrb	r3, [r7, #7]
 8011fb4:	429a      	cmp	r2, r3
 8011fb6:	d0b4      	beq.n	8011f22 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011fb8:	2300      	movs	r3, #0
}
 8011fba:	4618      	mov	r0, r3
 8011fbc:	3710      	adds	r7, #16
 8011fbe:	46bd      	mov	sp, r7
 8011fc0:	bd80      	pop	{r7, pc}

08011fc2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011fc2:	b580      	push	{r7, lr}
 8011fc4:	b084      	sub	sp, #16
 8011fc6:	af00      	add	r7, sp, #0
 8011fc8:	60f8      	str	r0, [r7, #12]
 8011fca:	60b9      	str	r1, [r7, #8]
 8011fcc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011fce:	e033      	b.n	8012038 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011fd0:	687a      	ldr	r2, [r7, #4]
 8011fd2:	68b9      	ldr	r1, [r7, #8]
 8011fd4:	68f8      	ldr	r0, [r7, #12]
 8011fd6:	f000 f90b 	bl	80121f0 <I2C_IsErrorOccurred>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	d001      	beq.n	8011fe4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8011fe0:	2301      	movs	r3, #1
 8011fe2:	e031      	b.n	8012048 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011fe4:	68bb      	ldr	r3, [r7, #8]
 8011fe6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8011fea:	d025      	beq.n	8012038 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011fec:	f7fe f9a2 	bl	8010334 <HAL_GetTick>
 8011ff0:	4602      	mov	r2, r0
 8011ff2:	687b      	ldr	r3, [r7, #4]
 8011ff4:	1ad3      	subs	r3, r2, r3
 8011ff6:	68ba      	ldr	r2, [r7, #8]
 8011ff8:	429a      	cmp	r2, r3
 8011ffa:	d302      	bcc.n	8012002 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8011ffc:	68bb      	ldr	r3, [r7, #8]
 8011ffe:	2b00      	cmp	r3, #0
 8012000:	d11a      	bne.n	8012038 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	699b      	ldr	r3, [r3, #24]
 8012008:	f003 0302 	and.w	r3, r3, #2
 801200c:	2b02      	cmp	r3, #2
 801200e:	d013      	beq.n	8012038 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012010:	68fb      	ldr	r3, [r7, #12]
 8012012:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012014:	f043 0220 	orr.w	r2, r3, #32
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	2220      	movs	r2, #32
 8012020:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8012024:	68fb      	ldr	r3, [r7, #12]
 8012026:	2200      	movs	r2, #0
 8012028:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 801202c:	68fb      	ldr	r3, [r7, #12]
 801202e:	2200      	movs	r2, #0
 8012030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8012034:	2301      	movs	r3, #1
 8012036:	e007      	b.n	8012048 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	699b      	ldr	r3, [r3, #24]
 801203e:	f003 0302 	and.w	r3, r3, #2
 8012042:	2b02      	cmp	r3, #2
 8012044:	d1c4      	bne.n	8011fd0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8012046:	2300      	movs	r3, #0
}
 8012048:	4618      	mov	r0, r3
 801204a:	3710      	adds	r7, #16
 801204c:	46bd      	mov	sp, r7
 801204e:	bd80      	pop	{r7, pc}

08012050 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8012050:	b580      	push	{r7, lr}
 8012052:	b084      	sub	sp, #16
 8012054:	af00      	add	r7, sp, #0
 8012056:	60f8      	str	r0, [r7, #12]
 8012058:	60b9      	str	r1, [r7, #8]
 801205a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801205c:	e02f      	b.n	80120be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801205e:	687a      	ldr	r2, [r7, #4]
 8012060:	68b9      	ldr	r1, [r7, #8]
 8012062:	68f8      	ldr	r0, [r7, #12]
 8012064:	f000 f8c4 	bl	80121f0 <I2C_IsErrorOccurred>
 8012068:	4603      	mov	r3, r0
 801206a:	2b00      	cmp	r3, #0
 801206c:	d001      	beq.n	8012072 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801206e:	2301      	movs	r3, #1
 8012070:	e02d      	b.n	80120ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012072:	f7fe f95f 	bl	8010334 <HAL_GetTick>
 8012076:	4602      	mov	r2, r0
 8012078:	687b      	ldr	r3, [r7, #4]
 801207a:	1ad3      	subs	r3, r2, r3
 801207c:	68ba      	ldr	r2, [r7, #8]
 801207e:	429a      	cmp	r2, r3
 8012080:	d302      	bcc.n	8012088 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8012082:	68bb      	ldr	r3, [r7, #8]
 8012084:	2b00      	cmp	r3, #0
 8012086:	d11a      	bne.n	80120be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8012088:	68fb      	ldr	r3, [r7, #12]
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	699b      	ldr	r3, [r3, #24]
 801208e:	f003 0320 	and.w	r3, r3, #32
 8012092:	2b20      	cmp	r3, #32
 8012094:	d013      	beq.n	80120be <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8012096:	68fb      	ldr	r3, [r7, #12]
 8012098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801209a:	f043 0220 	orr.w	r2, r3, #32
 801209e:	68fb      	ldr	r3, [r7, #12]
 80120a0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80120a2:	68fb      	ldr	r3, [r7, #12]
 80120a4:	2220      	movs	r2, #32
 80120a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80120aa:	68fb      	ldr	r3, [r7, #12]
 80120ac:	2200      	movs	r2, #0
 80120ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80120b2:	68fb      	ldr	r3, [r7, #12]
 80120b4:	2200      	movs	r2, #0
 80120b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80120ba:	2301      	movs	r3, #1
 80120bc:	e007      	b.n	80120ce <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80120be:	68fb      	ldr	r3, [r7, #12]
 80120c0:	681b      	ldr	r3, [r3, #0]
 80120c2:	699b      	ldr	r3, [r3, #24]
 80120c4:	f003 0320 	and.w	r3, r3, #32
 80120c8:	2b20      	cmp	r3, #32
 80120ca:	d1c8      	bne.n	801205e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80120cc:	2300      	movs	r3, #0
}
 80120ce:	4618      	mov	r0, r3
 80120d0:	3710      	adds	r7, #16
 80120d2:	46bd      	mov	sp, r7
 80120d4:	bd80      	pop	{r7, pc}
	...

080120d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b086      	sub	sp, #24
 80120dc:	af00      	add	r7, sp, #0
 80120de:	60f8      	str	r0, [r7, #12]
 80120e0:	60b9      	str	r1, [r7, #8]
 80120e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80120e4:	2300      	movs	r3, #0
 80120e6:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80120e8:	e071      	b.n	80121ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80120ea:	687a      	ldr	r2, [r7, #4]
 80120ec:	68b9      	ldr	r1, [r7, #8]
 80120ee:	68f8      	ldr	r0, [r7, #12]
 80120f0:	f000 f87e 	bl	80121f0 <I2C_IsErrorOccurred>
 80120f4:	4603      	mov	r3, r0
 80120f6:	2b00      	cmp	r3, #0
 80120f8:	d001      	beq.n	80120fe <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80120fa:	2301      	movs	r3, #1
 80120fc:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	681b      	ldr	r3, [r3, #0]
 8012102:	699b      	ldr	r3, [r3, #24]
 8012104:	f003 0320 	and.w	r3, r3, #32
 8012108:	2b20      	cmp	r3, #32
 801210a:	d13b      	bne.n	8012184 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 801210c:	7dfb      	ldrb	r3, [r7, #23]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d138      	bne.n	8012184 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8012112:	68fb      	ldr	r3, [r7, #12]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	699b      	ldr	r3, [r3, #24]
 8012118:	f003 0304 	and.w	r3, r3, #4
 801211c:	2b04      	cmp	r3, #4
 801211e:	d105      	bne.n	801212c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8012120:	68fb      	ldr	r3, [r7, #12]
 8012122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8012124:	2b00      	cmp	r3, #0
 8012126:	d001      	beq.n	801212c <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8012128:	2300      	movs	r3, #0
 801212a:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 801212c:	68fb      	ldr	r3, [r7, #12]
 801212e:	681b      	ldr	r3, [r3, #0]
 8012130:	699b      	ldr	r3, [r3, #24]
 8012132:	f003 0310 	and.w	r3, r3, #16
 8012136:	2b10      	cmp	r3, #16
 8012138:	d121      	bne.n	801217e <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801213a:	68fb      	ldr	r3, [r7, #12]
 801213c:	681b      	ldr	r3, [r3, #0]
 801213e:	2210      	movs	r2, #16
 8012140:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	2204      	movs	r2, #4
 8012146:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	681b      	ldr	r3, [r3, #0]
 801214c:	2220      	movs	r2, #32
 801214e:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	6859      	ldr	r1, [r3, #4]
 8012156:	68fb      	ldr	r3, [r7, #12]
 8012158:	681a      	ldr	r2, [r3, #0]
 801215a:	4b24      	ldr	r3, [pc, #144]	@ (80121ec <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 801215c:	400b      	ands	r3, r1
 801215e:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	2220      	movs	r2, #32
 8012164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	2200      	movs	r2, #0
 801216c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8012170:	68fb      	ldr	r3, [r7, #12]
 8012172:	2200      	movs	r2, #0
 8012174:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8012178:	2301      	movs	r3, #1
 801217a:	75fb      	strb	r3, [r7, #23]
 801217c:	e002      	b.n	8012184 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	2200      	movs	r2, #0
 8012182:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8012184:	f7fe f8d6 	bl	8010334 <HAL_GetTick>
 8012188:	4602      	mov	r2, r0
 801218a:	687b      	ldr	r3, [r7, #4]
 801218c:	1ad3      	subs	r3, r2, r3
 801218e:	68ba      	ldr	r2, [r7, #8]
 8012190:	429a      	cmp	r2, r3
 8012192:	d302      	bcc.n	801219a <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8012194:	68bb      	ldr	r3, [r7, #8]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d119      	bne.n	80121ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 801219a:	7dfb      	ldrb	r3, [r7, #23]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d116      	bne.n	80121ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80121a0:	68fb      	ldr	r3, [r7, #12]
 80121a2:	681b      	ldr	r3, [r3, #0]
 80121a4:	699b      	ldr	r3, [r3, #24]
 80121a6:	f003 0304 	and.w	r3, r3, #4
 80121aa:	2b04      	cmp	r3, #4
 80121ac:	d00f      	beq.n	80121ce <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80121ae:	68fb      	ldr	r3, [r7, #12]
 80121b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80121b2:	f043 0220 	orr.w	r2, r3, #32
 80121b6:	68fb      	ldr	r3, [r7, #12]
 80121b8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	2220      	movs	r2, #32
 80121be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80121c2:	68fb      	ldr	r3, [r7, #12]
 80121c4:	2200      	movs	r2, #0
 80121c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80121ca:	2301      	movs	r3, #1
 80121cc:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	681b      	ldr	r3, [r3, #0]
 80121d2:	699b      	ldr	r3, [r3, #24]
 80121d4:	f003 0304 	and.w	r3, r3, #4
 80121d8:	2b04      	cmp	r3, #4
 80121da:	d002      	beq.n	80121e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80121dc:	7dfb      	ldrb	r3, [r7, #23]
 80121de:	2b00      	cmp	r3, #0
 80121e0:	d083      	beq.n	80120ea <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80121e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80121e4:	4618      	mov	r0, r3
 80121e6:	3718      	adds	r7, #24
 80121e8:	46bd      	mov	sp, r7
 80121ea:	bd80      	pop	{r7, pc}
 80121ec:	fe00e800 	.word	0xfe00e800

080121f0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80121f0:	b580      	push	{r7, lr}
 80121f2:	b08a      	sub	sp, #40	@ 0x28
 80121f4:	af00      	add	r7, sp, #0
 80121f6:	60f8      	str	r0, [r7, #12]
 80121f8:	60b9      	str	r1, [r7, #8]
 80121fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80121fc:	2300      	movs	r3, #0
 80121fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	681b      	ldr	r3, [r3, #0]
 8012206:	699b      	ldr	r3, [r3, #24]
 8012208:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 801220a:	2300      	movs	r3, #0
 801220c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 801220e:	687b      	ldr	r3, [r7, #4]
 8012210:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8012212:	69bb      	ldr	r3, [r7, #24]
 8012214:	f003 0310 	and.w	r3, r3, #16
 8012218:	2b00      	cmp	r3, #0
 801221a:	d068      	beq.n	80122ee <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	2210      	movs	r2, #16
 8012222:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8012224:	e049      	b.n	80122ba <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8012226:	68bb      	ldr	r3, [r7, #8]
 8012228:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801222c:	d045      	beq.n	80122ba <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 801222e:	f7fe f881 	bl	8010334 <HAL_GetTick>
 8012232:	4602      	mov	r2, r0
 8012234:	69fb      	ldr	r3, [r7, #28]
 8012236:	1ad3      	subs	r3, r2, r3
 8012238:	68ba      	ldr	r2, [r7, #8]
 801223a:	429a      	cmp	r2, r3
 801223c:	d302      	bcc.n	8012244 <I2C_IsErrorOccurred+0x54>
 801223e:	68bb      	ldr	r3, [r7, #8]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d13a      	bne.n	80122ba <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	685b      	ldr	r3, [r3, #4]
 801224a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801224e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8012250:	68fb      	ldr	r3, [r7, #12]
 8012252:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8012256:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	699b      	ldr	r3, [r3, #24]
 801225e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012266:	d121      	bne.n	80122ac <I2C_IsErrorOccurred+0xbc>
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801226e:	d01d      	beq.n	80122ac <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8012270:	7cfb      	ldrb	r3, [r7, #19]
 8012272:	2b20      	cmp	r3, #32
 8012274:	d01a      	beq.n	80122ac <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8012276:	68fb      	ldr	r3, [r7, #12]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	685a      	ldr	r2, [r3, #4]
 801227c:	68fb      	ldr	r3, [r7, #12]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8012284:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8012286:	f7fe f855 	bl	8010334 <HAL_GetTick>
 801228a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801228c:	e00e      	b.n	80122ac <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 801228e:	f7fe f851 	bl	8010334 <HAL_GetTick>
 8012292:	4602      	mov	r2, r0
 8012294:	69fb      	ldr	r3, [r7, #28]
 8012296:	1ad3      	subs	r3, r2, r3
 8012298:	2b19      	cmp	r3, #25
 801229a:	d907      	bls.n	80122ac <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 801229c:	6a3b      	ldr	r3, [r7, #32]
 801229e:	f043 0320 	orr.w	r3, r3, #32
 80122a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80122a4:	2301      	movs	r3, #1
 80122a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80122aa:	e006      	b.n	80122ba <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80122ac:	68fb      	ldr	r3, [r7, #12]
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	699b      	ldr	r3, [r3, #24]
 80122b2:	f003 0320 	and.w	r3, r3, #32
 80122b6:	2b20      	cmp	r3, #32
 80122b8:	d1e9      	bne.n	801228e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	699b      	ldr	r3, [r3, #24]
 80122c0:	f003 0320 	and.w	r3, r3, #32
 80122c4:	2b20      	cmp	r3, #32
 80122c6:	d003      	beq.n	80122d0 <I2C_IsErrorOccurred+0xe0>
 80122c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	d0aa      	beq.n	8012226 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80122d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d103      	bne.n	80122e0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	2220      	movs	r2, #32
 80122de:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80122e0:	6a3b      	ldr	r3, [r7, #32]
 80122e2:	f043 0304 	orr.w	r3, r3, #4
 80122e6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80122e8:	2301      	movs	r3, #1
 80122ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80122ee:	68fb      	ldr	r3, [r7, #12]
 80122f0:	681b      	ldr	r3, [r3, #0]
 80122f2:	699b      	ldr	r3, [r3, #24]
 80122f4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80122f6:	69bb      	ldr	r3, [r7, #24]
 80122f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d00b      	beq.n	8012318 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8012300:	6a3b      	ldr	r3, [r7, #32]
 8012302:	f043 0301 	orr.w	r3, r3, #1
 8012306:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8012310:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8012312:	2301      	movs	r3, #1
 8012314:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8012318:	69bb      	ldr	r3, [r7, #24]
 801231a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801231e:	2b00      	cmp	r3, #0
 8012320:	d00b      	beq.n	801233a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8012322:	6a3b      	ldr	r3, [r7, #32]
 8012324:	f043 0308 	orr.w	r3, r3, #8
 8012328:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8012332:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8012334:	2301      	movs	r3, #1
 8012336:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 801233a:	69bb      	ldr	r3, [r7, #24]
 801233c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8012340:	2b00      	cmp	r3, #0
 8012342:	d00b      	beq.n	801235c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8012344:	6a3b      	ldr	r3, [r7, #32]
 8012346:	f043 0302 	orr.w	r3, r3, #2
 801234a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	681b      	ldr	r3, [r3, #0]
 8012350:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8012354:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8012356:	2301      	movs	r3, #1
 8012358:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 801235c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012360:	2b00      	cmp	r3, #0
 8012362:	d01c      	beq.n	801239e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8012364:	68f8      	ldr	r0, [r7, #12]
 8012366:	f7ff fdaf 	bl	8011ec8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 801236a:	68fb      	ldr	r3, [r7, #12]
 801236c:	681b      	ldr	r3, [r3, #0]
 801236e:	6859      	ldr	r1, [r3, #4]
 8012370:	68fb      	ldr	r3, [r7, #12]
 8012372:	681a      	ldr	r2, [r3, #0]
 8012374:	4b0d      	ldr	r3, [pc, #52]	@ (80123ac <I2C_IsErrorOccurred+0x1bc>)
 8012376:	400b      	ands	r3, r1
 8012378:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 801237a:	68fb      	ldr	r3, [r7, #12]
 801237c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801237e:	6a3b      	ldr	r3, [r7, #32]
 8012380:	431a      	orrs	r2, r3
 8012382:	68fb      	ldr	r3, [r7, #12]
 8012384:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	2220      	movs	r2, #32
 801238a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 801238e:	68fb      	ldr	r3, [r7, #12]
 8012390:	2200      	movs	r2, #0
 8012392:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012396:	68fb      	ldr	r3, [r7, #12]
 8012398:	2200      	movs	r2, #0
 801239a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 801239e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80123a2:	4618      	mov	r0, r3
 80123a4:	3728      	adds	r7, #40	@ 0x28
 80123a6:	46bd      	mov	sp, r7
 80123a8:	bd80      	pop	{r7, pc}
 80123aa:	bf00      	nop
 80123ac:	fe00e800 	.word	0xfe00e800

080123b0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80123b0:	b480      	push	{r7}
 80123b2:	b087      	sub	sp, #28
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	60f8      	str	r0, [r7, #12]
 80123b8:	607b      	str	r3, [r7, #4]
 80123ba:	460b      	mov	r3, r1
 80123bc:	817b      	strh	r3, [r7, #10]
 80123be:	4613      	mov	r3, r2
 80123c0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80123c2:	897b      	ldrh	r3, [r7, #10]
 80123c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80123c8:	7a7b      	ldrb	r3, [r7, #9]
 80123ca:	041b      	lsls	r3, r3, #16
 80123cc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80123d0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80123d2:	687b      	ldr	r3, [r7, #4]
 80123d4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80123d6:	6a3b      	ldr	r3, [r7, #32]
 80123d8:	4313      	orrs	r3, r2
 80123da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80123de:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80123e0:	68fb      	ldr	r3, [r7, #12]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	685a      	ldr	r2, [r3, #4]
 80123e6:	6a3b      	ldr	r3, [r7, #32]
 80123e8:	0d5b      	lsrs	r3, r3, #21
 80123ea:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80123ee:	4b08      	ldr	r3, [pc, #32]	@ (8012410 <I2C_TransferConfig+0x60>)
 80123f0:	430b      	orrs	r3, r1
 80123f2:	43db      	mvns	r3, r3
 80123f4:	ea02 0103 	and.w	r1, r2, r3
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	681b      	ldr	r3, [r3, #0]
 80123fc:	697a      	ldr	r2, [r7, #20]
 80123fe:	430a      	orrs	r2, r1
 8012400:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8012402:	bf00      	nop
 8012404:	371c      	adds	r7, #28
 8012406:	46bd      	mov	sp, r7
 8012408:	f85d 7b04 	ldr.w	r7, [sp], #4
 801240c:	4770      	bx	lr
 801240e:	bf00      	nop
 8012410:	03ff63ff 	.word	0x03ff63ff

08012414 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8012414:	b480      	push	{r7}
 8012416:	b083      	sub	sp, #12
 8012418:	af00      	add	r7, sp, #0
 801241a:	6078      	str	r0, [r7, #4]
 801241c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801241e:	687b      	ldr	r3, [r7, #4]
 8012420:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8012424:	b2db      	uxtb	r3, r3
 8012426:	2b20      	cmp	r3, #32
 8012428:	d138      	bne.n	801249c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8012430:	2b01      	cmp	r3, #1
 8012432:	d101      	bne.n	8012438 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8012434:	2302      	movs	r3, #2
 8012436:	e032      	b.n	801249e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8012438:	687b      	ldr	r3, [r7, #4]
 801243a:	2201      	movs	r2, #1
 801243c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8012440:	687b      	ldr	r3, [r7, #4]
 8012442:	2224      	movs	r2, #36	@ 0x24
 8012444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	681a      	ldr	r2, [r3, #0]
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	f022 0201 	bic.w	r2, r2, #1
 8012456:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	681a      	ldr	r2, [r3, #0]
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	681b      	ldr	r3, [r3, #0]
 8012462:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8012466:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	6819      	ldr	r1, [r3, #0]
 801246e:	687b      	ldr	r3, [r7, #4]
 8012470:	681b      	ldr	r3, [r3, #0]
 8012472:	683a      	ldr	r2, [r7, #0]
 8012474:	430a      	orrs	r2, r1
 8012476:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8012478:	687b      	ldr	r3, [r7, #4]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	681a      	ldr	r2, [r3, #0]
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	681b      	ldr	r3, [r3, #0]
 8012482:	f042 0201 	orr.w	r2, r2, #1
 8012486:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	2220      	movs	r2, #32
 801248c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012490:	687b      	ldr	r3, [r7, #4]
 8012492:	2200      	movs	r2, #0
 8012494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8012498:	2300      	movs	r3, #0
 801249a:	e000      	b.n	801249e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 801249c:	2302      	movs	r3, #2
  }
}
 801249e:	4618      	mov	r0, r3
 80124a0:	370c      	adds	r7, #12
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr

080124aa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80124aa:	b480      	push	{r7}
 80124ac:	b085      	sub	sp, #20
 80124ae:	af00      	add	r7, sp, #0
 80124b0:	6078      	str	r0, [r7, #4]
 80124b2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80124b4:	687b      	ldr	r3, [r7, #4]
 80124b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80124ba:	b2db      	uxtb	r3, r3
 80124bc:	2b20      	cmp	r3, #32
 80124be:	d139      	bne.n	8012534 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80124c6:	2b01      	cmp	r3, #1
 80124c8:	d101      	bne.n	80124ce <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80124ca:	2302      	movs	r3, #2
 80124cc:	e033      	b.n	8012536 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	2201      	movs	r2, #1
 80124d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80124d6:	687b      	ldr	r3, [r7, #4]
 80124d8:	2224      	movs	r2, #36	@ 0x24
 80124da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	681a      	ldr	r2, [r3, #0]
 80124e4:	687b      	ldr	r3, [r7, #4]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	f022 0201 	bic.w	r2, r2, #1
 80124ec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80124f6:	68fb      	ldr	r3, [r7, #12]
 80124f8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80124fc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80124fe:	683b      	ldr	r3, [r7, #0]
 8012500:	021b      	lsls	r3, r3, #8
 8012502:	68fa      	ldr	r2, [r7, #12]
 8012504:	4313      	orrs	r3, r2
 8012506:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8012508:	687b      	ldr	r3, [r7, #4]
 801250a:	681b      	ldr	r3, [r3, #0]
 801250c:	68fa      	ldr	r2, [r7, #12]
 801250e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	681b      	ldr	r3, [r3, #0]
 8012514:	681a      	ldr	r2, [r3, #0]
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	f042 0201 	orr.w	r2, r2, #1
 801251e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	2220      	movs	r2, #32
 8012524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	2200      	movs	r2, #0
 801252c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8012530:	2300      	movs	r3, #0
 8012532:	e000      	b.n	8012536 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8012534:	2302      	movs	r3, #2
  }
}
 8012536:	4618      	mov	r0, r3
 8012538:	3714      	adds	r7, #20
 801253a:	46bd      	mov	sp, r7
 801253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012540:	4770      	bx	lr
	...

08012544 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8012544:	b580      	push	{r7, lr}
 8012546:	b084      	sub	sp, #16
 8012548:	af00      	add	r7, sp, #0
 801254a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 801254c:	2300      	movs	r3, #0
 801254e:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	2b00      	cmp	r3, #0
 8012554:	d01e      	beq.n	8012594 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8012556:	4b13      	ldr	r3, [pc, #76]	@ (80125a4 <HAL_IPCC_Init+0x60>)
 8012558:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8012560:	b2db      	uxtb	r3, r3
 8012562:	2b00      	cmp	r3, #0
 8012564:	d102      	bne.n	801256c <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8012566:	6878      	ldr	r0, [r7, #4]
 8012568:	f7f0 fe46 	bl	80031f8 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 801256c:	68b8      	ldr	r0, [r7, #8]
 801256e:	f000 f85b 	bl	8012628 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8012572:	68bb      	ldr	r3, [r7, #8]
 8012574:	681b      	ldr	r3, [r3, #0]
 8012576:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 801257e:	6878      	ldr	r0, [r7, #4]
 8012580:	f000 f82c 	bl	80125dc <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8012584:	687b      	ldr	r3, [r7, #4]
 8012586:	2200      	movs	r2, #0
 8012588:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	2201      	movs	r2, #1
 801258e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8012592:	e001      	b.n	8012598 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8012594:	2301      	movs	r3, #1
 8012596:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8012598:	7bfb      	ldrb	r3, [r7, #15]
}
 801259a:	4618      	mov	r0, r3
 801259c:	3710      	adds	r7, #16
 801259e:	46bd      	mov	sp, r7
 80125a0:	bd80      	pop	{r7, pc}
 80125a2:	bf00      	nop
 80125a4:	58000c00 	.word	0x58000c00

080125a8 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80125a8:	b480      	push	{r7}
 80125aa:	b085      	sub	sp, #20
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	60f8      	str	r0, [r7, #12]
 80125b0:	60b9      	str	r1, [r7, #8]
 80125b2:	4613      	mov	r3, r2
 80125b4:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 80125b6:	bf00      	nop
 80125b8:	3714      	adds	r7, #20
 80125ba:	46bd      	mov	sp, r7
 80125bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c0:	4770      	bx	lr

080125c2 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 80125c2:	b480      	push	{r7}
 80125c4:	b085      	sub	sp, #20
 80125c6:	af00      	add	r7, sp, #0
 80125c8:	60f8      	str	r0, [r7, #12]
 80125ca:	60b9      	str	r1, [r7, #8]
 80125cc:	4613      	mov	r3, r2
 80125ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 80125d0:	bf00      	nop
 80125d2:	3714      	adds	r7, #20
 80125d4:	46bd      	mov	sp, r7
 80125d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125da:	4770      	bx	lr

080125dc <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 80125dc:	b480      	push	{r7}
 80125de:	b085      	sub	sp, #20
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 80125e4:	2300      	movs	r3, #0
 80125e6:	60fb      	str	r3, [r7, #12]
 80125e8:	e00f      	b.n	801260a <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 80125ea:	687a      	ldr	r2, [r7, #4]
 80125ec:	68fb      	ldr	r3, [r7, #12]
 80125ee:	009b      	lsls	r3, r3, #2
 80125f0:	4413      	add	r3, r2
 80125f2:	4a0b      	ldr	r2, [pc, #44]	@ (8012620 <IPCC_SetDefaultCallbacks+0x44>)
 80125f4:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 80125f6:	687a      	ldr	r2, [r7, #4]
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	3306      	adds	r3, #6
 80125fc:	009b      	lsls	r3, r3, #2
 80125fe:	4413      	add	r3, r2
 8012600:	4a08      	ldr	r2, [pc, #32]	@ (8012624 <IPCC_SetDefaultCallbacks+0x48>)
 8012602:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	3301      	adds	r3, #1
 8012608:	60fb      	str	r3, [r7, #12]
 801260a:	68fb      	ldr	r3, [r7, #12]
 801260c:	2b05      	cmp	r3, #5
 801260e:	d9ec      	bls.n	80125ea <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8012610:	bf00      	nop
 8012612:	bf00      	nop
 8012614:	3714      	adds	r7, #20
 8012616:	46bd      	mov	sp, r7
 8012618:	f85d 7b04 	ldr.w	r7, [sp], #4
 801261c:	4770      	bx	lr
 801261e:	bf00      	nop
 8012620:	080125a9 	.word	0x080125a9
 8012624:	080125c3 	.word	0x080125c3

08012628 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8012628:	b480      	push	{r7}
 801262a:	b083      	sub	sp, #12
 801262c:	af00      	add	r7, sp, #0
 801262e:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8012630:	687b      	ldr	r3, [r7, #4]
 8012632:	2200      	movs	r2, #0
 8012634:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 801263c:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	223f      	movs	r2, #63	@ 0x3f
 8012642:	609a      	str	r2, [r3, #8]
}
 8012644:	bf00      	nop
 8012646:	370c      	adds	r7, #12
 8012648:	46bd      	mov	sp, r7
 801264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801264e:	4770      	bx	lr

08012650 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8012650:	b480      	push	{r7}
 8012652:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8012654:	4b05      	ldr	r3, [pc, #20]	@ (801266c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8012656:	681b      	ldr	r3, [r3, #0]
 8012658:	4a04      	ldr	r2, [pc, #16]	@ (801266c <HAL_PWR_EnableBkUpAccess+0x1c>)
 801265a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801265e:	6013      	str	r3, [r2, #0]
}
 8012660:	bf00      	nop
 8012662:	46bd      	mov	sp, r7
 8012664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012668:	4770      	bx	lr
 801266a:	bf00      	nop
 801266c:	58000400 	.word	0x58000400

08012670 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8012670:	b480      	push	{r7}
 8012672:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8012674:	4b04      	ldr	r3, [pc, #16]	@ (8012688 <HAL_PWREx_GetVoltageRange+0x18>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 801267c:	4618      	mov	r0, r3
 801267e:	46bd      	mov	sp, r7
 8012680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012684:	4770      	bx	lr
 8012686:	bf00      	nop
 8012688:	58000400 	.word	0x58000400

0801268c <LL_RCC_HSE_IsEnabledDiv2>:
{
 801268c:	b480      	push	{r7}
 801268e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8012690:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012694:	681b      	ldr	r3, [r3, #0]
 8012696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801269a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801269e:	d101      	bne.n	80126a4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80126a0:	2301      	movs	r3, #1
 80126a2:	e000      	b.n	80126a6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80126a4:	2300      	movs	r3, #0
}
 80126a6:	4618      	mov	r0, r3
 80126a8:	46bd      	mov	sp, r7
 80126aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ae:	4770      	bx	lr

080126b0 <LL_RCC_HSE_Enable>:
{
 80126b0:	b480      	push	{r7}
 80126b2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80126b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80126b8:	681b      	ldr	r3, [r3, #0]
 80126ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80126be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80126c2:	6013      	str	r3, [r2, #0]
}
 80126c4:	bf00      	nop
 80126c6:	46bd      	mov	sp, r7
 80126c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126cc:	4770      	bx	lr

080126ce <LL_RCC_HSE_Disable>:
{
 80126ce:	b480      	push	{r7}
 80126d0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 80126d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80126dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80126e0:	6013      	str	r3, [r2, #0]
}
 80126e2:	bf00      	nop
 80126e4:	46bd      	mov	sp, r7
 80126e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126ea:	4770      	bx	lr

080126ec <LL_RCC_HSE_IsReady>:
{
 80126ec:	b480      	push	{r7}
 80126ee:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80126f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80126f4:	681b      	ldr	r3, [r3, #0]
 80126f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80126fa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80126fe:	d101      	bne.n	8012704 <LL_RCC_HSE_IsReady+0x18>
 8012700:	2301      	movs	r3, #1
 8012702:	e000      	b.n	8012706 <LL_RCC_HSE_IsReady+0x1a>
 8012704:	2300      	movs	r3, #0
}
 8012706:	4618      	mov	r0, r3
 8012708:	46bd      	mov	sp, r7
 801270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801270e:	4770      	bx	lr

08012710 <LL_RCC_HSI_Enable>:
{
 8012710:	b480      	push	{r7}
 8012712:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8012714:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801271e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012722:	6013      	str	r3, [r2, #0]
}
 8012724:	bf00      	nop
 8012726:	46bd      	mov	sp, r7
 8012728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801272c:	4770      	bx	lr

0801272e <LL_RCC_HSI_Disable>:
{
 801272e:	b480      	push	{r7}
 8012730:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8012732:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012736:	681b      	ldr	r3, [r3, #0]
 8012738:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801273c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012740:	6013      	str	r3, [r2, #0]
}
 8012742:	bf00      	nop
 8012744:	46bd      	mov	sp, r7
 8012746:	f85d 7b04 	ldr.w	r7, [sp], #4
 801274a:	4770      	bx	lr

0801274c <LL_RCC_HSI_IsReady>:
{
 801274c:	b480      	push	{r7}
 801274e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8012750:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012754:	681b      	ldr	r3, [r3, #0]
 8012756:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 801275a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801275e:	d101      	bne.n	8012764 <LL_RCC_HSI_IsReady+0x18>
 8012760:	2301      	movs	r3, #1
 8012762:	e000      	b.n	8012766 <LL_RCC_HSI_IsReady+0x1a>
 8012764:	2300      	movs	r3, #0
}
 8012766:	4618      	mov	r0, r3
 8012768:	46bd      	mov	sp, r7
 801276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276e:	4770      	bx	lr

08012770 <LL_RCC_HSI_SetCalibTrimming>:
{
 8012770:	b480      	push	{r7}
 8012772:	b083      	sub	sp, #12
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8012778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801277c:	685b      	ldr	r3, [r3, #4]
 801277e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8012782:	687b      	ldr	r3, [r7, #4]
 8012784:	061b      	lsls	r3, r3, #24
 8012786:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801278a:	4313      	orrs	r3, r2
 801278c:	604b      	str	r3, [r1, #4]
}
 801278e:	bf00      	nop
 8012790:	370c      	adds	r7, #12
 8012792:	46bd      	mov	sp, r7
 8012794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012798:	4770      	bx	lr

0801279a <LL_RCC_HSI48_Enable>:
{
 801279a:	b480      	push	{r7}
 801279c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 801279e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80127a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80127a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80127aa:	f043 0301 	orr.w	r3, r3, #1
 80127ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80127b2:	bf00      	nop
 80127b4:	46bd      	mov	sp, r7
 80127b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ba:	4770      	bx	lr

080127bc <LL_RCC_HSI48_Disable>:
{
 80127bc:	b480      	push	{r7}
 80127be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 80127c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80127c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80127c8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80127cc:	f023 0301 	bic.w	r3, r3, #1
 80127d0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 80127d4:	bf00      	nop
 80127d6:	46bd      	mov	sp, r7
 80127d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127dc:	4770      	bx	lr

080127de <LL_RCC_HSI48_IsReady>:
{
 80127de:	b480      	push	{r7}
 80127e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 80127e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80127e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80127ea:	f003 0302 	and.w	r3, r3, #2
 80127ee:	2b02      	cmp	r3, #2
 80127f0:	d101      	bne.n	80127f6 <LL_RCC_HSI48_IsReady+0x18>
 80127f2:	2301      	movs	r3, #1
 80127f4:	e000      	b.n	80127f8 <LL_RCC_HSI48_IsReady+0x1a>
 80127f6:	2300      	movs	r3, #0
}
 80127f8:	4618      	mov	r0, r3
 80127fa:	46bd      	mov	sp, r7
 80127fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012800:	4770      	bx	lr

08012802 <LL_RCC_LSE_Enable>:
{
 8012802:	b480      	push	{r7}
 8012804:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8012806:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801280a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801280e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012812:	f043 0301 	orr.w	r3, r3, #1
 8012816:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 801281a:	bf00      	nop
 801281c:	46bd      	mov	sp, r7
 801281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012822:	4770      	bx	lr

08012824 <LL_RCC_LSE_Disable>:
{
 8012824:	b480      	push	{r7}
 8012826:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8012828:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801282c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012830:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012834:	f023 0301 	bic.w	r3, r3, #1
 8012838:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 801283c:	bf00      	nop
 801283e:	46bd      	mov	sp, r7
 8012840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012844:	4770      	bx	lr

08012846 <LL_RCC_LSE_EnableBypass>:
{
 8012846:	b480      	push	{r7}
 8012848:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801284a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801284e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012852:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012856:	f043 0304 	orr.w	r3, r3, #4
 801285a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 801285e:	bf00      	nop
 8012860:	46bd      	mov	sp, r7
 8012862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012866:	4770      	bx	lr

08012868 <LL_RCC_LSE_DisableBypass>:
{
 8012868:	b480      	push	{r7}
 801286a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801286c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012870:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012874:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012878:	f023 0304 	bic.w	r3, r3, #4
 801287c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8012880:	bf00      	nop
 8012882:	46bd      	mov	sp, r7
 8012884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012888:	4770      	bx	lr

0801288a <LL_RCC_LSE_IsReady>:
{
 801288a:	b480      	push	{r7}
 801288c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801288e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012892:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8012896:	f003 0302 	and.w	r3, r3, #2
 801289a:	2b02      	cmp	r3, #2
 801289c:	d101      	bne.n	80128a2 <LL_RCC_LSE_IsReady+0x18>
 801289e:	2301      	movs	r3, #1
 80128a0:	e000      	b.n	80128a4 <LL_RCC_LSE_IsReady+0x1a>
 80128a2:	2300      	movs	r3, #0
}
 80128a4:	4618      	mov	r0, r3
 80128a6:	46bd      	mov	sp, r7
 80128a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ac:	4770      	bx	lr

080128ae <LL_RCC_LSI1_Enable>:
{
 80128ae:	b480      	push	{r7}
 80128b0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80128b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80128b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80128ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80128be:	f043 0301 	orr.w	r3, r3, #1
 80128c2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80128c6:	bf00      	nop
 80128c8:	46bd      	mov	sp, r7
 80128ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128ce:	4770      	bx	lr

080128d0 <LL_RCC_LSI1_Disable>:
{
 80128d0:	b480      	push	{r7}
 80128d2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 80128d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80128d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80128dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80128e0:	f023 0301 	bic.w	r3, r3, #1
 80128e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 80128e8:	bf00      	nop
 80128ea:	46bd      	mov	sp, r7
 80128ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128f0:	4770      	bx	lr

080128f2 <LL_RCC_LSI1_IsReady>:
{
 80128f2:	b480      	push	{r7}
 80128f4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 80128f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80128fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80128fe:	f003 0302 	and.w	r3, r3, #2
 8012902:	2b02      	cmp	r3, #2
 8012904:	d101      	bne.n	801290a <LL_RCC_LSI1_IsReady+0x18>
 8012906:	2301      	movs	r3, #1
 8012908:	e000      	b.n	801290c <LL_RCC_LSI1_IsReady+0x1a>
 801290a:	2300      	movs	r3, #0
}
 801290c:	4618      	mov	r0, r3
 801290e:	46bd      	mov	sp, r7
 8012910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012914:	4770      	bx	lr

08012916 <LL_RCC_LSI2_Enable>:
{
 8012916:	b480      	push	{r7}
 8012918:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 801291a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801291e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012922:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012926:	f043 0304 	orr.w	r3, r3, #4
 801292a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 801292e:	bf00      	nop
 8012930:	46bd      	mov	sp, r7
 8012932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012936:	4770      	bx	lr

08012938 <LL_RCC_LSI2_Disable>:
{
 8012938:	b480      	push	{r7}
 801293a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 801293c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012940:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012944:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012948:	f023 0304 	bic.w	r3, r3, #4
 801294c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8012950:	bf00      	nop
 8012952:	46bd      	mov	sp, r7
 8012954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012958:	4770      	bx	lr

0801295a <LL_RCC_LSI2_IsReady>:
{
 801295a:	b480      	push	{r7}
 801295c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 801295e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012962:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012966:	f003 0308 	and.w	r3, r3, #8
 801296a:	2b08      	cmp	r3, #8
 801296c:	d101      	bne.n	8012972 <LL_RCC_LSI2_IsReady+0x18>
 801296e:	2301      	movs	r3, #1
 8012970:	e000      	b.n	8012974 <LL_RCC_LSI2_IsReady+0x1a>
 8012972:	2300      	movs	r3, #0
}
 8012974:	4618      	mov	r0, r3
 8012976:	46bd      	mov	sp, r7
 8012978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801297c:	4770      	bx	lr

0801297e <LL_RCC_LSI2_SetTrimming>:
{
 801297e:	b480      	push	{r7}
 8012980:	b083      	sub	sp, #12
 8012982:	af00      	add	r7, sp, #0
 8012984:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8012986:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801298a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 801298e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8012992:	687b      	ldr	r3, [r7, #4]
 8012994:	021b      	lsls	r3, r3, #8
 8012996:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801299a:	4313      	orrs	r3, r2
 801299c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 80129a0:	bf00      	nop
 80129a2:	370c      	adds	r7, #12
 80129a4:	46bd      	mov	sp, r7
 80129a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129aa:	4770      	bx	lr

080129ac <LL_RCC_MSI_Enable>:
{
 80129ac:	b480      	push	{r7}
 80129ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80129b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80129b4:	681b      	ldr	r3, [r3, #0]
 80129b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80129ba:	f043 0301 	orr.w	r3, r3, #1
 80129be:	6013      	str	r3, [r2, #0]
}
 80129c0:	bf00      	nop
 80129c2:	46bd      	mov	sp, r7
 80129c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129c8:	4770      	bx	lr

080129ca <LL_RCC_MSI_Disable>:
{
 80129ca:	b480      	push	{r7}
 80129cc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80129ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80129d8:	f023 0301 	bic.w	r3, r3, #1
 80129dc:	6013      	str	r3, [r2, #0]
}
 80129de:	bf00      	nop
 80129e0:	46bd      	mov	sp, r7
 80129e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129e6:	4770      	bx	lr

080129e8 <LL_RCC_MSI_IsReady>:
{
 80129e8:	b480      	push	{r7}
 80129ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80129ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80129f0:	681b      	ldr	r3, [r3, #0]
 80129f2:	f003 0302 	and.w	r3, r3, #2
 80129f6:	2b02      	cmp	r3, #2
 80129f8:	d101      	bne.n	80129fe <LL_RCC_MSI_IsReady+0x16>
 80129fa:	2301      	movs	r3, #1
 80129fc:	e000      	b.n	8012a00 <LL_RCC_MSI_IsReady+0x18>
 80129fe:	2300      	movs	r3, #0
}
 8012a00:	4618      	mov	r0, r3
 8012a02:	46bd      	mov	sp, r7
 8012a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a08:	4770      	bx	lr

08012a0a <LL_RCC_MSI_SetRange>:
{
 8012a0a:	b480      	push	{r7}
 8012a0c:	b083      	sub	sp, #12
 8012a0e:	af00      	add	r7, sp, #0
 8012a10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8012a12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8012a1c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	4313      	orrs	r3, r2
 8012a24:	600b      	str	r3, [r1, #0]
}
 8012a26:	bf00      	nop
 8012a28:	370c      	adds	r7, #12
 8012a2a:	46bd      	mov	sp, r7
 8012a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a30:	4770      	bx	lr

08012a32 <LL_RCC_MSI_GetRange>:
{
 8012a32:	b480      	push	{r7}
 8012a34:	b083      	sub	sp, #12
 8012a36:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8012a38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012a3c:	681b      	ldr	r3, [r3, #0]
 8012a3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012a42:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	2bb0      	cmp	r3, #176	@ 0xb0
 8012a48:	d901      	bls.n	8012a4e <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8012a4a:	23b0      	movs	r3, #176	@ 0xb0
 8012a4c:	607b      	str	r3, [r7, #4]
  return msiRange;
 8012a4e:	687b      	ldr	r3, [r7, #4]
}
 8012a50:	4618      	mov	r0, r3
 8012a52:	370c      	adds	r7, #12
 8012a54:	46bd      	mov	sp, r7
 8012a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a5a:	4770      	bx	lr

08012a5c <LL_RCC_MSI_SetCalibTrimming>:
{
 8012a5c:	b480      	push	{r7}
 8012a5e:	b083      	sub	sp, #12
 8012a60:	af00      	add	r7, sp, #0
 8012a62:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8012a64:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012a68:	685b      	ldr	r3, [r3, #4]
 8012a6a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	021b      	lsls	r3, r3, #8
 8012a72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012a76:	4313      	orrs	r3, r2
 8012a78:	604b      	str	r3, [r1, #4]
}
 8012a7a:	bf00      	nop
 8012a7c:	370c      	adds	r7, #12
 8012a7e:	46bd      	mov	sp, r7
 8012a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a84:	4770      	bx	lr

08012a86 <LL_RCC_SetSysClkSource>:
{
 8012a86:	b480      	push	{r7}
 8012a88:	b083      	sub	sp, #12
 8012a8a:	af00      	add	r7, sp, #0
 8012a8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8012a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012a92:	689b      	ldr	r3, [r3, #8]
 8012a94:	f023 0203 	bic.w	r2, r3, #3
 8012a98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	4313      	orrs	r3, r2
 8012aa0:	608b      	str	r3, [r1, #8]
}
 8012aa2:	bf00      	nop
 8012aa4:	370c      	adds	r7, #12
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aac:	4770      	bx	lr

08012aae <LL_RCC_GetSysClkSource>:
{
 8012aae:	b480      	push	{r7}
 8012ab0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8012ab2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012ab6:	689b      	ldr	r3, [r3, #8]
 8012ab8:	f003 030c 	and.w	r3, r3, #12
}
 8012abc:	4618      	mov	r0, r3
 8012abe:	46bd      	mov	sp, r7
 8012ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac4:	4770      	bx	lr

08012ac6 <LL_RCC_SetAHBPrescaler>:
{
 8012ac6:	b480      	push	{r7}
 8012ac8:	b083      	sub	sp, #12
 8012aca:	af00      	add	r7, sp, #0
 8012acc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8012ace:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012ad2:	689b      	ldr	r3, [r3, #8]
 8012ad4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8012ad8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	4313      	orrs	r3, r2
 8012ae0:	608b      	str	r3, [r1, #8]
}
 8012ae2:	bf00      	nop
 8012ae4:	370c      	adds	r7, #12
 8012ae6:	46bd      	mov	sp, r7
 8012ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012aec:	4770      	bx	lr

08012aee <LL_C2_RCC_SetAHBPrescaler>:
{
 8012aee:	b480      	push	{r7}
 8012af0:	b083      	sub	sp, #12
 8012af2:	af00      	add	r7, sp, #0
 8012af4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8012af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012afa:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8012afe:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8012b02:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	4313      	orrs	r3, r2
 8012b0a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8012b0e:	bf00      	nop
 8012b10:	370c      	adds	r7, #12
 8012b12:	46bd      	mov	sp, r7
 8012b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b18:	4770      	bx	lr

08012b1a <LL_RCC_SetAHB4Prescaler>:
{
 8012b1a:	b480      	push	{r7}
 8012b1c:	b083      	sub	sp, #12
 8012b1e:	af00      	add	r7, sp, #0
 8012b20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8012b22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b26:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8012b2a:	f023 020f 	bic.w	r2, r3, #15
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	091b      	lsrs	r3, r3, #4
 8012b32:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b36:	4313      	orrs	r3, r2
 8012b38:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8012b3c:	bf00      	nop
 8012b3e:	370c      	adds	r7, #12
 8012b40:	46bd      	mov	sp, r7
 8012b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b46:	4770      	bx	lr

08012b48 <LL_RCC_SetAPB1Prescaler>:
{
 8012b48:	b480      	push	{r7}
 8012b4a:	b083      	sub	sp, #12
 8012b4c:	af00      	add	r7, sp, #0
 8012b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8012b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b54:	689b      	ldr	r3, [r3, #8]
 8012b56:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8012b5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	4313      	orrs	r3, r2
 8012b62:	608b      	str	r3, [r1, #8]
}
 8012b64:	bf00      	nop
 8012b66:	370c      	adds	r7, #12
 8012b68:	46bd      	mov	sp, r7
 8012b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b6e:	4770      	bx	lr

08012b70 <LL_RCC_SetAPB2Prescaler>:
{
 8012b70:	b480      	push	{r7}
 8012b72:	b083      	sub	sp, #12
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8012b78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012b7c:	689b      	ldr	r3, [r3, #8]
 8012b7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8012b82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	4313      	orrs	r3, r2
 8012b8a:	608b      	str	r3, [r1, #8]
}
 8012b8c:	bf00      	nop
 8012b8e:	370c      	adds	r7, #12
 8012b90:	46bd      	mov	sp, r7
 8012b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b96:	4770      	bx	lr

08012b98 <LL_RCC_GetAHBPrescaler>:
{
 8012b98:	b480      	push	{r7}
 8012b9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8012b9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012ba0:	689b      	ldr	r3, [r3, #8]
 8012ba2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	46bd      	mov	sp, r7
 8012baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bae:	4770      	bx	lr

08012bb0 <LL_RCC_GetAHB4Prescaler>:
{
 8012bb0:	b480      	push	{r7}
 8012bb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8012bb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012bb8:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8012bbc:	011b      	lsls	r3, r3, #4
 8012bbe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8012bc2:	4618      	mov	r0, r3
 8012bc4:	46bd      	mov	sp, r7
 8012bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bca:	4770      	bx	lr

08012bcc <LL_RCC_GetAPB1Prescaler>:
{
 8012bcc:	b480      	push	{r7}
 8012bce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8012bd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012bd4:	689b      	ldr	r3, [r3, #8]
 8012bd6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8012bda:	4618      	mov	r0, r3
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012be2:	4770      	bx	lr

08012be4 <LL_RCC_GetAPB2Prescaler>:
{
 8012be4:	b480      	push	{r7}
 8012be6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8012be8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012bec:	689b      	ldr	r3, [r3, #8]
 8012bee:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8012bf2:	4618      	mov	r0, r3
 8012bf4:	46bd      	mov	sp, r7
 8012bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012bfa:	4770      	bx	lr

08012bfc <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8012bfc:	b480      	push	{r7}
 8012bfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8012c00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012c0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8012c0e:	6013      	str	r3, [r2, #0]
}
 8012c10:	bf00      	nop
 8012c12:	46bd      	mov	sp, r7
 8012c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c18:	4770      	bx	lr

08012c1a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8012c1a:	b480      	push	{r7}
 8012c1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8012c1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c22:	681b      	ldr	r3, [r3, #0]
 8012c24:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8012c28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8012c2c:	6013      	str	r3, [r2, #0]
}
 8012c2e:	bf00      	nop
 8012c30:	46bd      	mov	sp, r7
 8012c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c36:	4770      	bx	lr

08012c38 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8012c38:	b480      	push	{r7}
 8012c3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8012c3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c40:	681b      	ldr	r3, [r3, #0]
 8012c42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8012c46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8012c4a:	d101      	bne.n	8012c50 <LL_RCC_PLL_IsReady+0x18>
 8012c4c:	2301      	movs	r3, #1
 8012c4e:	e000      	b.n	8012c52 <LL_RCC_PLL_IsReady+0x1a>
 8012c50:	2300      	movs	r3, #0
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	46bd      	mov	sp, r7
 8012c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c5a:	4770      	bx	lr

08012c5c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8012c5c:	b480      	push	{r7}
 8012c5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8012c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c64:	68db      	ldr	r3, [r3, #12]
 8012c66:	0a1b      	lsrs	r3, r3, #8
 8012c68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8012c6c:	4618      	mov	r0, r3
 8012c6e:	46bd      	mov	sp, r7
 8012c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c74:	4770      	bx	lr

08012c76 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8012c76:	b480      	push	{r7}
 8012c78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8012c7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c7e:	68db      	ldr	r3, [r3, #12]
 8012c80:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8012c84:	4618      	mov	r0, r3
 8012c86:	46bd      	mov	sp, r7
 8012c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c8c:	4770      	bx	lr

08012c8e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8012c8e:	b480      	push	{r7}
 8012c90:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8012c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012c96:	68db      	ldr	r3, [r3, #12]
 8012c98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8012c9c:	4618      	mov	r0, r3
 8012c9e:	46bd      	mov	sp, r7
 8012ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca4:	4770      	bx	lr

08012ca6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8012ca6:	b480      	push	{r7}
 8012ca8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8012caa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012cae:	68db      	ldr	r3, [r3, #12]
 8012cb0:	f003 0303 	and.w	r3, r3, #3
}
 8012cb4:	4618      	mov	r0, r3
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cbc:	4770      	bx	lr

08012cbe <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8012cbe:	b480      	push	{r7}
 8012cc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8012cc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012cc6:	689b      	ldr	r3, [r3, #8]
 8012cc8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012ccc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012cd0:	d101      	bne.n	8012cd6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8012cd2:	2301      	movs	r3, #1
 8012cd4:	e000      	b.n	8012cd8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8012cd6:	2300      	movs	r3, #0
}
 8012cd8:	4618      	mov	r0, r3
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce0:	4770      	bx	lr

08012ce2 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8012ce2:	b480      	push	{r7}
 8012ce4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8012ce6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012cea:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8012cee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012cf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8012cf6:	d101      	bne.n	8012cfc <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8012cf8:	2301      	movs	r3, #1
 8012cfa:	e000      	b.n	8012cfe <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8012cfc:	2300      	movs	r3, #0
}
 8012cfe:	4618      	mov	r0, r3
 8012d00:	46bd      	mov	sp, r7
 8012d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d06:	4770      	bx	lr

08012d08 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8012d08:	b480      	push	{r7}
 8012d0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8012d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012d10:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8012d14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8012d18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012d1c:	d101      	bne.n	8012d22 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8012d1e:	2301      	movs	r3, #1
 8012d20:	e000      	b.n	8012d24 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8012d22:	2300      	movs	r3, #0
}
 8012d24:	4618      	mov	r0, r3
 8012d26:	46bd      	mov	sp, r7
 8012d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d2c:	4770      	bx	lr

08012d2e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8012d2e:	b480      	push	{r7}
 8012d30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8012d32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012d36:	689b      	ldr	r3, [r3, #8]
 8012d38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8012d3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8012d40:	d101      	bne.n	8012d46 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8012d42:	2301      	movs	r3, #1
 8012d44:	e000      	b.n	8012d48 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8012d46:	2300      	movs	r3, #0
}
 8012d48:	4618      	mov	r0, r3
 8012d4a:	46bd      	mov	sp, r7
 8012d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d50:	4770      	bx	lr

08012d52 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8012d52:	b480      	push	{r7}
 8012d54:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8012d56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8012d5a:	689b      	ldr	r3, [r3, #8]
 8012d5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8012d60:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012d64:	d101      	bne.n	8012d6a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8012d66:	2301      	movs	r3, #1
 8012d68:	e000      	b.n	8012d6c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8012d6a:	2300      	movs	r3, #0
}
 8012d6c:	4618      	mov	r0, r3
 8012d6e:	46bd      	mov	sp, r7
 8012d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d74:	4770      	bx	lr
	...

08012d78 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8012d78:	b590      	push	{r4, r7, lr}
 8012d7a:	b08d      	sub	sp, #52	@ 0x34
 8012d7c:	af00      	add	r7, sp, #0
 8012d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	2b00      	cmp	r3, #0
 8012d84:	d101      	bne.n	8012d8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8012d86:	2301      	movs	r3, #1
 8012d88:	e363      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	f003 0320 	and.w	r3, r3, #32
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	f000 808d 	beq.w	8012eb2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012d98:	f7ff fe89 	bl	8012aae <LL_RCC_GetSysClkSource>
 8012d9c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012d9e:	f7ff ff82 	bl	8012ca6 <LL_RCC_PLL_GetMainSource>
 8012da2:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8012da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012da6:	2b00      	cmp	r3, #0
 8012da8:	d005      	beq.n	8012db6 <HAL_RCC_OscConfig+0x3e>
 8012daa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012dac:	2b0c      	cmp	r3, #12
 8012dae:	d147      	bne.n	8012e40 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8012db0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012db2:	2b01      	cmp	r3, #1
 8012db4:	d144      	bne.n	8012e40 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	69db      	ldr	r3, [r3, #28]
 8012dba:	2b00      	cmp	r3, #0
 8012dbc:	d101      	bne.n	8012dc2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	e347      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8012dc6:	f7ff fe34 	bl	8012a32 <LL_RCC_MSI_GetRange>
 8012dca:	4603      	mov	r3, r0
 8012dcc:	429c      	cmp	r4, r3
 8012dce:	d914      	bls.n	8012dfa <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8012dd0:	687b      	ldr	r3, [r7, #4]
 8012dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	f000 fd2f 	bl	8013838 <RCC_SetFlashLatencyFromMSIRange>
 8012dda:	4603      	mov	r3, r0
 8012ddc:	2b00      	cmp	r3, #0
 8012dde:	d001      	beq.n	8012de4 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8012de0:	2301      	movs	r3, #1
 8012de2:	e336      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012de8:	4618      	mov	r0, r3
 8012dea:	f7ff fe0e 	bl	8012a0a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	6a1b      	ldr	r3, [r3, #32]
 8012df2:	4618      	mov	r0, r3
 8012df4:	f7ff fe32 	bl	8012a5c <LL_RCC_MSI_SetCalibTrimming>
 8012df8:	e013      	b.n	8012e22 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012dfa:	687b      	ldr	r3, [r7, #4]
 8012dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012dfe:	4618      	mov	r0, r3
 8012e00:	f7ff fe03 	bl	8012a0a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	6a1b      	ldr	r3, [r3, #32]
 8012e08:	4618      	mov	r0, r3
 8012e0a:	f7ff fe27 	bl	8012a5c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8012e0e:	687b      	ldr	r3, [r7, #4]
 8012e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e12:	4618      	mov	r0, r3
 8012e14:	f000 fd10 	bl	8013838 <RCC_SetFlashLatencyFromMSIRange>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d001      	beq.n	8012e22 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8012e1e:	2301      	movs	r3, #1
 8012e20:	e317      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8012e22:	f000 fcc9 	bl	80137b8 <HAL_RCC_GetHCLKFreq>
 8012e26:	4603      	mov	r3, r0
 8012e28:	4aa4      	ldr	r2, [pc, #656]	@ (80130bc <HAL_RCC_OscConfig+0x344>)
 8012e2a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8012e2c:	4ba4      	ldr	r3, [pc, #656]	@ (80130c0 <HAL_RCC_OscConfig+0x348>)
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	4618      	mov	r0, r3
 8012e32:	f7fd fa31 	bl	8010298 <HAL_InitTick>
 8012e36:	4603      	mov	r3, r0
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d039      	beq.n	8012eb0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8012e3c:	2301      	movs	r3, #1
 8012e3e:	e308      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	69db      	ldr	r3, [r3, #28]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d01e      	beq.n	8012e86 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8012e48:	f7ff fdb0 	bl	80129ac <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8012e4c:	f7fd fa72 	bl	8010334 <HAL_GetTick>
 8012e50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8012e52:	e008      	b.n	8012e66 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8012e54:	f7fd fa6e 	bl	8010334 <HAL_GetTick>
 8012e58:	4602      	mov	r2, r0
 8012e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e5c:	1ad3      	subs	r3, r2, r3
 8012e5e:	2b02      	cmp	r3, #2
 8012e60:	d901      	bls.n	8012e66 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8012e62:	2303      	movs	r3, #3
 8012e64:	e2f5      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8012e66:	f7ff fdbf 	bl	80129e8 <LL_RCC_MSI_IsReady>
 8012e6a:	4603      	mov	r3, r0
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	d0f1      	beq.n	8012e54 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e74:	4618      	mov	r0, r3
 8012e76:	f7ff fdc8 	bl	8012a0a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	6a1b      	ldr	r3, [r3, #32]
 8012e7e:	4618      	mov	r0, r3
 8012e80:	f7ff fdec 	bl	8012a5c <LL_RCC_MSI_SetCalibTrimming>
 8012e84:	e015      	b.n	8012eb2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8012e86:	f7ff fda0 	bl	80129ca <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8012e8a:	f7fd fa53 	bl	8010334 <HAL_GetTick>
 8012e8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8012e90:	e008      	b.n	8012ea4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8012e92:	f7fd fa4f 	bl	8010334 <HAL_GetTick>
 8012e96:	4602      	mov	r2, r0
 8012e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012e9a:	1ad3      	subs	r3, r2, r3
 8012e9c:	2b02      	cmp	r3, #2
 8012e9e:	d901      	bls.n	8012ea4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8012ea0:	2303      	movs	r3, #3
 8012ea2:	e2d6      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8012ea4:	f7ff fda0 	bl	80129e8 <LL_RCC_MSI_IsReady>
 8012ea8:	4603      	mov	r3, r0
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d1f1      	bne.n	8012e92 <HAL_RCC_OscConfig+0x11a>
 8012eae:	e000      	b.n	8012eb2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8012eb0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	f003 0301 	and.w	r3, r3, #1
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d047      	beq.n	8012f4e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012ebe:	f7ff fdf6 	bl	8012aae <LL_RCC_GetSysClkSource>
 8012ec2:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012ec4:	f7ff feef 	bl	8012ca6 <LL_RCC_PLL_GetMainSource>
 8012ec8:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8012eca:	6a3b      	ldr	r3, [r7, #32]
 8012ecc:	2b08      	cmp	r3, #8
 8012ece:	d005      	beq.n	8012edc <HAL_RCC_OscConfig+0x164>
 8012ed0:	6a3b      	ldr	r3, [r7, #32]
 8012ed2:	2b0c      	cmp	r3, #12
 8012ed4:	d108      	bne.n	8012ee8 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8012ed6:	69fb      	ldr	r3, [r7, #28]
 8012ed8:	2b03      	cmp	r3, #3
 8012eda:	d105      	bne.n	8012ee8 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8012edc:	687b      	ldr	r3, [r7, #4]
 8012ede:	685b      	ldr	r3, [r3, #4]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d134      	bne.n	8012f4e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8012ee4:	2301      	movs	r3, #1
 8012ee6:	e2b4      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8012ee8:	687b      	ldr	r3, [r7, #4]
 8012eea:	685b      	ldr	r3, [r3, #4]
 8012eec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012ef0:	d102      	bne.n	8012ef8 <HAL_RCC_OscConfig+0x180>
 8012ef2:	f7ff fbdd 	bl	80126b0 <LL_RCC_HSE_Enable>
 8012ef6:	e001      	b.n	8012efc <HAL_RCC_OscConfig+0x184>
 8012ef8:	f7ff fbe9 	bl	80126ce <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	685b      	ldr	r3, [r3, #4]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d012      	beq.n	8012f2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012f04:	f7fd fa16 	bl	8010334 <HAL_GetTick>
 8012f08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8012f0a:	e008      	b.n	8012f1e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012f0c:	f7fd fa12 	bl	8010334 <HAL_GetTick>
 8012f10:	4602      	mov	r2, r0
 8012f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f14:	1ad3      	subs	r3, r2, r3
 8012f16:	2b64      	cmp	r3, #100	@ 0x64
 8012f18:	d901      	bls.n	8012f1e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8012f1a:	2303      	movs	r3, #3
 8012f1c:	e299      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8012f1e:	f7ff fbe5 	bl	80126ec <LL_RCC_HSE_IsReady>
 8012f22:	4603      	mov	r3, r0
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d0f1      	beq.n	8012f0c <HAL_RCC_OscConfig+0x194>
 8012f28:	e011      	b.n	8012f4e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012f2a:	f7fd fa03 	bl	8010334 <HAL_GetTick>
 8012f2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8012f30:	e008      	b.n	8012f44 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8012f32:	f7fd f9ff 	bl	8010334 <HAL_GetTick>
 8012f36:	4602      	mov	r2, r0
 8012f38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f3a:	1ad3      	subs	r3, r2, r3
 8012f3c:	2b64      	cmp	r3, #100	@ 0x64
 8012f3e:	d901      	bls.n	8012f44 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8012f40:	2303      	movs	r3, #3
 8012f42:	e286      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 8012f44:	f7ff fbd2 	bl	80126ec <LL_RCC_HSE_IsReady>
 8012f48:	4603      	mov	r3, r0
 8012f4a:	2b00      	cmp	r3, #0
 8012f4c:	d1f1      	bne.n	8012f32 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	681b      	ldr	r3, [r3, #0]
 8012f52:	f003 0302 	and.w	r3, r3, #2
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d04c      	beq.n	8012ff4 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8012f5a:	f7ff fda8 	bl	8012aae <LL_RCC_GetSysClkSource>
 8012f5e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8012f60:	f7ff fea1 	bl	8012ca6 <LL_RCC_PLL_GetMainSource>
 8012f64:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8012f66:	69bb      	ldr	r3, [r7, #24]
 8012f68:	2b04      	cmp	r3, #4
 8012f6a:	d005      	beq.n	8012f78 <HAL_RCC_OscConfig+0x200>
 8012f6c:	69bb      	ldr	r3, [r7, #24]
 8012f6e:	2b0c      	cmp	r3, #12
 8012f70:	d10e      	bne.n	8012f90 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8012f72:	697b      	ldr	r3, [r7, #20]
 8012f74:	2b02      	cmp	r3, #2
 8012f76:	d10b      	bne.n	8012f90 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	68db      	ldr	r3, [r3, #12]
 8012f7c:	2b00      	cmp	r3, #0
 8012f7e:	d101      	bne.n	8012f84 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8012f80:	2301      	movs	r3, #1
 8012f82:	e266      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	691b      	ldr	r3, [r3, #16]
 8012f88:	4618      	mov	r0, r3
 8012f8a:	f7ff fbf1 	bl	8012770 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8012f8e:	e031      	b.n	8012ff4 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	68db      	ldr	r3, [r3, #12]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d019      	beq.n	8012fcc <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012f98:	f7ff fbba 	bl	8012710 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012f9c:	f7fd f9ca 	bl	8010334 <HAL_GetTick>
 8012fa0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8012fa2:	e008      	b.n	8012fb6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012fa4:	f7fd f9c6 	bl	8010334 <HAL_GetTick>
 8012fa8:	4602      	mov	r2, r0
 8012faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fac:	1ad3      	subs	r3, r2, r3
 8012fae:	2b02      	cmp	r3, #2
 8012fb0:	d901      	bls.n	8012fb6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8012fb2:	2303      	movs	r3, #3
 8012fb4:	e24d      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8012fb6:	f7ff fbc9 	bl	801274c <LL_RCC_HSI_IsReady>
 8012fba:	4603      	mov	r3, r0
 8012fbc:	2b00      	cmp	r3, #0
 8012fbe:	d0f1      	beq.n	8012fa4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	691b      	ldr	r3, [r3, #16]
 8012fc4:	4618      	mov	r0, r3
 8012fc6:	f7ff fbd3 	bl	8012770 <LL_RCC_HSI_SetCalibTrimming>
 8012fca:	e013      	b.n	8012ff4 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012fcc:	f7ff fbaf 	bl	801272e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8012fd0:	f7fd f9b0 	bl	8010334 <HAL_GetTick>
 8012fd4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8012fd6:	e008      	b.n	8012fea <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8012fd8:	f7fd f9ac 	bl	8010334 <HAL_GetTick>
 8012fdc:	4602      	mov	r2, r0
 8012fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fe0:	1ad3      	subs	r3, r2, r3
 8012fe2:	2b02      	cmp	r3, #2
 8012fe4:	d901      	bls.n	8012fea <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8012fe6:	2303      	movs	r3, #3
 8012fe8:	e233      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8012fea:	f7ff fbaf 	bl	801274c <LL_RCC_HSI_IsReady>
 8012fee:	4603      	mov	r3, r0
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	d1f1      	bne.n	8012fd8 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8012ff4:	687b      	ldr	r3, [r7, #4]
 8012ff6:	681b      	ldr	r3, [r3, #0]
 8012ff8:	f003 0308 	and.w	r3, r3, #8
 8012ffc:	2b00      	cmp	r3, #0
 8012ffe:	d106      	bne.n	801300e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	681b      	ldr	r3, [r3, #0]
 8013004:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8013008:	2b00      	cmp	r3, #0
 801300a:	f000 80a3 	beq.w	8013154 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 801300e:	687b      	ldr	r3, [r7, #4]
 8013010:	695b      	ldr	r3, [r3, #20]
 8013012:	2b00      	cmp	r3, #0
 8013014:	d076      	beq.n	8013104 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8013016:	687b      	ldr	r3, [r7, #4]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	f003 0310 	and.w	r3, r3, #16
 801301e:	2b00      	cmp	r3, #0
 8013020:	d046      	beq.n	80130b0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8013022:	f7ff fc66 	bl	80128f2 <LL_RCC_LSI1_IsReady>
 8013026:	4603      	mov	r3, r0
 8013028:	2b00      	cmp	r3, #0
 801302a:	d113      	bne.n	8013054 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 801302c:	f7ff fc3f 	bl	80128ae <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8013030:	f7fd f980 	bl	8010334 <HAL_GetTick>
 8013034:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8013036:	e008      	b.n	801304a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8013038:	f7fd f97c 	bl	8010334 <HAL_GetTick>
 801303c:	4602      	mov	r2, r0
 801303e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013040:	1ad3      	subs	r3, r2, r3
 8013042:	2b02      	cmp	r3, #2
 8013044:	d901      	bls.n	801304a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8013046:	2303      	movs	r3, #3
 8013048:	e203      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 801304a:	f7ff fc52 	bl	80128f2 <LL_RCC_LSI1_IsReady>
 801304e:	4603      	mov	r3, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	d0f1      	beq.n	8013038 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8013054:	f7ff fc5f 	bl	8012916 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013058:	f7fd f96c 	bl	8010334 <HAL_GetTick>
 801305c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 801305e:	e008      	b.n	8013072 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8013060:	f7fd f968 	bl	8010334 <HAL_GetTick>
 8013064:	4602      	mov	r2, r0
 8013066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013068:	1ad3      	subs	r3, r2, r3
 801306a:	2b03      	cmp	r3, #3
 801306c:	d901      	bls.n	8013072 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 801306e:	2303      	movs	r3, #3
 8013070:	e1ef      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8013072:	f7ff fc72 	bl	801295a <LL_RCC_LSI2_IsReady>
 8013076:	4603      	mov	r3, r0
 8013078:	2b00      	cmp	r3, #0
 801307a:	d0f1      	beq.n	8013060 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	699b      	ldr	r3, [r3, #24]
 8013080:	4618      	mov	r0, r3
 8013082:	f7ff fc7c 	bl	801297e <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8013086:	f7ff fc23 	bl	80128d0 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801308a:	f7fd f953 	bl	8010334 <HAL_GetTick>
 801308e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 8013090:	e008      	b.n	80130a4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8013092:	f7fd f94f 	bl	8010334 <HAL_GetTick>
 8013096:	4602      	mov	r2, r0
 8013098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801309a:	1ad3      	subs	r3, r2, r3
 801309c:	2b02      	cmp	r3, #2
 801309e:	d901      	bls.n	80130a4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80130a0:	2303      	movs	r3, #3
 80130a2:	e1d6      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80130a4:	f7ff fc25 	bl	80128f2 <LL_RCC_LSI1_IsReady>
 80130a8:	4603      	mov	r3, r0
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d1f1      	bne.n	8013092 <HAL_RCC_OscConfig+0x31a>
 80130ae:	e051      	b.n	8013154 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80130b0:	f7ff fbfd 	bl	80128ae <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80130b4:	f7fd f93e 	bl	8010334 <HAL_GetTick>
 80130b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80130ba:	e00c      	b.n	80130d6 <HAL_RCC_OscConfig+0x35e>
 80130bc:	20000580 	.word	0x20000580
 80130c0:	20000584 	.word	0x20000584
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80130c4:	f7fd f936 	bl	8010334 <HAL_GetTick>
 80130c8:	4602      	mov	r2, r0
 80130ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130cc:	1ad3      	subs	r3, r2, r3
 80130ce:	2b02      	cmp	r3, #2
 80130d0:	d901      	bls.n	80130d6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80130d2:	2303      	movs	r3, #3
 80130d4:	e1bd      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80130d6:	f7ff fc0c 	bl	80128f2 <LL_RCC_LSI1_IsReady>
 80130da:	4603      	mov	r3, r0
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d0f1      	beq.n	80130c4 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 80130e0:	f7ff fc2a 	bl	8012938 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 80130e4:	e008      	b.n	80130f8 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80130e6:	f7fd f925 	bl	8010334 <HAL_GetTick>
 80130ea:	4602      	mov	r2, r0
 80130ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130ee:	1ad3      	subs	r3, r2, r3
 80130f0:	2b03      	cmp	r3, #3
 80130f2:	d901      	bls.n	80130f8 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 80130f4:	2303      	movs	r3, #3
 80130f6:	e1ac      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 80130f8:	f7ff fc2f 	bl	801295a <LL_RCC_LSI2_IsReady>
 80130fc:	4603      	mov	r3, r0
 80130fe:	2b00      	cmp	r3, #0
 8013100:	d1f1      	bne.n	80130e6 <HAL_RCC_OscConfig+0x36e>
 8013102:	e027      	b.n	8013154 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8013104:	f7ff fc18 	bl	8012938 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013108:	f7fd f914 	bl	8010334 <HAL_GetTick>
 801310c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 801310e:	e008      	b.n	8013122 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8013110:	f7fd f910 	bl	8010334 <HAL_GetTick>
 8013114:	4602      	mov	r2, r0
 8013116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013118:	1ad3      	subs	r3, r2, r3
 801311a:	2b03      	cmp	r3, #3
 801311c:	d901      	bls.n	8013122 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 801311e:	2303      	movs	r3, #3
 8013120:	e197      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8013122:	f7ff fc1a 	bl	801295a <LL_RCC_LSI2_IsReady>
 8013126:	4603      	mov	r3, r0
 8013128:	2b00      	cmp	r3, #0
 801312a:	d1f1      	bne.n	8013110 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 801312c:	f7ff fbd0 	bl	80128d0 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013130:	f7fd f900 	bl	8010334 <HAL_GetTick>
 8013134:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8013136:	e008      	b.n	801314a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8013138:	f7fd f8fc 	bl	8010334 <HAL_GetTick>
 801313c:	4602      	mov	r2, r0
 801313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013140:	1ad3      	subs	r3, r2, r3
 8013142:	2b02      	cmp	r3, #2
 8013144:	d901      	bls.n	801314a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8013146:	2303      	movs	r3, #3
 8013148:	e183      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 801314a:	f7ff fbd2 	bl	80128f2 <LL_RCC_LSI1_IsReady>
 801314e:	4603      	mov	r3, r0
 8013150:	2b00      	cmp	r3, #0
 8013152:	d1f1      	bne.n	8013138 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	f003 0304 	and.w	r3, r3, #4
 801315c:	2b00      	cmp	r3, #0
 801315e:	d05b      	beq.n	8013218 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013160:	4ba7      	ldr	r3, [pc, #668]	@ (8013400 <HAL_RCC_OscConfig+0x688>)
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013168:	2b00      	cmp	r3, #0
 801316a:	d114      	bne.n	8013196 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 801316c:	f7ff fa70 	bl	8012650 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8013170:	f7fd f8e0 	bl	8010334 <HAL_GetTick>
 8013174:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8013176:	e008      	b.n	801318a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8013178:	f7fd f8dc 	bl	8010334 <HAL_GetTick>
 801317c:	4602      	mov	r2, r0
 801317e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013180:	1ad3      	subs	r3, r2, r3
 8013182:	2b02      	cmp	r3, #2
 8013184:	d901      	bls.n	801318a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8013186:	2303      	movs	r3, #3
 8013188:	e163      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 801318a:	4b9d      	ldr	r3, [pc, #628]	@ (8013400 <HAL_RCC_OscConfig+0x688>)
 801318c:	681b      	ldr	r3, [r3, #0]
 801318e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013192:	2b00      	cmp	r3, #0
 8013194:	d0f0      	beq.n	8013178 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	689b      	ldr	r3, [r3, #8]
 801319a:	2b01      	cmp	r3, #1
 801319c:	d102      	bne.n	80131a4 <HAL_RCC_OscConfig+0x42c>
 801319e:	f7ff fb30 	bl	8012802 <LL_RCC_LSE_Enable>
 80131a2:	e00c      	b.n	80131be <HAL_RCC_OscConfig+0x446>
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	689b      	ldr	r3, [r3, #8]
 80131a8:	2b05      	cmp	r3, #5
 80131aa:	d104      	bne.n	80131b6 <HAL_RCC_OscConfig+0x43e>
 80131ac:	f7ff fb4b 	bl	8012846 <LL_RCC_LSE_EnableBypass>
 80131b0:	f7ff fb27 	bl	8012802 <LL_RCC_LSE_Enable>
 80131b4:	e003      	b.n	80131be <HAL_RCC_OscConfig+0x446>
 80131b6:	f7ff fb35 	bl	8012824 <LL_RCC_LSE_Disable>
 80131ba:	f7ff fb55 	bl	8012868 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80131be:	687b      	ldr	r3, [r7, #4]
 80131c0:	689b      	ldr	r3, [r3, #8]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d014      	beq.n	80131f0 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80131c6:	f7fd f8b5 	bl	8010334 <HAL_GetTick>
 80131ca:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80131cc:	e00a      	b.n	80131e4 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80131ce:	f7fd f8b1 	bl	8010334 <HAL_GetTick>
 80131d2:	4602      	mov	r2, r0
 80131d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131d6:	1ad3      	subs	r3, r2, r3
 80131d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80131dc:	4293      	cmp	r3, r2
 80131de:	d901      	bls.n	80131e4 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 80131e0:	2303      	movs	r3, #3
 80131e2:	e136      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 80131e4:	f7ff fb51 	bl	801288a <LL_RCC_LSE_IsReady>
 80131e8:	4603      	mov	r3, r0
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d0ef      	beq.n	80131ce <HAL_RCC_OscConfig+0x456>
 80131ee:	e013      	b.n	8013218 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80131f0:	f7fd f8a0 	bl	8010334 <HAL_GetTick>
 80131f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80131f6:	e00a      	b.n	801320e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80131f8:	f7fd f89c 	bl	8010334 <HAL_GetTick>
 80131fc:	4602      	mov	r2, r0
 80131fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013200:	1ad3      	subs	r3, r2, r3
 8013202:	f241 3288 	movw	r2, #5000	@ 0x1388
 8013206:	4293      	cmp	r3, r2
 8013208:	d901      	bls.n	801320e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 801320a:	2303      	movs	r3, #3
 801320c:	e121      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 801320e:	f7ff fb3c 	bl	801288a <LL_RCC_LSE_IsReady>
 8013212:	4603      	mov	r3, r0
 8013214:	2b00      	cmp	r3, #0
 8013216:	d1ef      	bne.n	80131f8 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013220:	2b00      	cmp	r3, #0
 8013222:	d02c      	beq.n	801327e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013228:	2b00      	cmp	r3, #0
 801322a:	d014      	beq.n	8013256 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 801322c:	f7ff fab5 	bl	801279a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8013230:	f7fd f880 	bl	8010334 <HAL_GetTick>
 8013234:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8013236:	e008      	b.n	801324a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8013238:	f7fd f87c 	bl	8010334 <HAL_GetTick>
 801323c:	4602      	mov	r2, r0
 801323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013240:	1ad3      	subs	r3, r2, r3
 8013242:	2b02      	cmp	r3, #2
 8013244:	d901      	bls.n	801324a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8013246:	2303      	movs	r3, #3
 8013248:	e103      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 801324a:	f7ff fac8 	bl	80127de <LL_RCC_HSI48_IsReady>
 801324e:	4603      	mov	r3, r0
 8013250:	2b00      	cmp	r3, #0
 8013252:	d0f1      	beq.n	8013238 <HAL_RCC_OscConfig+0x4c0>
 8013254:	e013      	b.n	801327e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8013256:	f7ff fab1 	bl	80127bc <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801325a:	f7fd f86b 	bl	8010334 <HAL_GetTick>
 801325e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8013260:	e008      	b.n	8013274 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8013262:	f7fd f867 	bl	8010334 <HAL_GetTick>
 8013266:	4602      	mov	r2, r0
 8013268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801326a:	1ad3      	subs	r3, r2, r3
 801326c:	2b02      	cmp	r3, #2
 801326e:	d901      	bls.n	8013274 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8013270:	2303      	movs	r3, #3
 8013272:	e0ee      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8013274:	f7ff fab3 	bl	80127de <LL_RCC_HSI48_IsReady>
 8013278:	4603      	mov	r3, r0
 801327a:	2b00      	cmp	r3, #0
 801327c:	d1f1      	bne.n	8013262 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013282:	2b00      	cmp	r3, #0
 8013284:	f000 80e4 	beq.w	8013450 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8013288:	f7ff fc11 	bl	8012aae <LL_RCC_GetSysClkSource>
 801328c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 801328e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013292:	68db      	ldr	r3, [r3, #12]
 8013294:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8013296:	687b      	ldr	r3, [r7, #4]
 8013298:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801329a:	2b02      	cmp	r3, #2
 801329c:	f040 80b4 	bne.w	8013408 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80132a0:	68fb      	ldr	r3, [r7, #12]
 80132a2:	f003 0203 	and.w	r2, r3, #3
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80132aa:	429a      	cmp	r2, r3
 80132ac:	d123      	bne.n	80132f6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80132b8:	429a      	cmp	r2, r3
 80132ba:	d11c      	bne.n	80132f6 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	0a1b      	lsrs	r3, r3, #8
 80132c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80132c4:	687b      	ldr	r3, [r7, #4]
 80132c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80132c8:	429a      	cmp	r2, r3
 80132ca:	d114      	bne.n	80132f6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80132cc:	68fb      	ldr	r3, [r7, #12]
 80132ce:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80132d6:	429a      	cmp	r2, r3
 80132d8:	d10d      	bne.n	80132f6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80132e4:	429a      	cmp	r2, r3
 80132e6:	d106      	bne.n	80132f6 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80132ee:	687b      	ldr	r3, [r7, #4]
 80132f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80132f2:	429a      	cmp	r2, r3
 80132f4:	d05d      	beq.n	80133b2 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80132f6:	693b      	ldr	r3, [r7, #16]
 80132f8:	2b0c      	cmp	r3, #12
 80132fa:	d058      	beq.n	80133ae <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80132fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013300:	681b      	ldr	r3, [r3, #0]
 8013302:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8013306:	2b00      	cmp	r3, #0
 8013308:	d001      	beq.n	801330e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 801330a:	2301      	movs	r3, #1
 801330c:	e0a1      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 801330e:	f7ff fc84 	bl	8012c1a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8013312:	f7fd f80f 	bl	8010334 <HAL_GetTick>
 8013316:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013318:	e008      	b.n	801332c <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801331a:	f7fd f80b 	bl	8010334 <HAL_GetTick>
 801331e:	4602      	mov	r2, r0
 8013320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013322:	1ad3      	subs	r3, r2, r3
 8013324:	2b02      	cmp	r3, #2
 8013326:	d901      	bls.n	801332c <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8013328:	2303      	movs	r3, #3
 801332a:	e092      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801332c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013330:	681b      	ldr	r3, [r3, #0]
 8013332:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013336:	2b00      	cmp	r3, #0
 8013338:	d1ef      	bne.n	801331a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801333a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801333e:	68da      	ldr	r2, [r3, #12]
 8013340:	4b30      	ldr	r3, [pc, #192]	@ (8013404 <HAL_RCC_OscConfig+0x68c>)
 8013342:	4013      	ands	r3, r2
 8013344:	687a      	ldr	r2, [r7, #4]
 8013346:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8013348:	687a      	ldr	r2, [r7, #4]
 801334a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 801334c:	4311      	orrs	r1, r2
 801334e:	687a      	ldr	r2, [r7, #4]
 8013350:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8013352:	0212      	lsls	r2, r2, #8
 8013354:	4311      	orrs	r1, r2
 8013356:	687a      	ldr	r2, [r7, #4]
 8013358:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 801335a:	4311      	orrs	r1, r2
 801335c:	687a      	ldr	r2, [r7, #4]
 801335e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8013360:	4311      	orrs	r1, r2
 8013362:	687a      	ldr	r2, [r7, #4]
 8013364:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8013366:	430a      	orrs	r2, r1
 8013368:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801336c:	4313      	orrs	r3, r2
 801336e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8013370:	f7ff fc44 	bl	8012bfc <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8013374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013378:	68db      	ldr	r3, [r3, #12]
 801337a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801337e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8013382:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8013384:	f7fc ffd6 	bl	8010334 <HAL_GetTick>
 8013388:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801338a:	e008      	b.n	801339e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801338c:	f7fc ffd2 	bl	8010334 <HAL_GetTick>
 8013390:	4602      	mov	r2, r0
 8013392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013394:	1ad3      	subs	r3, r2, r3
 8013396:	2b02      	cmp	r3, #2
 8013398:	d901      	bls.n	801339e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 801339a:	2303      	movs	r3, #3
 801339c:	e059      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 801339e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80133a8:	2b00      	cmp	r3, #0
 80133aa:	d0ef      	beq.n	801338c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80133ac:	e050      	b.n	8013450 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80133ae:	2301      	movs	r3, #1
 80133b0:	e04f      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80133b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80133b6:	681b      	ldr	r3, [r3, #0]
 80133b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d147      	bne.n	8013450 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80133c0:	f7ff fc1c 	bl	8012bfc <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80133c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80133c8:	68db      	ldr	r3, [r3, #12]
 80133ca:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80133ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80133d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80133d4:	f7fc ffae 	bl	8010334 <HAL_GetTick>
 80133d8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80133da:	e008      	b.n	80133ee <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80133dc:	f7fc ffaa 	bl	8010334 <HAL_GetTick>
 80133e0:	4602      	mov	r2, r0
 80133e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133e4:	1ad3      	subs	r3, r2, r3
 80133e6:	2b02      	cmp	r3, #2
 80133e8:	d901      	bls.n	80133ee <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 80133ea:	2303      	movs	r3, #3
 80133ec:	e031      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80133ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80133f8:	2b00      	cmp	r3, #0
 80133fa:	d0ef      	beq.n	80133dc <HAL_RCC_OscConfig+0x664>
 80133fc:	e028      	b.n	8013450 <HAL_RCC_OscConfig+0x6d8>
 80133fe:	bf00      	nop
 8013400:	58000400 	.word	0x58000400
 8013404:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8013408:	693b      	ldr	r3, [r7, #16]
 801340a:	2b0c      	cmp	r3, #12
 801340c:	d01e      	beq.n	801344c <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 801340e:	f7ff fc04 	bl	8012c1a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8013412:	f7fc ff8f 	bl	8010334 <HAL_GetTick>
 8013416:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8013418:	e008      	b.n	801342c <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 801341a:	f7fc ff8b 	bl	8010334 <HAL_GetTick>
 801341e:	4602      	mov	r2, r0
 8013420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013422:	1ad3      	subs	r3, r2, r3
 8013424:	2b02      	cmp	r3, #2
 8013426:	d901      	bls.n	801342c <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8013428:	2303      	movs	r3, #3
 801342a:	e012      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 801342c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013436:	2b00      	cmp	r3, #0
 8013438:	d1ef      	bne.n	801341a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 801343a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801343e:	68da      	ldr	r2, [r3, #12]
 8013440:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013444:	4b05      	ldr	r3, [pc, #20]	@ (801345c <HAL_RCC_OscConfig+0x6e4>)
 8013446:	4013      	ands	r3, r2
 8013448:	60cb      	str	r3, [r1, #12]
 801344a:	e001      	b.n	8013450 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 801344c:	2301      	movs	r3, #1
 801344e:	e000      	b.n	8013452 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8013450:	2300      	movs	r3, #0
}
 8013452:	4618      	mov	r0, r3
 8013454:	3734      	adds	r7, #52	@ 0x34
 8013456:	46bd      	mov	sp, r7
 8013458:	bd90      	pop	{r4, r7, pc}
 801345a:	bf00      	nop
 801345c:	eefefffc 	.word	0xeefefffc

08013460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8013460:	b580      	push	{r7, lr}
 8013462:	b084      	sub	sp, #16
 8013464:	af00      	add	r7, sp, #0
 8013466:	6078      	str	r0, [r7, #4]
 8013468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 801346a:	687b      	ldr	r3, [r7, #4]
 801346c:	2b00      	cmp	r3, #0
 801346e:	d101      	bne.n	8013474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8013470:	2301      	movs	r3, #1
 8013472:	e12d      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8013474:	4b98      	ldr	r3, [pc, #608]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 8013476:	681b      	ldr	r3, [r3, #0]
 8013478:	f003 0307 	and.w	r3, r3, #7
 801347c:	683a      	ldr	r2, [r7, #0]
 801347e:	429a      	cmp	r2, r3
 8013480:	d91b      	bls.n	80134ba <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013482:	4b95      	ldr	r3, [pc, #596]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	f023 0207 	bic.w	r2, r3, #7
 801348a:	4993      	ldr	r1, [pc, #588]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 801348c:	683b      	ldr	r3, [r7, #0]
 801348e:	4313      	orrs	r3, r2
 8013490:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013492:	f7fc ff4f 	bl	8010334 <HAL_GetTick>
 8013496:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013498:	e008      	b.n	80134ac <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 801349a:	f7fc ff4b 	bl	8010334 <HAL_GetTick>
 801349e:	4602      	mov	r2, r0
 80134a0:	68fb      	ldr	r3, [r7, #12]
 80134a2:	1ad3      	subs	r3, r2, r3
 80134a4:	2b02      	cmp	r3, #2
 80134a6:	d901      	bls.n	80134ac <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80134a8:	2303      	movs	r3, #3
 80134aa:	e111      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80134ac:	4b8a      	ldr	r3, [pc, #552]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 80134ae:	681b      	ldr	r3, [r3, #0]
 80134b0:	f003 0307 	and.w	r3, r3, #7
 80134b4:	683a      	ldr	r2, [r7, #0]
 80134b6:	429a      	cmp	r2, r3
 80134b8:	d1ef      	bne.n	801349a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	681b      	ldr	r3, [r3, #0]
 80134be:	f003 0302 	and.w	r3, r3, #2
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d016      	beq.n	80134f4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80134c6:	687b      	ldr	r3, [r7, #4]
 80134c8:	689b      	ldr	r3, [r3, #8]
 80134ca:	4618      	mov	r0, r3
 80134cc:	f7ff fafb 	bl	8012ac6 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80134d0:	f7fc ff30 	bl	8010334 <HAL_GetTick>
 80134d4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80134d6:	e008      	b.n	80134ea <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80134d8:	f7fc ff2c 	bl	8010334 <HAL_GetTick>
 80134dc:	4602      	mov	r2, r0
 80134de:	68fb      	ldr	r3, [r7, #12]
 80134e0:	1ad3      	subs	r3, r2, r3
 80134e2:	2b02      	cmp	r3, #2
 80134e4:	d901      	bls.n	80134ea <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80134e6:	2303      	movs	r3, #3
 80134e8:	e0f2      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80134ea:	f7ff fbe8 	bl	8012cbe <LL_RCC_IsActiveFlag_HPRE>
 80134ee:	4603      	mov	r3, r0
 80134f0:	2b00      	cmp	r3, #0
 80134f2:	d0f1      	beq.n	80134d8 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	681b      	ldr	r3, [r3, #0]
 80134f8:	f003 0320 	and.w	r3, r3, #32
 80134fc:	2b00      	cmp	r3, #0
 80134fe:	d016      	beq.n	801352e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	695b      	ldr	r3, [r3, #20]
 8013504:	4618      	mov	r0, r3
 8013506:	f7ff faf2 	bl	8012aee <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 801350a:	f7fc ff13 	bl	8010334 <HAL_GetTick>
 801350e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8013510:	e008      	b.n	8013524 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8013512:	f7fc ff0f 	bl	8010334 <HAL_GetTick>
 8013516:	4602      	mov	r2, r0
 8013518:	68fb      	ldr	r3, [r7, #12]
 801351a:	1ad3      	subs	r3, r2, r3
 801351c:	2b02      	cmp	r3, #2
 801351e:	d901      	bls.n	8013524 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8013520:	2303      	movs	r3, #3
 8013522:	e0d5      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8013524:	f7ff fbdd 	bl	8012ce2 <LL_RCC_IsActiveFlag_C2HPRE>
 8013528:	4603      	mov	r3, r0
 801352a:	2b00      	cmp	r3, #0
 801352c:	d0f1      	beq.n	8013512 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	681b      	ldr	r3, [r3, #0]
 8013532:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013536:	2b00      	cmp	r3, #0
 8013538:	d016      	beq.n	8013568 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	699b      	ldr	r3, [r3, #24]
 801353e:	4618      	mov	r0, r3
 8013540:	f7ff faeb 	bl	8012b1a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8013544:	f7fc fef6 	bl	8010334 <HAL_GetTick>
 8013548:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 801354a:	e008      	b.n	801355e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 801354c:	f7fc fef2 	bl	8010334 <HAL_GetTick>
 8013550:	4602      	mov	r2, r0
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	1ad3      	subs	r3, r2, r3
 8013556:	2b02      	cmp	r3, #2
 8013558:	d901      	bls.n	801355e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 801355a:	2303      	movs	r3, #3
 801355c:	e0b8      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 801355e:	f7ff fbd3 	bl	8012d08 <LL_RCC_IsActiveFlag_SHDHPRE>
 8013562:	4603      	mov	r3, r0
 8013564:	2b00      	cmp	r3, #0
 8013566:	d0f1      	beq.n	801354c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	681b      	ldr	r3, [r3, #0]
 801356c:	f003 0304 	and.w	r3, r3, #4
 8013570:	2b00      	cmp	r3, #0
 8013572:	d016      	beq.n	80135a2 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	68db      	ldr	r3, [r3, #12]
 8013578:	4618      	mov	r0, r3
 801357a:	f7ff fae5 	bl	8012b48 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 801357e:	f7fc fed9 	bl	8010334 <HAL_GetTick>
 8013582:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8013584:	e008      	b.n	8013598 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8013586:	f7fc fed5 	bl	8010334 <HAL_GetTick>
 801358a:	4602      	mov	r2, r0
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	1ad3      	subs	r3, r2, r3
 8013590:	2b02      	cmp	r3, #2
 8013592:	d901      	bls.n	8013598 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8013594:	2303      	movs	r3, #3
 8013596:	e09b      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8013598:	f7ff fbc9 	bl	8012d2e <LL_RCC_IsActiveFlag_PPRE1>
 801359c:	4603      	mov	r3, r0
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d0f1      	beq.n	8013586 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	681b      	ldr	r3, [r3, #0]
 80135a6:	f003 0308 	and.w	r3, r3, #8
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d017      	beq.n	80135de <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	691b      	ldr	r3, [r3, #16]
 80135b2:	00db      	lsls	r3, r3, #3
 80135b4:	4618      	mov	r0, r3
 80135b6:	f7ff fadb 	bl	8012b70 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80135ba:	f7fc febb 	bl	8010334 <HAL_GetTick>
 80135be:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80135c0:	e008      	b.n	80135d4 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80135c2:	f7fc feb7 	bl	8010334 <HAL_GetTick>
 80135c6:	4602      	mov	r2, r0
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	1ad3      	subs	r3, r2, r3
 80135cc:	2b02      	cmp	r3, #2
 80135ce:	d901      	bls.n	80135d4 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80135d0:	2303      	movs	r3, #3
 80135d2:	e07d      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80135d4:	f7ff fbbd 	bl	8012d52 <LL_RCC_IsActiveFlag_PPRE2>
 80135d8:	4603      	mov	r3, r0
 80135da:	2b00      	cmp	r3, #0
 80135dc:	d0f1      	beq.n	80135c2 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	f003 0301 	and.w	r3, r3, #1
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d043      	beq.n	8013672 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	685b      	ldr	r3, [r3, #4]
 80135ee:	2b02      	cmp	r3, #2
 80135f0:	d106      	bne.n	8013600 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80135f2:	f7ff f87b 	bl	80126ec <LL_RCC_HSE_IsReady>
 80135f6:	4603      	mov	r3, r0
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d11e      	bne.n	801363a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80135fc:	2301      	movs	r3, #1
 80135fe:	e067      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	685b      	ldr	r3, [r3, #4]
 8013604:	2b03      	cmp	r3, #3
 8013606:	d106      	bne.n	8013616 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8013608:	f7ff fb16 	bl	8012c38 <LL_RCC_PLL_IsReady>
 801360c:	4603      	mov	r3, r0
 801360e:	2b00      	cmp	r3, #0
 8013610:	d113      	bne.n	801363a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8013612:	2301      	movs	r3, #1
 8013614:	e05c      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8013616:	687b      	ldr	r3, [r7, #4]
 8013618:	685b      	ldr	r3, [r3, #4]
 801361a:	2b00      	cmp	r3, #0
 801361c:	d106      	bne.n	801362c <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 801361e:	f7ff f9e3 	bl	80129e8 <LL_RCC_MSI_IsReady>
 8013622:	4603      	mov	r3, r0
 8013624:	2b00      	cmp	r3, #0
 8013626:	d108      	bne.n	801363a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8013628:	2301      	movs	r3, #1
 801362a:	e051      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 801362c:	f7ff f88e 	bl	801274c <LL_RCC_HSI_IsReady>
 8013630:	4603      	mov	r3, r0
 8013632:	2b00      	cmp	r3, #0
 8013634:	d101      	bne.n	801363a <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8013636:	2301      	movs	r3, #1
 8013638:	e04a      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	685b      	ldr	r3, [r3, #4]
 801363e:	4618      	mov	r0, r3
 8013640:	f7ff fa21 	bl	8012a86 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013644:	f7fc fe76 	bl	8010334 <HAL_GetTick>
 8013648:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801364a:	e00a      	b.n	8013662 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 801364c:	f7fc fe72 	bl	8010334 <HAL_GetTick>
 8013650:	4602      	mov	r2, r0
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	1ad3      	subs	r3, r2, r3
 8013656:	f241 3288 	movw	r2, #5000	@ 0x1388
 801365a:	4293      	cmp	r3, r2
 801365c:	d901      	bls.n	8013662 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 801365e:	2303      	movs	r3, #3
 8013660:	e036      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8013662:	f7ff fa24 	bl	8012aae <LL_RCC_GetSysClkSource>
 8013666:	4602      	mov	r2, r0
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	685b      	ldr	r3, [r3, #4]
 801366c:	009b      	lsls	r3, r3, #2
 801366e:	429a      	cmp	r2, r3
 8013670:	d1ec      	bne.n	801364c <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8013672:	4b19      	ldr	r3, [pc, #100]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 8013674:	681b      	ldr	r3, [r3, #0]
 8013676:	f003 0307 	and.w	r3, r3, #7
 801367a:	683a      	ldr	r2, [r7, #0]
 801367c:	429a      	cmp	r2, r3
 801367e:	d21b      	bcs.n	80136b8 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8013680:	4b15      	ldr	r3, [pc, #84]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 8013682:	681b      	ldr	r3, [r3, #0]
 8013684:	f023 0207 	bic.w	r2, r3, #7
 8013688:	4913      	ldr	r1, [pc, #76]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 801368a:	683b      	ldr	r3, [r7, #0]
 801368c:	4313      	orrs	r3, r2
 801368e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8013690:	f7fc fe50 	bl	8010334 <HAL_GetTick>
 8013694:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8013696:	e008      	b.n	80136aa <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8013698:	f7fc fe4c 	bl	8010334 <HAL_GetTick>
 801369c:	4602      	mov	r2, r0
 801369e:	68fb      	ldr	r3, [r7, #12]
 80136a0:	1ad3      	subs	r3, r2, r3
 80136a2:	2b02      	cmp	r3, #2
 80136a4:	d901      	bls.n	80136aa <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 80136a6:	2303      	movs	r3, #3
 80136a8:	e012      	b.n	80136d0 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80136aa:	4b0b      	ldr	r3, [pc, #44]	@ (80136d8 <HAL_RCC_ClockConfig+0x278>)
 80136ac:	681b      	ldr	r3, [r3, #0]
 80136ae:	f003 0307 	and.w	r3, r3, #7
 80136b2:	683a      	ldr	r2, [r7, #0]
 80136b4:	429a      	cmp	r2, r3
 80136b6:	d1ef      	bne.n	8013698 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80136b8:	f000 f87e 	bl	80137b8 <HAL_RCC_GetHCLKFreq>
 80136bc:	4603      	mov	r3, r0
 80136be:	4a07      	ldr	r2, [pc, #28]	@ (80136dc <HAL_RCC_ClockConfig+0x27c>)
 80136c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 80136c2:	f7fc fe43 	bl	801034c <HAL_GetTickPrio>
 80136c6:	4603      	mov	r3, r0
 80136c8:	4618      	mov	r0, r3
 80136ca:	f7fc fde5 	bl	8010298 <HAL_InitTick>
 80136ce:	4603      	mov	r3, r0
}
 80136d0:	4618      	mov	r0, r3
 80136d2:	3710      	adds	r7, #16
 80136d4:	46bd      	mov	sp, r7
 80136d6:	bd80      	pop	{r7, pc}
 80136d8:	58004000 	.word	0x58004000
 80136dc:	20000580 	.word	0x20000580

080136e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80136e0:	b590      	push	{r4, r7, lr}
 80136e2:	b085      	sub	sp, #20
 80136e4:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80136e6:	f7ff f9e2 	bl	8012aae <LL_RCC_GetSysClkSource>
 80136ea:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 80136ec:	687b      	ldr	r3, [r7, #4]
 80136ee:	2b00      	cmp	r3, #0
 80136f0:	d10a      	bne.n	8013708 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80136f2:	f7ff f99e 	bl	8012a32 <LL_RCC_MSI_GetRange>
 80136f6:	4603      	mov	r3, r0
 80136f8:	091b      	lsrs	r3, r3, #4
 80136fa:	f003 030f 	and.w	r3, r3, #15
 80136fe:	4a2b      	ldr	r2, [pc, #172]	@ (80137ac <HAL_RCC_GetSysClockFreq+0xcc>)
 8013700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013704:	60fb      	str	r3, [r7, #12]
 8013706:	e04b      	b.n	80137a0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2b04      	cmp	r3, #4
 801370c:	d102      	bne.n	8013714 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 801370e:	4b28      	ldr	r3, [pc, #160]	@ (80137b0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8013710:	60fb      	str	r3, [r7, #12]
 8013712:	e045      	b.n	80137a0 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2b08      	cmp	r3, #8
 8013718:	d10a      	bne.n	8013730 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 801371a:	f7fe ffb7 	bl	801268c <LL_RCC_HSE_IsEnabledDiv2>
 801371e:	4603      	mov	r3, r0
 8013720:	2b01      	cmp	r3, #1
 8013722:	d102      	bne.n	801372a <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8013724:	4b22      	ldr	r3, [pc, #136]	@ (80137b0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8013726:	60fb      	str	r3, [r7, #12]
 8013728:	e03a      	b.n	80137a0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 801372a:	4b22      	ldr	r3, [pc, #136]	@ (80137b4 <HAL_RCC_GetSysClockFreq+0xd4>)
 801372c:	60fb      	str	r3, [r7, #12]
 801372e:	e037      	b.n	80137a0 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8013730:	f7ff fab9 	bl	8012ca6 <LL_RCC_PLL_GetMainSource>
 8013734:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8013736:	683b      	ldr	r3, [r7, #0]
 8013738:	2b02      	cmp	r3, #2
 801373a:	d003      	beq.n	8013744 <HAL_RCC_GetSysClockFreq+0x64>
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	2b03      	cmp	r3, #3
 8013740:	d003      	beq.n	801374a <HAL_RCC_GetSysClockFreq+0x6a>
 8013742:	e00d      	b.n	8013760 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8013744:	4b1a      	ldr	r3, [pc, #104]	@ (80137b0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8013746:	60bb      	str	r3, [r7, #8]
        break;
 8013748:	e015      	b.n	8013776 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 801374a:	f7fe ff9f 	bl	801268c <LL_RCC_HSE_IsEnabledDiv2>
 801374e:	4603      	mov	r3, r0
 8013750:	2b01      	cmp	r3, #1
 8013752:	d102      	bne.n	801375a <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8013754:	4b16      	ldr	r3, [pc, #88]	@ (80137b0 <HAL_RCC_GetSysClockFreq+0xd0>)
 8013756:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8013758:	e00d      	b.n	8013776 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 801375a:	4b16      	ldr	r3, [pc, #88]	@ (80137b4 <HAL_RCC_GetSysClockFreq+0xd4>)
 801375c:	60bb      	str	r3, [r7, #8]
        break;
 801375e:	e00a      	b.n	8013776 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8013760:	f7ff f967 	bl	8012a32 <LL_RCC_MSI_GetRange>
 8013764:	4603      	mov	r3, r0
 8013766:	091b      	lsrs	r3, r3, #4
 8013768:	f003 030f 	and.w	r3, r3, #15
 801376c:	4a0f      	ldr	r2, [pc, #60]	@ (80137ac <HAL_RCC_GetSysClockFreq+0xcc>)
 801376e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013772:	60bb      	str	r3, [r7, #8]
        break;
 8013774:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8013776:	f7ff fa71 	bl	8012c5c <LL_RCC_PLL_GetN>
 801377a:	4602      	mov	r2, r0
 801377c:	68bb      	ldr	r3, [r7, #8]
 801377e:	fb03 f402 	mul.w	r4, r3, r2
 8013782:	f7ff fa84 	bl	8012c8e <LL_RCC_PLL_GetDivider>
 8013786:	4603      	mov	r3, r0
 8013788:	091b      	lsrs	r3, r3, #4
 801378a:	3301      	adds	r3, #1
 801378c:	fbb4 f4f3 	udiv	r4, r4, r3
 8013790:	f7ff fa71 	bl	8012c76 <LL_RCC_PLL_GetR>
 8013794:	4603      	mov	r3, r0
 8013796:	0f5b      	lsrs	r3, r3, #29
 8013798:	3301      	adds	r3, #1
 801379a:	fbb4 f3f3 	udiv	r3, r4, r3
 801379e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80137a0:	68fb      	ldr	r3, [r7, #12]
}
 80137a2:	4618      	mov	r0, r3
 80137a4:	3714      	adds	r7, #20
 80137a6:	46bd      	mov	sp, r7
 80137a8:	bd90      	pop	{r4, r7, pc}
 80137aa:	bf00      	nop
 80137ac:	08020b1c 	.word	0x08020b1c
 80137b0:	00f42400 	.word	0x00f42400
 80137b4:	01e84800 	.word	0x01e84800

080137b8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80137b8:	b598      	push	{r3, r4, r7, lr}
 80137ba:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80137bc:	f7ff ff90 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 80137c0:	4604      	mov	r4, r0
 80137c2:	f7ff f9e9 	bl	8012b98 <LL_RCC_GetAHBPrescaler>
 80137c6:	4603      	mov	r3, r0
 80137c8:	091b      	lsrs	r3, r3, #4
 80137ca:	f003 030f 	and.w	r3, r3, #15
 80137ce:	4a03      	ldr	r2, [pc, #12]	@ (80137dc <HAL_RCC_GetHCLKFreq+0x24>)
 80137d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80137d4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80137d8:	4618      	mov	r0, r3
 80137da:	bd98      	pop	{r3, r4, r7, pc}
 80137dc:	08020abc 	.word	0x08020abc

080137e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80137e0:	b598      	push	{r3, r4, r7, lr}
 80137e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80137e4:	f7ff ffe8 	bl	80137b8 <HAL_RCC_GetHCLKFreq>
 80137e8:	4604      	mov	r4, r0
 80137ea:	f7ff f9ef 	bl	8012bcc <LL_RCC_GetAPB1Prescaler>
 80137ee:	4603      	mov	r3, r0
 80137f0:	0a1b      	lsrs	r3, r3, #8
 80137f2:	f003 0307 	and.w	r3, r3, #7
 80137f6:	4a04      	ldr	r2, [pc, #16]	@ (8013808 <HAL_RCC_GetPCLK1Freq+0x28>)
 80137f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80137fc:	f003 031f 	and.w	r3, r3, #31
 8013800:	fa24 f303 	lsr.w	r3, r4, r3
}
 8013804:	4618      	mov	r0, r3
 8013806:	bd98      	pop	{r3, r4, r7, pc}
 8013808:	08020afc 	.word	0x08020afc

0801380c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801380c:	b598      	push	{r3, r4, r7, lr}
 801380e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8013810:	f7ff ffd2 	bl	80137b8 <HAL_RCC_GetHCLKFreq>
 8013814:	4604      	mov	r4, r0
 8013816:	f7ff f9e5 	bl	8012be4 <LL_RCC_GetAPB2Prescaler>
 801381a:	4603      	mov	r3, r0
 801381c:	0adb      	lsrs	r3, r3, #11
 801381e:	f003 0307 	and.w	r3, r3, #7
 8013822:	4a04      	ldr	r2, [pc, #16]	@ (8013834 <HAL_RCC_GetPCLK2Freq+0x28>)
 8013824:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013828:	f003 031f 	and.w	r3, r3, #31
 801382c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8013830:	4618      	mov	r0, r3
 8013832:	bd98      	pop	{r3, r4, r7, pc}
 8013834:	08020afc 	.word	0x08020afc

08013838 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8013838:	b590      	push	{r4, r7, lr}
 801383a:	b085      	sub	sp, #20
 801383c:	af00      	add	r7, sp, #0
 801383e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	2bb0      	cmp	r3, #176	@ 0xb0
 8013844:	d903      	bls.n	801384e <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8013846:	4b15      	ldr	r3, [pc, #84]	@ (801389c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8013848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801384a:	60fb      	str	r3, [r7, #12]
 801384c:	e007      	b.n	801385e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	091b      	lsrs	r3, r3, #4
 8013852:	f003 030f 	and.w	r3, r3, #15
 8013856:	4a11      	ldr	r2, [pc, #68]	@ (801389c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8013858:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801385c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 801385e:	f7ff f9a7 	bl	8012bb0 <LL_RCC_GetAHB4Prescaler>
 8013862:	4603      	mov	r3, r0
 8013864:	091b      	lsrs	r3, r3, #4
 8013866:	f003 030f 	and.w	r3, r3, #15
 801386a:	4a0d      	ldr	r2, [pc, #52]	@ (80138a0 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 801386c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013870:	68fa      	ldr	r2, [r7, #12]
 8013872:	fbb2 f3f3 	udiv	r3, r2, r3
 8013876:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8013878:	68bb      	ldr	r3, [r7, #8]
 801387a:	4a0a      	ldr	r2, [pc, #40]	@ (80138a4 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 801387c:	fba2 2303 	umull	r2, r3, r2, r3
 8013880:	0c9c      	lsrs	r4, r3, #18
 8013882:	f7fe fef5 	bl	8012670 <HAL_PWREx_GetVoltageRange>
 8013886:	4603      	mov	r3, r0
 8013888:	4619      	mov	r1, r3
 801388a:	4620      	mov	r0, r4
 801388c:	f000 f80c 	bl	80138a8 <RCC_SetFlashLatency>
 8013890:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8013892:	4618      	mov	r0, r3
 8013894:	3714      	adds	r7, #20
 8013896:	46bd      	mov	sp, r7
 8013898:	bd90      	pop	{r4, r7, pc}
 801389a:	bf00      	nop
 801389c:	08020b1c 	.word	0x08020b1c
 80138a0:	08020abc 	.word	0x08020abc
 80138a4:	431bde83 	.word	0x431bde83

080138a8 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80138a8:	b590      	push	{r4, r7, lr}
 80138aa:	b093      	sub	sp, #76	@ 0x4c
 80138ac:	af00      	add	r7, sp, #0
 80138ae:	6078      	str	r0, [r7, #4]
 80138b0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 80138b2:	4b37      	ldr	r3, [pc, #220]	@ (8013990 <RCC_SetFlashLatency+0xe8>)
 80138b4:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80138b8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80138ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 80138be:	4a35      	ldr	r2, [pc, #212]	@ (8013994 <RCC_SetFlashLatency+0xec>)
 80138c0:	f107 031c 	add.w	r3, r7, #28
 80138c4:	ca07      	ldmia	r2, {r0, r1, r2}
 80138c6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 80138ca:	4b33      	ldr	r3, [pc, #204]	@ (8013998 <RCC_SetFlashLatency+0xf0>)
 80138cc:	f107 040c 	add.w	r4, r7, #12
 80138d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80138d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80138d6:	2300      	movs	r3, #0
 80138d8:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80138da:	683b      	ldr	r3, [r7, #0]
 80138dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80138e0:	d11a      	bne.n	8013918 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80138e2:	2300      	movs	r3, #0
 80138e4:	643b      	str	r3, [r7, #64]	@ 0x40
 80138e6:	e013      	b.n	8013910 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80138e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138ea:	009b      	lsls	r3, r3, #2
 80138ec:	3348      	adds	r3, #72	@ 0x48
 80138ee:	443b      	add	r3, r7
 80138f0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80138f4:	687a      	ldr	r2, [r7, #4]
 80138f6:	429a      	cmp	r2, r3
 80138f8:	d807      	bhi.n	801390a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80138fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80138fc:	009b      	lsls	r3, r3, #2
 80138fe:	3348      	adds	r3, #72	@ 0x48
 8013900:	443b      	add	r3, r7
 8013902:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8013906:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8013908:	e020      	b.n	801394c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 801390a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801390c:	3301      	adds	r3, #1
 801390e:	643b      	str	r3, [r7, #64]	@ 0x40
 8013910:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013912:	2b03      	cmp	r3, #3
 8013914:	d9e8      	bls.n	80138e8 <RCC_SetFlashLatency+0x40>
 8013916:	e019      	b.n	801394c <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8013918:	2300      	movs	r3, #0
 801391a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801391c:	e013      	b.n	8013946 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 801391e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013920:	009b      	lsls	r3, r3, #2
 8013922:	3348      	adds	r3, #72	@ 0x48
 8013924:	443b      	add	r3, r7
 8013926:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 801392a:	687a      	ldr	r2, [r7, #4]
 801392c:	429a      	cmp	r2, r3
 801392e:	d807      	bhi.n	8013940 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8013930:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013932:	009b      	lsls	r3, r3, #2
 8013934:	3348      	adds	r3, #72	@ 0x48
 8013936:	443b      	add	r3, r7
 8013938:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 801393c:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 801393e:	e005      	b.n	801394c <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8013940:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013942:	3301      	adds	r3, #1
 8013944:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013948:	2b02      	cmp	r3, #2
 801394a:	d9e8      	bls.n	801391e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 801394c:	4b13      	ldr	r3, [pc, #76]	@ (801399c <RCC_SetFlashLatency+0xf4>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	f023 0207 	bic.w	r2, r3, #7
 8013954:	4911      	ldr	r1, [pc, #68]	@ (801399c <RCC_SetFlashLatency+0xf4>)
 8013956:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013958:	4313      	orrs	r3, r2
 801395a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801395c:	f7fc fcea 	bl	8010334 <HAL_GetTick>
 8013960:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8013962:	e008      	b.n	8013976 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8013964:	f7fc fce6 	bl	8010334 <HAL_GetTick>
 8013968:	4602      	mov	r2, r0
 801396a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801396c:	1ad3      	subs	r3, r2, r3
 801396e:	2b02      	cmp	r3, #2
 8013970:	d901      	bls.n	8013976 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8013972:	2303      	movs	r3, #3
 8013974:	e007      	b.n	8013986 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8013976:	4b09      	ldr	r3, [pc, #36]	@ (801399c <RCC_SetFlashLatency+0xf4>)
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	f003 0307 	and.w	r3, r3, #7
 801397e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013980:	429a      	cmp	r2, r3
 8013982:	d1ef      	bne.n	8013964 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8013984:	2300      	movs	r3, #0
}
 8013986:	4618      	mov	r0, r3
 8013988:	374c      	adds	r7, #76	@ 0x4c
 801398a:	46bd      	mov	sp, r7
 801398c:	bd90      	pop	{r4, r7, pc}
 801398e:	bf00      	nop
 8013990:	08020850 	.word	0x08020850
 8013994:	08020860 	.word	0x08020860
 8013998:	0802086c 	.word	0x0802086c
 801399c:	58004000 	.word	0x58004000

080139a0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80139a0:	b480      	push	{r7}
 80139a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80139a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80139a8:	681b      	ldr	r3, [r3, #0]
 80139aa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80139ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80139b2:	d101      	bne.n	80139b8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80139b4:	2301      	movs	r3, #1
 80139b6:	e000      	b.n	80139ba <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80139b8:	2300      	movs	r3, #0
}
 80139ba:	4618      	mov	r0, r3
 80139bc:	46bd      	mov	sp, r7
 80139be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139c2:	4770      	bx	lr

080139c4 <LL_RCC_HSE_IsReady>:
{
 80139c4:	b480      	push	{r7}
 80139c6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80139c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80139d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80139d6:	d101      	bne.n	80139dc <LL_RCC_HSE_IsReady+0x18>
 80139d8:	2301      	movs	r3, #1
 80139da:	e000      	b.n	80139de <LL_RCC_HSE_IsReady+0x1a>
 80139dc:	2300      	movs	r3, #0
}
 80139de:	4618      	mov	r0, r3
 80139e0:	46bd      	mov	sp, r7
 80139e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80139e6:	4770      	bx	lr

080139e8 <LL_RCC_HSI_IsReady>:
{
 80139e8:	b480      	push	{r7}
 80139ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80139ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80139f0:	681b      	ldr	r3, [r3, #0]
 80139f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80139f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80139fa:	d101      	bne.n	8013a00 <LL_RCC_HSI_IsReady+0x18>
 80139fc:	2301      	movs	r3, #1
 80139fe:	e000      	b.n	8013a02 <LL_RCC_HSI_IsReady+0x1a>
 8013a00:	2300      	movs	r3, #0
}
 8013a02:	4618      	mov	r0, r3
 8013a04:	46bd      	mov	sp, r7
 8013a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a0a:	4770      	bx	lr

08013a0c <LL_RCC_HSI48_IsReady>:
{
 8013a0c:	b480      	push	{r7}
 8013a0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8013a10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013a14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8013a18:	f003 0302 	and.w	r3, r3, #2
 8013a1c:	2b02      	cmp	r3, #2
 8013a1e:	d101      	bne.n	8013a24 <LL_RCC_HSI48_IsReady+0x18>
 8013a20:	2301      	movs	r3, #1
 8013a22:	e000      	b.n	8013a26 <LL_RCC_HSI48_IsReady+0x1a>
 8013a24:	2300      	movs	r3, #0
}
 8013a26:	4618      	mov	r0, r3
 8013a28:	46bd      	mov	sp, r7
 8013a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a2e:	4770      	bx	lr

08013a30 <LL_RCC_LSE_IsEnabled>:
{
 8013a30:	b480      	push	{r7}
 8013a32:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8013a34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a3c:	f003 0301 	and.w	r3, r3, #1
 8013a40:	2b01      	cmp	r3, #1
 8013a42:	d101      	bne.n	8013a48 <LL_RCC_LSE_IsEnabled+0x18>
 8013a44:	2301      	movs	r3, #1
 8013a46:	e000      	b.n	8013a4a <LL_RCC_LSE_IsEnabled+0x1a>
 8013a48:	2300      	movs	r3, #0
}
 8013a4a:	4618      	mov	r0, r3
 8013a4c:	46bd      	mov	sp, r7
 8013a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a52:	4770      	bx	lr

08013a54 <LL_RCC_LSE_IsReady>:
{
 8013a54:	b480      	push	{r7}
 8013a56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8013a58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a60:	f003 0302 	and.w	r3, r3, #2
 8013a64:	2b02      	cmp	r3, #2
 8013a66:	d101      	bne.n	8013a6c <LL_RCC_LSE_IsReady+0x18>
 8013a68:	2301      	movs	r3, #1
 8013a6a:	e000      	b.n	8013a6e <LL_RCC_LSE_IsReady+0x1a>
 8013a6c:	2300      	movs	r3, #0
}
 8013a6e:	4618      	mov	r0, r3
 8013a70:	46bd      	mov	sp, r7
 8013a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a76:	4770      	bx	lr

08013a78 <LL_RCC_LSI1_IsReady>:
{
 8013a78:	b480      	push	{r7}
 8013a7a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8013a7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013a80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013a84:	f003 0302 	and.w	r3, r3, #2
 8013a88:	2b02      	cmp	r3, #2
 8013a8a:	d101      	bne.n	8013a90 <LL_RCC_LSI1_IsReady+0x18>
 8013a8c:	2301      	movs	r3, #1
 8013a8e:	e000      	b.n	8013a92 <LL_RCC_LSI1_IsReady+0x1a>
 8013a90:	2300      	movs	r3, #0
}
 8013a92:	4618      	mov	r0, r3
 8013a94:	46bd      	mov	sp, r7
 8013a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a9a:	4770      	bx	lr

08013a9c <LL_RCC_LSI2_IsReady>:
{
 8013a9c:	b480      	push	{r7}
 8013a9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8013aa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013aa4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013aa8:	f003 0308 	and.w	r3, r3, #8
 8013aac:	2b08      	cmp	r3, #8
 8013aae:	d101      	bne.n	8013ab4 <LL_RCC_LSI2_IsReady+0x18>
 8013ab0:	2301      	movs	r3, #1
 8013ab2:	e000      	b.n	8013ab6 <LL_RCC_LSI2_IsReady+0x1a>
 8013ab4:	2300      	movs	r3, #0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	46bd      	mov	sp, r7
 8013aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013abe:	4770      	bx	lr

08013ac0 <LL_RCC_MSI_IsReady>:
{
 8013ac0:	b480      	push	{r7}
 8013ac2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8013ac4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013ac8:	681b      	ldr	r3, [r3, #0]
 8013aca:	f003 0302 	and.w	r3, r3, #2
 8013ace:	2b02      	cmp	r3, #2
 8013ad0:	d101      	bne.n	8013ad6 <LL_RCC_MSI_IsReady+0x16>
 8013ad2:	2301      	movs	r3, #1
 8013ad4:	e000      	b.n	8013ad8 <LL_RCC_MSI_IsReady+0x18>
 8013ad6:	2300      	movs	r3, #0
}
 8013ad8:	4618      	mov	r0, r3
 8013ada:	46bd      	mov	sp, r7
 8013adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ae0:	4770      	bx	lr

08013ae2 <LL_RCC_MSI_GetRange>:
{
 8013ae2:	b480      	push	{r7}
 8013ae4:	b083      	sub	sp, #12
 8013ae6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8013ae8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013aec:	681b      	ldr	r3, [r3, #0]
 8013aee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013af2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	2bb0      	cmp	r3, #176	@ 0xb0
 8013af8:	d901      	bls.n	8013afe <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8013afa:	23b0      	movs	r3, #176	@ 0xb0
 8013afc:	607b      	str	r3, [r7, #4]
  return msiRange;
 8013afe:	687b      	ldr	r3, [r7, #4]
}
 8013b00:	4618      	mov	r0, r3
 8013b02:	370c      	adds	r7, #12
 8013b04:	46bd      	mov	sp, r7
 8013b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b0a:	4770      	bx	lr

08013b0c <LL_RCC_SetRFWKPClockSource>:
{
 8013b0c:	b480      	push	{r7}
 8013b0e:	b083      	sub	sp, #12
 8013b10:	af00      	add	r7, sp, #0
 8013b12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8013b14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013b18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013b1c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8013b20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013b24:	687b      	ldr	r3, [r7, #4]
 8013b26:	4313      	orrs	r3, r2
 8013b28:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8013b2c:	bf00      	nop
 8013b2e:	370c      	adds	r7, #12
 8013b30:	46bd      	mov	sp, r7
 8013b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b36:	4770      	bx	lr

08013b38 <LL_RCC_GetRFWKPClockSource>:
{
 8013b38:	b480      	push	{r7}
 8013b3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL));
 8013b3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8013b44:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8013b48:	4618      	mov	r0, r3
 8013b4a:	46bd      	mov	sp, r7
 8013b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b50:	4770      	bx	lr

08013b52 <LL_RCC_GetAHBPrescaler>:
{
 8013b52:	b480      	push	{r7}
 8013b54:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8013b56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013b5a:	689b      	ldr	r3, [r3, #8]
 8013b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8013b60:	4618      	mov	r0, r3
 8013b62:	46bd      	mov	sp, r7
 8013b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b68:	4770      	bx	lr

08013b6a <LL_RCC_GetAPB1Prescaler>:
{
 8013b6a:	b480      	push	{r7}
 8013b6c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8013b6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013b72:	689b      	ldr	r3, [r3, #8]
 8013b74:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8013b78:	4618      	mov	r0, r3
 8013b7a:	46bd      	mov	sp, r7
 8013b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b80:	4770      	bx	lr

08013b82 <LL_RCC_GetAPB2Prescaler>:
{
 8013b82:	b480      	push	{r7}
 8013b84:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8013b86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013b8a:	689b      	ldr	r3, [r3, #8]
 8013b8c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8013b90:	4618      	mov	r0, r3
 8013b92:	46bd      	mov	sp, r7
 8013b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b98:	4770      	bx	lr

08013b9a <LL_RCC_SetSMPSClockSource>:
{
 8013b9a:	b480      	push	{r7}
 8013b9c:	b083      	sub	sp, #12
 8013b9e:	af00      	add	r7, sp, #0
 8013ba0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8013ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013ba8:	f023 0203 	bic.w	r2, r3, #3
 8013bac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013bb0:	687b      	ldr	r3, [r7, #4]
 8013bb2:	4313      	orrs	r3, r2
 8013bb4:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8013bb6:	bf00      	nop
 8013bb8:	370c      	adds	r7, #12
 8013bba:	46bd      	mov	sp, r7
 8013bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bc0:	4770      	bx	lr

08013bc2 <LL_RCC_GetSMPSClockSource>:
{
 8013bc2:	b480      	push	{r7}
 8013bc4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS));
 8013bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013bca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013bcc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	46bd      	mov	sp, r7
 8013bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bd8:	4770      	bx	lr

08013bda <LL_RCC_SetSMPSPrescaler>:
{
 8013bda:	b480      	push	{r7}
 8013bdc:	b083      	sub	sp, #12
 8013bde:	af00      	add	r7, sp, #0
 8013be0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8013be2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013be8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8013bec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013bf0:	687b      	ldr	r3, [r7, #4]
 8013bf2:	4313      	orrs	r3, r2
 8013bf4:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8013bf6:	bf00      	nop
 8013bf8:	370c      	adds	r7, #12
 8013bfa:	46bd      	mov	sp, r7
 8013bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c00:	4770      	bx	lr

08013c02 <LL_RCC_GetSMPSPrescaler>:
{
 8013c02:	b480      	push	{r7}
 8013c04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV));
 8013c06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013c0c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
}
 8013c10:	4618      	mov	r0, r3
 8013c12:	46bd      	mov	sp, r7
 8013c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c18:	4770      	bx	lr

08013c1a <LL_RCC_SetUSARTClockSource>:
{
 8013c1a:	b480      	push	{r7}
 8013c1c:	b083      	sub	sp, #12
 8013c1e:	af00      	add	r7, sp, #0
 8013c20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8013c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013c2a:	f023 0203 	bic.w	r2, r3, #3
 8013c2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	4313      	orrs	r3, r2
 8013c36:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013c3a:	bf00      	nop
 8013c3c:	370c      	adds	r7, #12
 8013c3e:	46bd      	mov	sp, r7
 8013c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c44:	4770      	bx	lr

08013c46 <LL_RCC_SetLPUARTClockSource>:
{
 8013c46:	b480      	push	{r7}
 8013c48:	b083      	sub	sp, #12
 8013c4a:	af00      	add	r7, sp, #0
 8013c4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8013c4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013c56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8013c5a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	4313      	orrs	r3, r2
 8013c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013c66:	bf00      	nop
 8013c68:	370c      	adds	r7, #12
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c70:	4770      	bx	lr

08013c72 <LL_RCC_SetI2CClockSource>:
{
 8013c72:	b480      	push	{r7}
 8013c74:	b083      	sub	sp, #12
 8013c76:	af00      	add	r7, sp, #0
 8013c78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8013c7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013c7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013c82:	687b      	ldr	r3, [r7, #4]
 8013c84:	091b      	lsrs	r3, r3, #4
 8013c86:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8013c8a:	43db      	mvns	r3, r3
 8013c8c:	401a      	ands	r2, r3
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	011b      	lsls	r3, r3, #4
 8013c92:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8013c96:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013c9a:	4313      	orrs	r3, r2
 8013c9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013ca0:	bf00      	nop
 8013ca2:	370c      	adds	r7, #12
 8013ca4:	46bd      	mov	sp, r7
 8013ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013caa:	4770      	bx	lr

08013cac <LL_RCC_SetLPTIMClockSource>:
{
 8013cac:	b480      	push	{r7}
 8013cae:	b083      	sub	sp, #12
 8013cb0:	af00      	add	r7, sp, #0
 8013cb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8013cb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013cb8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	0c1b      	lsrs	r3, r3, #16
 8013cc0:	041b      	lsls	r3, r3, #16
 8013cc2:	43db      	mvns	r3, r3
 8013cc4:	401a      	ands	r2, r3
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	041b      	lsls	r3, r3, #16
 8013cca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013cce:	4313      	orrs	r3, r2
 8013cd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013cd4:	bf00      	nop
 8013cd6:	370c      	adds	r7, #12
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cde:	4770      	bx	lr

08013ce0 <LL_RCC_SetSAIClockSource>:
{
 8013ce0:	b480      	push	{r7}
 8013ce2:	b083      	sub	sp, #12
 8013ce4:	af00      	add	r7, sp, #0
 8013ce6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8013ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013cf0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8013cf4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	4313      	orrs	r3, r2
 8013cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013d00:	bf00      	nop
 8013d02:	370c      	adds	r7, #12
 8013d04:	46bd      	mov	sp, r7
 8013d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d0a:	4770      	bx	lr

08013d0c <LL_RCC_SetRNGClockSource>:
{
 8013d0c:	b480      	push	{r7}
 8013d0e:	b083      	sub	sp, #12
 8013d10:	af00      	add	r7, sp, #0
 8013d12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8013d14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013d1c:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8013d20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013d24:	687b      	ldr	r3, [r7, #4]
 8013d26:	4313      	orrs	r3, r2
 8013d28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013d2c:	bf00      	nop
 8013d2e:	370c      	adds	r7, #12
 8013d30:	46bd      	mov	sp, r7
 8013d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d36:	4770      	bx	lr

08013d38 <LL_RCC_SetCLK48ClockSource>:
{
 8013d38:	b480      	push	{r7}
 8013d3a:	b083      	sub	sp, #12
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8013d40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013d48:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8013d4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	4313      	orrs	r3, r2
 8013d54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013d58:	bf00      	nop
 8013d5a:	370c      	adds	r7, #12
 8013d5c:	46bd      	mov	sp, r7
 8013d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d62:	4770      	bx	lr

08013d64 <LL_RCC_SetUSBClockSource>:
{
 8013d64:	b580      	push	{r7, lr}
 8013d66:	b082      	sub	sp, #8
 8013d68:	af00      	add	r7, sp, #0
 8013d6a:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8013d6c:	6878      	ldr	r0, [r7, #4]
 8013d6e:	f7ff ffe3 	bl	8013d38 <LL_RCC_SetCLK48ClockSource>
}
 8013d72:	bf00      	nop
 8013d74:	3708      	adds	r7, #8
 8013d76:	46bd      	mov	sp, r7
 8013d78:	bd80      	pop	{r7, pc}

08013d7a <LL_RCC_SetADCClockSource>:
{
 8013d7a:	b480      	push	{r7}
 8013d7c:	b083      	sub	sp, #12
 8013d7e:	af00      	add	r7, sp, #0
 8013d80:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8013d82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8013d8a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8013d8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013d92:	687b      	ldr	r3, [r7, #4]
 8013d94:	4313      	orrs	r3, r2
 8013d96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8013d9a:	bf00      	nop
 8013d9c:	370c      	adds	r7, #12
 8013d9e:	46bd      	mov	sp, r7
 8013da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013da4:	4770      	bx	lr

08013da6 <LL_RCC_GetUSARTClockSource>:
{
 8013da6:	b480      	push	{r7}
 8013da8:	b083      	sub	sp, #12
 8013daa:	af00      	add	r7, sp, #0
 8013dac:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8013dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013db2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	4013      	ands	r3, r2
}
 8013dba:	4618      	mov	r0, r3
 8013dbc:	370c      	adds	r7, #12
 8013dbe:	46bd      	mov	sp, r7
 8013dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dc4:	4770      	bx	lr

08013dc6 <LL_RCC_GetLPUARTClockSource>:
{
 8013dc6:	b480      	push	{r7}
 8013dc8:	b083      	sub	sp, #12
 8013dca:	af00      	add	r7, sp, #0
 8013dcc:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8013dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013dd2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013dd6:	687b      	ldr	r3, [r7, #4]
 8013dd8:	4013      	ands	r3, r2
}
 8013dda:	4618      	mov	r0, r3
 8013ddc:	370c      	adds	r7, #12
 8013dde:	46bd      	mov	sp, r7
 8013de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de4:	4770      	bx	lr

08013de6 <LL_RCC_GetI2CClockSource>:
{
 8013de6:	b480      	push	{r7}
 8013de8:	b083      	sub	sp, #12
 8013dea:	af00      	add	r7, sp, #0
 8013dec:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
 8013dee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013df2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	4013      	ands	r3, r2
 8013dfa:	091a      	lsrs	r2, r3, #4
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	011b      	lsls	r3, r3, #4
 8013e00:	4313      	orrs	r3, r2
}
 8013e02:	4618      	mov	r0, r3
 8013e04:	370c      	adds	r7, #12
 8013e06:	46bd      	mov	sp, r7
 8013e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e0c:	4770      	bx	lr

08013e0e <LL_RCC_GetLPTIMClockSource>:
{
 8013e0e:	b480      	push	{r7}
 8013e10:	b083      	sub	sp, #12
 8013e12:	af00      	add	r7, sp, #0
 8013e14:	6078      	str	r0, [r7, #4]
  return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
 8013e16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e1a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	4013      	ands	r3, r2
 8013e22:	0c1a      	lsrs	r2, r3, #16
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	4313      	orrs	r3, r2
}
 8013e28:	4618      	mov	r0, r3
 8013e2a:	370c      	adds	r7, #12
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e32:	4770      	bx	lr

08013e34 <LL_RCC_GetSAIClockSource>:
{
 8013e34:	b480      	push	{r7}
 8013e36:	b083      	sub	sp, #12
 8013e38:	af00      	add	r7, sp, #0
 8013e3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx));
 8013e3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e40:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013e44:	687b      	ldr	r3, [r7, #4]
 8013e46:	4013      	ands	r3, r2
}
 8013e48:	4618      	mov	r0, r3
 8013e4a:	370c      	adds	r7, #12
 8013e4c:	46bd      	mov	sp, r7
 8013e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e52:	4770      	bx	lr

08013e54 <LL_RCC_GetRNGClockSource>:
{
 8013e54:	b480      	push	{r7}
 8013e56:	b083      	sub	sp, #12
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
 8013e5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e60:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	4013      	ands	r3, r2
}
 8013e68:	4618      	mov	r0, r3
 8013e6a:	370c      	adds	r7, #12
 8013e6c:	46bd      	mov	sp, r7
 8013e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e72:	4770      	bx	lr

08013e74 <LL_RCC_GetCLK48ClockSource>:
{
 8013e74:	b480      	push	{r7}
 8013e76:	b083      	sub	sp, #12
 8013e78:	af00      	add	r7, sp, #0
 8013e7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x));
 8013e7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013e80:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013e84:	687b      	ldr	r3, [r7, #4]
 8013e86:	4013      	ands	r3, r2
}
 8013e88:	4618      	mov	r0, r3
 8013e8a:	370c      	adds	r7, #12
 8013e8c:	46bd      	mov	sp, r7
 8013e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e92:	4770      	bx	lr

08013e94 <LL_RCC_GetUSBClockSource>:
{
 8013e94:	b580      	push	{r7, lr}
 8013e96:	b082      	sub	sp, #8
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetCLK48ClockSource(USBx);
 8013e9c:	6878      	ldr	r0, [r7, #4]
 8013e9e:	f7ff ffe9 	bl	8013e74 <LL_RCC_GetCLK48ClockSource>
 8013ea2:	4603      	mov	r3, r0
}
 8013ea4:	4618      	mov	r0, r3
 8013ea6:	3708      	adds	r7, #8
 8013ea8:	46bd      	mov	sp, r7
 8013eaa:	bd80      	pop	{r7, pc}

08013eac <LL_RCC_GetADCClockSource>:
{
 8013eac:	b480      	push	{r7}
 8013eae:	b083      	sub	sp, #12
 8013eb0:	af00      	add	r7, sp, #0
 8013eb2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
 8013eb4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013eb8:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	4013      	ands	r3, r2
}
 8013ec0:	4618      	mov	r0, r3
 8013ec2:	370c      	adds	r7, #12
 8013ec4:	46bd      	mov	sp, r7
 8013ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eca:	4770      	bx	lr

08013ecc <LL_RCC_SetRTCClockSource>:
{
 8013ecc:	b480      	push	{r7}
 8013ece:	b083      	sub	sp, #12
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8013ed4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013edc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8013ee0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	4313      	orrs	r3, r2
 8013ee8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8013eec:	bf00      	nop
 8013eee:	370c      	adds	r7, #12
 8013ef0:	46bd      	mov	sp, r7
 8013ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef6:	4770      	bx	lr

08013ef8 <LL_RCC_GetRTCClockSource>:
{
 8013ef8:	b480      	push	{r7}
 8013efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8013efc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013f04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8013f08:	4618      	mov	r0, r3
 8013f0a:	46bd      	mov	sp, r7
 8013f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f10:	4770      	bx	lr

08013f12 <LL_RCC_ForceBackupDomainReset>:
{
 8013f12:	b480      	push	{r7}
 8013f14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8013f16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013f1e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013f22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8013f26:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8013f2a:	bf00      	nop
 8013f2c:	46bd      	mov	sp, r7
 8013f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f32:	4770      	bx	lr

08013f34 <LL_RCC_ReleaseBackupDomainReset>:
{
 8013f34:	b480      	push	{r7}
 8013f36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8013f38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013f40:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013f44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8013f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8013f4c:	bf00      	nop
 8013f4e:	46bd      	mov	sp, r7
 8013f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f54:	4770      	bx	lr

08013f56 <LL_RCC_PLL_IsReady>:
{
 8013f56:	b480      	push	{r7}
 8013f58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8013f5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8013f64:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8013f68:	d101      	bne.n	8013f6e <LL_RCC_PLL_IsReady+0x18>
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	e000      	b.n	8013f70 <LL_RCC_PLL_IsReady+0x1a>
 8013f6e:	2300      	movs	r3, #0
}
 8013f70:	4618      	mov	r0, r3
 8013f72:	46bd      	mov	sp, r7
 8013f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f78:	4770      	bx	lr

08013f7a <LL_RCC_PLL_GetN>:
{
 8013f7a:	b480      	push	{r7}
 8013f7c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8013f7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f82:	68db      	ldr	r3, [r3, #12]
 8013f84:	0a1b      	lsrs	r3, r3, #8
 8013f86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	46bd      	mov	sp, r7
 8013f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f92:	4770      	bx	lr

08013f94 <LL_RCC_PLL_GetP>:
{
 8013f94:	b480      	push	{r7}
 8013f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8013f98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013f9c:	68db      	ldr	r3, [r3, #12]
 8013f9e:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	46bd      	mov	sp, r7
 8013fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013faa:	4770      	bx	lr

08013fac <LL_RCC_PLL_GetQ>:
{
 8013fac:	b480      	push	{r7}
 8013fae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
 8013fb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013fb4:	68db      	ldr	r3, [r3, #12]
 8013fb6:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 8013fba:	4618      	mov	r0, r3
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc2:	4770      	bx	lr

08013fc4 <LL_RCC_PLL_GetDivider>:
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8013fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013fcc:	68db      	ldr	r3, [r3, #12]
 8013fce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8013fd2:	4618      	mov	r0, r3
 8013fd4:	46bd      	mov	sp, r7
 8013fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fda:	4770      	bx	lr

08013fdc <LL_RCC_PLLSAI1_Enable>:
{
 8013fdc:	b480      	push	{r7}
 8013fde:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8013fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8013fe4:	681b      	ldr	r3, [r3, #0]
 8013fe6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8013fea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8013fee:	6013      	str	r3, [r2, #0]
}
 8013ff0:	bf00      	nop
 8013ff2:	46bd      	mov	sp, r7
 8013ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff8:	4770      	bx	lr

08013ffa <LL_RCC_PLLSAI1_Disable>:
{
 8013ffa:	b480      	push	{r7}
 8013ffc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8013ffe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8014008:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 801400c:	6013      	str	r3, [r2, #0]
}
 801400e:	bf00      	nop
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr

08014018 <LL_RCC_PLLSAI1_IsReady>:
{
 8014018:	b480      	push	{r7}
 801401a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 801401c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014020:	681b      	ldr	r3, [r3, #0]
 8014022:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8014026:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801402a:	d101      	bne.n	8014030 <LL_RCC_PLLSAI1_IsReady+0x18>
 801402c:	2301      	movs	r3, #1
 801402e:	e000      	b.n	8014032 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8014030:	2300      	movs	r3, #0
}
 8014032:	4618      	mov	r0, r3
 8014034:	46bd      	mov	sp, r7
 8014036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801403a:	4770      	bx	lr

0801403c <LL_RCC_PLLSAI1_GetN>:
{
 801403c:	b480      	push	{r7}
 801403e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos);
 8014040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014044:	691b      	ldr	r3, [r3, #16]
 8014046:	0a1b      	lsrs	r3, r3, #8
 8014048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 801404c:	4618      	mov	r0, r3
 801404e:	46bd      	mov	sp, r7
 8014050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014054:	4770      	bx	lr

08014056 <LL_RCC_PLLSAI1_GetP>:
{
 8014056:	b480      	push	{r7}
 8014058:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP));
 801405a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801405e:	691b      	ldr	r3, [r3, #16]
 8014060:	f403 1378 	and.w	r3, r3, #4063232	@ 0x3e0000
}
 8014064:	4618      	mov	r0, r3
 8014066:	46bd      	mov	sp, r7
 8014068:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406c:	4770      	bx	lr

0801406e <LL_RCC_PLLSAI1_GetQ>:
{
 801406e:	b480      	push	{r7}
 8014070:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ));
 8014072:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014076:	691b      	ldr	r3, [r3, #16]
 8014078:	f003 6360 	and.w	r3, r3, #234881024	@ 0xe000000
}
 801407c:	4618      	mov	r0, r3
 801407e:	46bd      	mov	sp, r7
 8014080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014084:	4770      	bx	lr

08014086 <LL_RCC_PLLSAI1_GetR>:
{
 8014086:	b480      	push	{r7}
 8014088:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR));
 801408a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801408e:	691b      	ldr	r3, [r3, #16]
 8014090:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8014094:	4618      	mov	r0, r3
 8014096:	46bd      	mov	sp, r7
 8014098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801409c:	4770      	bx	lr

0801409e <LL_RCC_PLL_GetMainSource>:
{
 801409e:	b480      	push	{r7}
 80140a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80140a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80140a6:	68db      	ldr	r3, [r3, #12]
 80140a8:	f003 0303 	and.w	r3, r3, #3
}
 80140ac:	4618      	mov	r0, r3
 80140ae:	46bd      	mov	sp, r7
 80140b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140b4:	4770      	bx	lr

080140b6 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80140b6:	b580      	push	{r7, lr}
 80140b8:	b088      	sub	sp, #32
 80140ba:	af00      	add	r7, sp, #0
 80140bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80140be:	2300      	movs	r3, #0
 80140c0:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80140c2:	2300      	movs	r3, #0
 80140c4:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	681b      	ldr	r3, [r3, #0]
 80140ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80140ce:	2b00      	cmp	r3, #0
 80140d0:	d034      	beq.n	801413c <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80140d6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80140da:	d021      	beq.n	8014120 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80140dc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80140e0:	d81b      	bhi.n	801411a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80140e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80140e6:	d01d      	beq.n	8014124 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80140e8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80140ec:	d815      	bhi.n	801411a <HAL_RCCEx_PeriphCLKConfig+0x64>
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d00b      	beq.n	801410a <HAL_RCCEx_PeriphCLKConfig+0x54>
 80140f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80140f6:	d110      	bne.n	801411a <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 80140f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80140fc:	68db      	ldr	r3, [r3, #12]
 80140fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8014102:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8014106:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8014108:	e00d      	b.n	8014126 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	3304      	adds	r3, #4
 801410e:	4618      	mov	r0, r3
 8014110:	f000 fd5d 	bl	8014bce <RCCEx_PLLSAI1_ConfigNP>
 8014114:	4603      	mov	r3, r0
 8014116:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8014118:	e005      	b.n	8014126 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 801411a:	2301      	movs	r3, #1
 801411c:	77fb      	strb	r3, [r7, #31]
        break;
 801411e:	e002      	b.n	8014126 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8014120:	bf00      	nop
 8014122:	e000      	b.n	8014126 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8014124:	bf00      	nop
    }

    if (ret == HAL_OK)
 8014126:	7ffb      	ldrb	r3, [r7, #31]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d105      	bne.n	8014138 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 801412c:	687b      	ldr	r3, [r7, #4]
 801412e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014130:	4618      	mov	r0, r3
 8014132:	f7ff fdd5 	bl	8013ce0 <LL_RCC_SetSAIClockSource>
 8014136:	e001      	b.n	801413c <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8014138:	7ffb      	ldrb	r3, [r7, #31]
 801413a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801413c:	687b      	ldr	r3, [r7, #4]
 801413e:	681b      	ldr	r3, [r3, #0]
 8014140:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8014144:	2b00      	cmp	r3, #0
 8014146:	d046      	beq.n	80141d6 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8014148:	f7ff fed6 	bl	8013ef8 <LL_RCC_GetRTCClockSource>
 801414c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014152:	69ba      	ldr	r2, [r7, #24]
 8014154:	429a      	cmp	r2, r3
 8014156:	d03c      	beq.n	80141d2 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8014158:	f7fe fa7a 	bl	8012650 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 801415c:	69bb      	ldr	r3, [r7, #24]
 801415e:	2b00      	cmp	r3, #0
 8014160:	d105      	bne.n	801416e <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014166:	4618      	mov	r0, r3
 8014168:	f7ff feb0 	bl	8013ecc <LL_RCC_SetRTCClockSource>
 801416c:	e02e      	b.n	80141cc <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 801416e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8014176:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8014178:	f7ff fecb 	bl	8013f12 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 801417c:	f7ff feda 	bl	8013f34 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8014180:	697b      	ldr	r3, [r7, #20]
 8014182:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8014186:	687b      	ldr	r3, [r7, #4]
 8014188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801418a:	4313      	orrs	r3, r2
 801418c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 801418e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8014192:	697b      	ldr	r3, [r7, #20]
 8014194:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8014198:	f7ff fc4a 	bl	8013a30 <LL_RCC_LSE_IsEnabled>
 801419c:	4603      	mov	r3, r0
 801419e:	2b01      	cmp	r3, #1
 80141a0:	d114      	bne.n	80141cc <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80141a2:	f7fc f8c7 	bl	8010334 <HAL_GetTick>
 80141a6:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80141a8:	e00b      	b.n	80141c2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80141aa:	f7fc f8c3 	bl	8010334 <HAL_GetTick>
 80141ae:	4602      	mov	r2, r0
 80141b0:	693b      	ldr	r3, [r7, #16]
 80141b2:	1ad3      	subs	r3, r2, r3
 80141b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80141b8:	4293      	cmp	r3, r2
 80141ba:	d902      	bls.n	80141c2 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 80141bc:	2303      	movs	r3, #3
 80141be:	77fb      	strb	r3, [r7, #31]
              break;
 80141c0:	e004      	b.n	80141cc <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 80141c2:	f7ff fc47 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80141c6:	4603      	mov	r3, r0
 80141c8:	2b01      	cmp	r3, #1
 80141ca:	d1ee      	bne.n	80141aa <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 80141cc:	7ffb      	ldrb	r3, [r7, #31]
 80141ce:	77bb      	strb	r3, [r7, #30]
 80141d0:	e001      	b.n	80141d6 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80141d2:	7ffb      	ldrb	r3, [r7, #31]
 80141d4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80141d6:	687b      	ldr	r3, [r7, #4]
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	f003 0301 	and.w	r3, r3, #1
 80141de:	2b00      	cmp	r3, #0
 80141e0:	d004      	beq.n	80141ec <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80141e2:	687b      	ldr	r3, [r7, #4]
 80141e4:	699b      	ldr	r3, [r3, #24]
 80141e6:	4618      	mov	r0, r3
 80141e8:	f7ff fd17 	bl	8013c1a <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80141ec:	687b      	ldr	r3, [r7, #4]
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	f003 0302 	and.w	r3, r3, #2
 80141f4:	2b00      	cmp	r3, #0
 80141f6:	d004      	beq.n	8014202 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80141f8:	687b      	ldr	r3, [r7, #4]
 80141fa:	69db      	ldr	r3, [r3, #28]
 80141fc:	4618      	mov	r0, r3
 80141fe:	f7ff fd22 	bl	8013c46 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8014202:	687b      	ldr	r3, [r7, #4]
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	f003 0310 	and.w	r3, r3, #16
 801420a:	2b00      	cmp	r3, #0
 801420c:	d004      	beq.n	8014218 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014212:	4618      	mov	r0, r3
 8014214:	f7ff fd4a 	bl	8013cac <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8014218:	687b      	ldr	r3, [r7, #4]
 801421a:	681b      	ldr	r3, [r3, #0]
 801421c:	f003 0320 	and.w	r3, r3, #32
 8014220:	2b00      	cmp	r3, #0
 8014222:	d004      	beq.n	801422e <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014228:	4618      	mov	r0, r3
 801422a:	f7ff fd3f 	bl	8013cac <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801422e:	687b      	ldr	r3, [r7, #4]
 8014230:	681b      	ldr	r3, [r3, #0]
 8014232:	f003 0304 	and.w	r3, r3, #4
 8014236:	2b00      	cmp	r3, #0
 8014238:	d004      	beq.n	8014244 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801423a:	687b      	ldr	r3, [r7, #4]
 801423c:	6a1b      	ldr	r3, [r3, #32]
 801423e:	4618      	mov	r0, r3
 8014240:	f7ff fd17 	bl	8013c72 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8014244:	687b      	ldr	r3, [r7, #4]
 8014246:	681b      	ldr	r3, [r3, #0]
 8014248:	f003 0308 	and.w	r3, r3, #8
 801424c:	2b00      	cmp	r3, #0
 801424e:	d004      	beq.n	801425a <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014254:	4618      	mov	r0, r3
 8014256:	f7ff fd0c 	bl	8013c72 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 801425a:	687b      	ldr	r3, [r7, #4]
 801425c:	681b      	ldr	r3, [r3, #0]
 801425e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014262:	2b00      	cmp	r3, #0
 8014264:	d022      	beq.n	80142ac <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8014266:	687b      	ldr	r3, [r7, #4]
 8014268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801426a:	4618      	mov	r0, r3
 801426c:	f7ff fd7a 	bl	8013d64 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8014270:	687b      	ldr	r3, [r7, #4]
 8014272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8014278:	d107      	bne.n	801428a <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 801427a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801427e:	68db      	ldr	r3, [r3, #12]
 8014280:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8014284:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014288:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 801428a:	687b      	ldr	r3, [r7, #4]
 801428c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801428e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014292:	d10b      	bne.n	80142ac <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	3304      	adds	r3, #4
 8014298:	4618      	mov	r0, r3
 801429a:	f000 fcf3 	bl	8014c84 <RCCEx_PLLSAI1_ConfigNQ>
 801429e:	4603      	mov	r3, r0
 80142a0:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80142a2:	7ffb      	ldrb	r3, [r7, #31]
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d001      	beq.n	80142ac <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 80142a8:	7ffb      	ldrb	r3, [r7, #31]
 80142aa:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	681b      	ldr	r3, [r3, #0]
 80142b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80142b4:	2b00      	cmp	r3, #0
 80142b6:	d02b      	beq.n	8014310 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80142b8:	687b      	ldr	r3, [r7, #4]
 80142ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80142c0:	d008      	beq.n	80142d4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80142ca:	d003      	beq.n	80142d4 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 80142cc:	687b      	ldr	r3, [r7, #4]
 80142ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d105      	bne.n	80142e0 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142d8:	4618      	mov	r0, r3
 80142da:	f7ff fd17 	bl	8013d0c <LL_RCC_SetRNGClockSource>
 80142de:	e00a      	b.n	80142f6 <HAL_RCCEx_PeriphCLKConfig+0x240>
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80142e8:	60fb      	str	r3, [r7, #12]
 80142ea:	2000      	movs	r0, #0
 80142ec:	f7ff fd0e 	bl	8013d0c <LL_RCC_SetRNGClockSource>
 80142f0:	68f8      	ldr	r0, [r7, #12]
 80142f2:	f7ff fd21 	bl	8013d38 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80142f6:	687b      	ldr	r3, [r7, #4]
 80142f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80142fa:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80142fe:	d107      	bne.n	8014310 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8014300:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014304:	68db      	ldr	r3, [r3, #12]
 8014306:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801430a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801430e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8014310:	687b      	ldr	r3, [r7, #4]
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8014318:	2b00      	cmp	r3, #0
 801431a:	d022      	beq.n	8014362 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014320:	4618      	mov	r0, r3
 8014322:	f7ff fd2a 	bl	8013d7a <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801432a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801432e:	d107      	bne.n	8014340 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8014330:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014334:	68db      	ldr	r3, [r3, #12]
 8014336:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 801433a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 801433e:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8014340:	687b      	ldr	r3, [r7, #4]
 8014342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014348:	d10b      	bne.n	8014362 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	3304      	adds	r3, #4
 801434e:	4618      	mov	r0, r3
 8014350:	f000 fcf3 	bl	8014d3a <RCCEx_PLLSAI1_ConfigNR>
 8014354:	4603      	mov	r3, r0
 8014356:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8014358:	7ffb      	ldrb	r3, [r7, #31]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d001      	beq.n	8014362 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 801435e:	7ffb      	ldrb	r3, [r7, #31]
 8014360:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801436a:	2b00      	cmp	r3, #0
 801436c:	d004      	beq.n	8014378 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 801436e:	687b      	ldr	r3, [r7, #4]
 8014370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014372:	4618      	mov	r0, r3
 8014374:	f7ff fbca 	bl	8013b0c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014380:	2b00      	cmp	r3, #0
 8014382:	d009      	beq.n	8014398 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8014384:	687b      	ldr	r3, [r7, #4]
 8014386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8014388:	4618      	mov	r0, r3
 801438a:	f7ff fc26 	bl	8013bda <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 801438e:	687b      	ldr	r3, [r7, #4]
 8014390:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8014392:	4618      	mov	r0, r3
 8014394:	f7ff fc01 	bl	8013b9a <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8014398:	7fbb      	ldrb	r3, [r7, #30]
}
 801439a:	4618      	mov	r0, r3
 801439c:	3720      	adds	r7, #32
 801439e:	46bd      	mov	sp, r7
 80143a0:	bd80      	pop	{r7, pc}
	...

080143a4 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_RFWAKEUP  RFWKP peripheral clock
  *            @arg @ref RCC_PERIPHCLK_SMPS  SMPS peripheral clock
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80143a4:	b590      	push	{r4, r7, lr}
 80143a6:	b093      	sub	sp, #76	@ 0x4c
 80143a8:	af00      	add	r7, sp, #0
 80143aa:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80143ac:	2300      	movs	r3, #0
 80143ae:	647b      	str	r3, [r7, #68]	@ 0x44

#if defined(RCC_SMPS_SUPPORT)
  uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos);
 80143b0:	f7ff fc27 	bl	8013c02 <LL_RCC_GetSMPSPrescaler>
 80143b4:	4603      	mov	r3, r0
 80143b6:	091b      	lsrs	r3, r3, #4
 80143b8:	643b      	str	r3, [r7, #64]	@ 0x40
#endif /* RCC_SMPS_SUPPORT */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80143ba:	687b      	ldr	r3, [r7, #4]
 80143bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80143c0:	d12d      	bne.n	801441e <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
  {
    uint32_t rtcClockSource = LL_RCC_GetRTCClockSource();
 80143c2:	f7ff fd99 	bl	8013ef8 <LL_RCC_GetRTCClockSource>
 80143c6:	6138      	str	r0, [r7, #16]

    if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */
 80143c8:	693b      	ldr	r3, [r7, #16]
 80143ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80143ce:	d109      	bne.n	80143e4 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80143d0:	f7ff fb40 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80143d4:	4603      	mov	r3, r0
 80143d6:	2b01      	cmp	r3, #1
 80143d8:	f040 83d2 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 80143dc:	f248 0306 	movw	r3, #32774	@ 0x8006
 80143e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80143e2:	e3cd      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */
 80143e4:	693b      	ldr	r3, [r7, #16]
 80143e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80143ea:	d110      	bne.n	801440e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 80143ec:	f7ff fb44 	bl	8013a78 <LL_RCC_LSI1_IsReady>
 80143f0:	60f8      	str	r0, [r7, #12]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 80143f2:	f7ff fb53 	bl	8013a9c <LL_RCC_LSI2_IsReady>
 80143f6:	60b8      	str	r0, [r7, #8]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	2b01      	cmp	r3, #1
 80143fc:	d003      	beq.n	8014406 <HAL_RCCEx_GetPeriphCLKFreq+0x62>
 80143fe:	68bb      	ldr	r3, [r7, #8]
 8014400:	2b01      	cmp	r3, #1
 8014402:	f040 83bd 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8014406:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801440a:	647b      	str	r3, [r7, #68]	@ 0x44
 801440c:	e3b8      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */
 801440e:	693b      	ldr	r3, [r7, #16]
 8014410:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014414:	f040 83b4 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 32U;
 8014418:	4bab      	ldr	r3, [pc, #684]	@ (80146c8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>)
 801441a:	647b      	str	r3, [r7, #68]	@ 0x44
 801441c:	e3b0      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(SAI1)
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	2b40      	cmp	r3, #64	@ 0x40
 8014422:	d130      	bne.n	8014486 <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
  {
    switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE))
 8014424:	f44f 0040 	mov.w	r0, #12582912	@ 0xc00000
 8014428:	f7ff fd04 	bl	8013e34 <LL_RCC_GetSAIClockSource>
 801442c:	4603      	mov	r3, r0
 801442e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014432:	d008      	beq.n	8014446 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8014434:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8014438:	d822      	bhi.n	8014480 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 801443a:	2b00      	cmp	r3, #0
 801443c:	d00c      	beq.n	8014458 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 801443e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8014442:	d013      	beq.n	801446c <HAL_RCCEx_GetPeriphCLKFreq+0xc8>
 8014444:	e01c      	b.n	8014480 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
    {
      case LL_RCC_SAI1_CLKSOURCE_HSI:        /* HSI clock used as SAI1 clock source */
        if (LL_RCC_HSI_IsReady() == 1U)
 8014446:	f7ff facf 	bl	80139e8 <LL_RCC_HSI_IsReady>
 801444a:	4603      	mov	r3, r0
 801444c:	2b01      	cmp	r3, #1
 801444e:	f040 8378 	bne.w	8014b42 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>
        {
          frequency = HSI_VALUE;
 8014452:	4b9e      	ldr	r3, [pc, #632]	@ (80146cc <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8014454:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8014456:	e374      	b.n	8014b42 <HAL_RCCEx_GetPeriphCLKFreq+0x79e>

      case LL_RCC_SAI1_CLKSOURCE_PLLSAI1:    /* PLLSAI1 clock used as SAI1 clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8014458:	f7ff fdde 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 801445c:	4603      	mov	r3, r0
 801445e:	2b01      	cmp	r3, #1
 8014460:	f040 8371 	bne.w	8014b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_P();
 8014464:	f000 fdc6 	bl	8014ff4 <RCC_PLLSAI1_GetFreqDomain_P>
 8014468:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 801446a:	e36c      	b.n	8014b46 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>

      case LL_RCC_SAI1_CLKSOURCE_PLL:        /* PLL clock used as SAI1 clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 801446c:	f7ff fd73 	bl	8013f56 <LL_RCC_PLL_IsReady>
 8014470:	4603      	mov	r3, r0
 8014472:	2b01      	cmp	r3, #1
 8014474:	f040 8369 	bne.w	8014b4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>
        {
          frequency = RCC_PLL_GetFreqDomain_P();
 8014478:	f000 fcba 	bl	8014df0 <RCC_PLL_GetFreqDomain_P>
 801447c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 801447e:	e364      	b.n	8014b4a <HAL_RCCEx_GetPeriphCLKFreq+0x7a6>

      default: /* External input clock used as SAI1 clock source */
        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8014480:	4b93      	ldr	r3, [pc, #588]	@ (80146d0 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8014482:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8014484:	e37c      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* SAI1 */
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801448c:	d168      	bne.n	8014560 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
  {
    uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource();
 801448e:	f000 fb85 	bl	8014b9c <HAL_RCCEx_GetRngCLKSource>
 8014492:	61f8      	str	r0, [r7, #28]

    if (rngClockSource == RCC_RNGCLKSOURCE_LSI)             /* LSI clock used as RNG clock source */
 8014494:	69fb      	ldr	r3, [r7, #28]
 8014496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801449a:	d110      	bne.n	80144be <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 801449c:	f7ff faec 	bl	8013a78 <LL_RCC_LSI1_IsReady>
 80144a0:	61b8      	str	r0, [r7, #24]
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 80144a2:	f7ff fafb 	bl	8013a9c <LL_RCC_LSI2_IsReady>
 80144a6:	6178      	str	r0, [r7, #20]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 80144a8:	69bb      	ldr	r3, [r7, #24]
 80144aa:	2b01      	cmp	r3, #1
 80144ac:	d003      	beq.n	80144b6 <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80144ae:	697b      	ldr	r3, [r7, #20]
 80144b0:	2b01      	cmp	r3, #1
 80144b2:	f040 8365 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 80144b6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80144ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80144bc:	e360      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_LSE)        /* LSE clock used as RNG clock source */
 80144be:	69fb      	ldr	r3, [r7, #28]
 80144c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80144c4:	d109      	bne.n	80144da <HAL_RCCEx_GetPeriphCLKFreq+0x136>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80144c6:	f7ff fac5 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80144ca:	4603      	mov	r3, r0
 80144cc:	2b01      	cmp	r3, #1
 80144ce:	f040 8357 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 80144d2:	f248 0306 	movw	r3, #32774	@ 0x8006
 80144d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80144d8:	e352      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLL)        /* PLL clock divided by 3 used as RNG clock source */
 80144da:	69fb      	ldr	r3, [r7, #28]
 80144dc:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80144e0:	d10e      	bne.n	8014500 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
    {
      if (LL_RCC_PLL_IsReady() == 1U)
 80144e2:	f7ff fd38 	bl	8013f56 <LL_RCC_PLL_IsReady>
 80144e6:	4603      	mov	r3, r0
 80144e8:	2b01      	cmp	r3, #1
 80144ea:	f040 8349 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (RCC_PLL_GetFreqDomain_Q() / 3U);
 80144ee:	f000 fcd5 	bl	8014e9c <RCC_PLL_GetFreqDomain_Q>
 80144f2:	4603      	mov	r3, r0
 80144f4:	4a77      	ldr	r2, [pc, #476]	@ (80146d4 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 80144f6:	fba2 2303 	umull	r2, r3, r2, r3
 80144fa:	085b      	lsrs	r3, r3, #1
 80144fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80144fe:	e33f      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rngClockSource == RCC_RNGCLKSOURCE_MSI)        /* MSI clock divided by 3 used as RNG clock source */
 8014500:	69fb      	ldr	r3, [r7, #28]
 8014502:	f1b3 5fe0 	cmp.w	r3, #469762048	@ 0x1c000000
 8014506:	d114      	bne.n	8014532 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    {
      if (LL_RCC_MSI_IsReady() == 1U)
 8014508:	f7ff fada 	bl	8013ac0 <LL_RCC_MSI_IsReady>
 801450c:	4603      	mov	r3, r0
 801450e:	2b01      	cmp	r3, #1
 8014510:	f040 8336 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U);
 8014514:	f7ff fae5 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014518:	4603      	mov	r3, r0
 801451a:	091b      	lsrs	r3, r3, #4
 801451c:	f003 030f 	and.w	r3, r3, #15
 8014520:	4a6d      	ldr	r2, [pc, #436]	@ (80146d8 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8014522:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014526:	4a6b      	ldr	r2, [pc, #428]	@ (80146d4 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8014528:	fba2 2303 	umull	r2, r3, r2, r3
 801452c:	085b      	lsrs	r3, r3, #1
 801452e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014530:	e326      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
#if defined(SAI1)
    else if (rngClockSource == RCC_RNGCLKSOURCE_PLLSAI1)    /* PLLSAI1 clock used as SAI1 clock source */
 8014532:	69fb      	ldr	r3, [r7, #28]
 8014534:	f1b3 5fa0 	cmp.w	r3, #335544320	@ 0x14000000
 8014538:	d109      	bne.n	801454e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
    {
      if (LL_RCC_PLLSAI1_IsReady() == 1U)
 801453a:	f7ff fd6d 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 801453e:	4603      	mov	r3, r0
 8014540:	2b01      	cmp	r3, #1
 8014542:	f040 831d 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8014546:	f000 fdab 	bl	80150a0 <RCC_PLLSAI1_GetFreqDomain_Q>
 801454a:	6478      	str	r0, [r7, #68]	@ 0x44
 801454c:	e318      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
#endif /* SAI1 */
    else                                                    /* HSI48 clock divided by 3 used as RNG clock source */
    {
#if defined(RCC_HSI48_SUPPORT)
      if (LL_RCC_HSI48_IsReady() == 1U)
 801454e:	f7ff fa5d 	bl	8013a0c <LL_RCC_HSI48_IsReady>
 8014552:	4603      	mov	r3, r0
 8014554:	2b01      	cmp	r3, #1
 8014556:	f040 8313 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI48_VALUE / 3U;
 801455a:	4b5c      	ldr	r3, [pc, #368]	@ (80146cc <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 801455c:	647b      	str	r3, [r7, #68]	@ 0x44
 801455e:	e30f      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      /* Nothing to do as frequency already initialized to 0U */
#endif /* RCC_HSI48_SUPPORT */
    }
  }
#if defined(USB)
  else if (PeriphClk == RCC_PERIPHCLK_USB)
 8014560:	687b      	ldr	r3, [r7, #4]
 8014562:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014566:	d13f      	bne.n	80145e8 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  {
    switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE))
 8014568:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 801456c:	f7ff fc92 	bl	8013e94 <LL_RCC_GetUSBClockSource>
 8014570:	4603      	mov	r3, r0
 8014572:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8014576:	d01d      	beq.n	80145b4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 8014578:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 801457c:	d82b      	bhi.n	80145d6 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
 801457e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8014582:	d003      	beq.n	801458c <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
 8014584:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8014588:	d00a      	beq.n	80145a0 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>
 801458a:	e024      	b.n	80145d6 <HAL_RCCEx_GetPeriphCLKFreq+0x232>
    {
#if defined(SAI1)
      case LL_RCC_USB_CLKSOURCE_PLLSAI1:       /* PLLSAI1 clock used as USB clock source */
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 801458c:	f7ff fd44 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014590:	4603      	mov	r3, r0
 8014592:	2b01      	cmp	r3, #1
 8014594:	f040 82db 	bne.w	8014b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
        {
          frequency = RCC_PLLSAI1_GetFreqDomain_Q();
 8014598:	f000 fd82 	bl	80150a0 <RCC_PLLSAI1_GetFreqDomain_Q>
 801459c:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 801459e:	e2d6      	b.n	8014b4e <HAL_RCCEx_GetPeriphCLKFreq+0x7aa>
#endif /* SAI1 */

      case LL_RCC_USB_CLKSOURCE_PLL:           /* PLL clock used as USB clock source */
        if (LL_RCC_PLL_IsReady() == 1U)
 80145a0:	f7ff fcd9 	bl	8013f56 <LL_RCC_PLL_IsReady>
 80145a4:	4603      	mov	r3, r0
 80145a6:	2b01      	cmp	r3, #1
 80145a8:	f040 82d3 	bne.w	8014b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
        {
          frequency = RCC_PLL_GetFreqDomain_Q();
 80145ac:	f000 fc76 	bl	8014e9c <RCC_PLL_GetFreqDomain_Q>
 80145b0:	6478      	str	r0, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80145b2:	e2ce      	b.n	8014b52 <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>

      case LL_RCC_USB_CLKSOURCE_MSI:           /* MSI clock used as USB clock source */
        if (LL_RCC_MSI_IsReady() == 1U)
 80145b4:	f7ff fa84 	bl	8013ac0 <LL_RCC_MSI_IsReady>
 80145b8:	4603      	mov	r3, r0
 80145ba:	2b01      	cmp	r3, #1
 80145bc:	f040 82cb 	bne.w	8014b56 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80145c0:	f7ff fa8f 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 80145c4:	4603      	mov	r3, r0
 80145c6:	091b      	lsrs	r3, r3, #4
 80145c8:	f003 030f 	and.w	r3, r3, #15
 80145cc:	4a42      	ldr	r2, [pc, #264]	@ (80146d8 <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 80145ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80145d2:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80145d4:	e2bf      	b.n	8014b56 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>

      default: /* HSI48 clock used as USB clock source */
        if (LL_RCC_HSI48_IsReady() == 1U)
 80145d6:	f7ff fa19 	bl	8013a0c <LL_RCC_HSI48_IsReady>
 80145da:	4603      	mov	r3, r0
 80145dc:	2b01      	cmp	r3, #1
 80145de:	f040 82bc 	bne.w	8014b5a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
        {
          frequency = HSI48_VALUE;
 80145e2:	4b3e      	ldr	r3, [pc, #248]	@ (80146dc <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 80145e4:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80145e6:	e2b8      	b.n	8014b5a <HAL_RCCEx_GetPeriphCLKFreq+0x7b6>
    }
  }
#endif /* USB */
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80145e8:	687b      	ldr	r3, [r7, #4]
 80145ea:	2b01      	cmp	r3, #1
 80145ec:	d140      	bne.n	8014670 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>
  {
    switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE))
 80145ee:	2003      	movs	r0, #3
 80145f0:	f7ff fbd9 	bl	8013da6 <LL_RCC_GetUSARTClockSource>
 80145f4:	4603      	mov	r3, r0
 80145f6:	2b03      	cmp	r3, #3
 80145f8:	d013      	beq.n	8014622 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 80145fa:	2b03      	cmp	r3, #3
 80145fc:	d81b      	bhi.n	8014636 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 80145fe:	2b01      	cmp	r3, #1
 8014600:	d002      	beq.n	8014608 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 8014602:	2b02      	cmp	r3, #2
 8014604:	d004      	beq.n	8014610 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8014606:	e016      	b.n	8014636 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8014608:	f7ff f86a 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 801460c:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 801460e:	e2b7      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8014610:	f7ff f9ea 	bl	80139e8 <LL_RCC_HSI_IsReady>
 8014614:	4603      	mov	r3, r0
 8014616:	2b01      	cmp	r3, #1
 8014618:	f040 82a1 	bne.w	8014b5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>
        {
          frequency = HSI_VALUE;
 801461c:	4b2b      	ldr	r3, [pc, #172]	@ (80146cc <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 801461e:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8014620:	e29d      	b.n	8014b5e <HAL_RCCEx_GetPeriphCLKFreq+0x7ba>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8014622:	f7ff fa17 	bl	8013a54 <LL_RCC_LSE_IsReady>
 8014626:	4603      	mov	r3, r0
 8014628:	2b01      	cmp	r3, #1
 801462a:	f040 829a 	bne.w	8014b62 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>
        {
          frequency = LSE_VALUE;
 801462e:	f248 0306 	movw	r3, #32774	@ 0x8006
 8014632:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8014634:	e295      	b.n	8014b62 <HAL_RCCEx_GetPeriphCLKFreq+0x7be>

      default: /* USART1 Clock is PCLK2 */
        frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 8014636:	f7ff f853 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 801463a:	4604      	mov	r4, r0
 801463c:	f7ff fa89 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 8014640:	4603      	mov	r3, r0
 8014642:	091b      	lsrs	r3, r3, #4
 8014644:	f003 030f 	and.w	r3, r3, #15
 8014648:	4a25      	ldr	r2, [pc, #148]	@ (80146e0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 801464a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801464e:	fbb4 f4f3 	udiv	r4, r4, r3
 8014652:	f7ff fa96 	bl	8013b82 <LL_RCC_GetAPB2Prescaler>
 8014656:	4603      	mov	r3, r0
 8014658:	0adb      	lsrs	r3, r3, #11
 801465a:	f003 0307 	and.w	r3, r3, #7
 801465e:	4a21      	ldr	r2, [pc, #132]	@ (80146e4 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8014660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014664:	f003 031f 	and.w	r3, r3, #31
 8014668:	fa24 f303 	lsr.w	r3, r4, r3
 801466c:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB2Prescaler());
        break;
 801466e:	e287      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(LPUART1)
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	2b02      	cmp	r3, #2
 8014674:	d155      	bne.n	8014722 <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
  {
    switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE))
 8014676:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 801467a:	f7ff fba4 	bl	8013dc6 <LL_RCC_GetLPUARTClockSource>
 801467e:	4603      	mov	r3, r0
 8014680:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8014684:	d016      	beq.n	80146b4 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 8014686:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801468a:	d82d      	bhi.n	80146e8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
 801468c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014690:	d003      	beq.n	801469a <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 8014692:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8014696:	d004      	beq.n	80146a2 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8014698:	e026      	b.n	80146e8 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
    {
      case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 801469a:	f7ff f821 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 801469e:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 80146a0:	e26e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_LPUART1_CLKSOURCE_HSI:    /* LPUART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 80146a2:	f7ff f9a1 	bl	80139e8 <LL_RCC_HSI_IsReady>
 80146a6:	4603      	mov	r3, r0
 80146a8:	2b01      	cmp	r3, #1
 80146aa:	f040 825c 	bne.w	8014b66 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
        {
          frequency = HSI_VALUE;
 80146ae:	4b07      	ldr	r3, [pc, #28]	@ (80146cc <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 80146b0:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80146b2:	e258      	b.n	8014b66 <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>

      case LL_RCC_LPUART1_CLKSOURCE_LSE:    /* LPUART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 80146b4:	f7ff f9ce 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80146b8:	4603      	mov	r3, r0
 80146ba:	2b01      	cmp	r3, #1
 80146bc:	f040 8255 	bne.w	8014b6a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
        {
          frequency = LSE_VALUE;
 80146c0:	f248 0306 	movw	r3, #32774	@ 0x8006
 80146c4:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80146c6:	e250      	b.n	8014b6a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 80146c8:	000f4240 	.word	0x000f4240
 80146cc:	00f42400 	.word	0x00f42400
 80146d0:	001fff68 	.word	0x001fff68
 80146d4:	aaaaaaab 	.word	0xaaaaaaab
 80146d8:	08020b1c 	.word	0x08020b1c
 80146dc:	02dc6c00 	.word	0x02dc6c00
 80146e0:	08020abc 	.word	0x08020abc
 80146e4:	08020afc 	.word	0x08020afc

      default: /* LPUART1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 80146e8:	f7fe fffa 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 80146ec:	4604      	mov	r4, r0
 80146ee:	f7ff fa30 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 80146f2:	4603      	mov	r3, r0
 80146f4:	091b      	lsrs	r3, r3, #4
 80146f6:	f003 030f 	and.w	r3, r3, #15
 80146fa:	4aaf      	ldr	r2, [pc, #700]	@ (80149b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 80146fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014700:	fbb4 f4f3 	udiv	r4, r4, r3
 8014704:	f7ff fa31 	bl	8013b6a <LL_RCC_GetAPB1Prescaler>
 8014708:	4603      	mov	r3, r0
 801470a:	0a1b      	lsrs	r3, r3, #8
 801470c:	f003 0307 	and.w	r3, r3, #7
 8014710:	4aaa      	ldr	r2, [pc, #680]	@ (80149bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8014712:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014716:	f003 031f 	and.w	r3, r3, #31
 801471a:	fa24 f303 	lsr.w	r3, r4, r3
 801471e:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 8014720:	e22e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* LPUART1 */
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8014722:	687b      	ldr	r3, [r7, #4]
 8014724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8014728:	d12a      	bne.n	8014780 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
  {
    switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE))
 801472a:	f04f 5040 	mov.w	r0, #805306368	@ 0x30000000
 801472e:	f7ff fbbd 	bl	8013eac <LL_RCC_GetADCClockSource>
 8014732:	4603      	mov	r3, r0
 8014734:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8014738:	d014      	beq.n	8014764 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 801473a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801473e:	f200 8216 	bhi.w	8014b6e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
 8014742:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8014746:	d003      	beq.n	8014750 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
 8014748:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801474c:	d00e      	beq.n	801476c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;

      default: /* No clock used as ADC clock source */
        break;
 801474e:	e20e      	b.n	8014b6e <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
        if (LL_RCC_PLLSAI1_IsReady() == 1U)
 8014750:	f7ff fc62 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014754:	4603      	mov	r3, r0
 8014756:	2b01      	cmp	r3, #1
 8014758:	f040 820b 	bne.w	8014b72 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
          frequency = RCC_PLLSAI1_GetFreqDomain_R();
 801475c:	f000 fbf4 	bl	8014f48 <RCC_PLLSAI1_GetFreqDomain_R>
 8014760:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8014762:	e206      	b.n	8014b72 <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
        frequency = HAL_RCC_GetSysClockFreq();
 8014764:	f7fe ffbc 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8014768:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 801476a:	e209      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        if (LL_RCC_PLL_IsReady() == 1U)
 801476c:	f7ff fbf3 	bl	8013f56 <LL_RCC_PLL_IsReady>
 8014770:	4603      	mov	r3, r0
 8014772:	2b01      	cmp	r3, #1
 8014774:	f040 81ff 	bne.w	8014b76 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
          frequency = RCC_PLL_GetFreqDomain_P();
 8014778:	f000 fb3a 	bl	8014df0 <RCC_PLL_GetFreqDomain_P>
 801477c:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 801477e:	e1fa      	b.n	8014b76 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8014780:	687b      	ldr	r3, [r7, #4]
 8014782:	2b04      	cmp	r3, #4
 8014784:	d135      	bne.n	80147f2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE))
 8014786:	f44f 5040 	mov.w	r0, #12288	@ 0x3000
 801478a:	f7ff fb2c 	bl	8013de6 <LL_RCC_GetI2CClockSource>
 801478e:	4603      	mov	r3, r0
 8014790:	4a8b      	ldr	r2, [pc, #556]	@ (80149c0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>)
 8014792:	4293      	cmp	r3, r2
 8014794:	d003      	beq.n	801479e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8014796:	4a8b      	ldr	r2, [pc, #556]	@ (80149c4 <HAL_RCCEx_GetPeriphCLKFreq+0x620>)
 8014798:	4293      	cmp	r3, r2
 801479a:	d004      	beq.n	80147a6 <HAL_RCCEx_GetPeriphCLKFreq+0x402>
 801479c:	e00c      	b.n	80147b8 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
    {
      case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 801479e:	f7fe ff9f 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 80147a2:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 80147a4:	e1ec      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C1_CLKSOURCE_HSI:    /* I2C1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 80147a6:	f7ff f91f 	bl	80139e8 <LL_RCC_HSI_IsReady>
 80147aa:	4603      	mov	r3, r0
 80147ac:	2b01      	cmp	r3, #1
 80147ae:	f040 81e4 	bne.w	8014b7a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
        {
          frequency = HSI_VALUE;
 80147b2:	4b85      	ldr	r3, [pc, #532]	@ (80149c8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 80147b4:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 80147b6:	e1e0      	b.n	8014b7a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>

      default: /* I2C1 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 80147b8:	f7fe ff92 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 80147bc:	4604      	mov	r4, r0
 80147be:	f7ff f9c8 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 80147c2:	4603      	mov	r3, r0
 80147c4:	091b      	lsrs	r3, r3, #4
 80147c6:	f003 030f 	and.w	r3, r3, #15
 80147ca:	4a7b      	ldr	r2, [pc, #492]	@ (80149b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 80147cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80147d0:	fbb4 f4f3 	udiv	r4, r4, r3
 80147d4:	f7ff f9c9 	bl	8013b6a <LL_RCC_GetAPB1Prescaler>
 80147d8:	4603      	mov	r3, r0
 80147da:	0a1b      	lsrs	r3, r3, #8
 80147dc:	f003 0307 	and.w	r3, r3, #7
 80147e0:	4a76      	ldr	r2, [pc, #472]	@ (80149bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 80147e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80147e6:	f003 031f 	and.w	r3, r3, #31
 80147ea:	fa24 f303 	lsr.w	r3, r4, r3
 80147ee:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 80147f0:	e1c6      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#if defined(I2C3)
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	2b08      	cmp	r3, #8
 80147f6:	d135      	bne.n	8014864 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
  {
    switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE))
 80147f8:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 80147fc:	f7ff faf3 	bl	8013de6 <LL_RCC_GetI2CClockSource>
 8014800:	4603      	mov	r3, r0
 8014802:	4a72      	ldr	r2, [pc, #456]	@ (80149cc <HAL_RCCEx_GetPeriphCLKFreq+0x628>)
 8014804:	4293      	cmp	r3, r2
 8014806:	d003      	beq.n	8014810 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 8014808:	4a71      	ldr	r2, [pc, #452]	@ (80149d0 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>)
 801480a:	4293      	cmp	r3, r2
 801480c:	d004      	beq.n	8014818 <HAL_RCCEx_GetPeriphCLKFreq+0x474>
 801480e:	e00c      	b.n	801482a <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */
        frequency = HAL_RCC_GetSysClockFreq();
 8014810:	f7fe ff66 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8014814:	6478      	str	r0, [r7, #68]	@ 0x44
        break;
 8014816:	e1b3      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>

      case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8014818:	f7ff f8e6 	bl	80139e8 <LL_RCC_HSI_IsReady>
 801481c:	4603      	mov	r3, r0
 801481e:	2b01      	cmp	r3, #1
 8014820:	f040 81ad 	bne.w	8014b7e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
        {
          frequency = HSI_VALUE;
 8014824:	4b68      	ldr	r3, [pc, #416]	@ (80149c8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 8014826:	647b      	str	r3, [r7, #68]	@ 0x44
        }
        else
        {
          /* Nothing to do as frequency already initialized to 0U */
        }
        break;
 8014828:	e1a9      	b.n	8014b7e <HAL_RCCEx_GetPeriphCLKFreq+0x7da>

      default: /* I2C3 Clock is PCLK1 */
        frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 801482a:	f7fe ff59 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 801482e:	4604      	mov	r4, r0
 8014830:	f7ff f98f 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 8014834:	4603      	mov	r3, r0
 8014836:	091b      	lsrs	r3, r3, #4
 8014838:	f003 030f 	and.w	r3, r3, #15
 801483c:	4a5e      	ldr	r2, [pc, #376]	@ (80149b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 801483e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014842:	fbb4 f4f3 	udiv	r4, r4, r3
 8014846:	f7ff f990 	bl	8013b6a <LL_RCC_GetAPB1Prescaler>
 801484a:	4603      	mov	r3, r0
 801484c:	0a1b      	lsrs	r3, r3, #8
 801484e:	f003 0307 	and.w	r3, r3, #7
 8014852:	4a5a      	ldr	r2, [pc, #360]	@ (80149bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 8014854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014858:	f003 031f 	and.w	r3, r3, #31
 801485c:	fa24 f303 	lsr.w	r3, r4, r3
 8014860:	647b      	str	r3, [r7, #68]	@ 0x44
                                                                      LL_RCC_GetAHBPrescaler()),
                                             LL_RCC_GetAPB1Prescaler());
        break;
 8014862:	e18d      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    }
  }
#endif /* I2C3 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8014864:	687b      	ldr	r3, [r7, #4]
 8014866:	2b10      	cmp	r3, #16
 8014868:	d151      	bne.n	801490e <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE);
 801486a:	f44f 2040 	mov.w	r0, #786432	@ 0xc0000
 801486e:	f7ff face 	bl	8013e0e <LL_RCC_GetLPTIMClockSource>
 8014872:	62b8      	str	r0, [r7, #40]	@ 0x28

    if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */
 8014874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014876:	4a57      	ldr	r2, [pc, #348]	@ (80149d4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>)
 8014878:	4293      	cmp	r3, r2
 801487a:	d110      	bne.n	801489e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 801487c:	f7ff f8fc 	bl	8013a78 <LL_RCC_LSI1_IsReady>
 8014880:	6278      	str	r0, [r7, #36]	@ 0x24
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 8014882:	f7ff f90b 	bl	8013a9c <LL_RCC_LSI2_IsReady>
 8014886:	6238      	str	r0, [r7, #32]
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8014888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801488a:	2b01      	cmp	r3, #1
 801488c:	d003      	beq.n	8014896 <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 801488e:	6a3b      	ldr	r3, [r7, #32]
 8014890:	2b01      	cmp	r3, #1
 8014892:	f040 8175 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8014896:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 801489a:	647b      	str	r3, [r7, #68]	@ 0x44
 801489c:	e170      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */
 801489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148a0:	4a4d      	ldr	r2, [pc, #308]	@ (80149d8 <HAL_RCCEx_GetPeriphCLKFreq+0x634>)
 80148a2:	4293      	cmp	r3, r2
 80148a4:	d108      	bne.n	80148b8 <HAL_RCCEx_GetPeriphCLKFreq+0x514>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 80148a6:	f7ff f89f 	bl	80139e8 <LL_RCC_HSI_IsReady>
 80148aa:	4603      	mov	r3, r0
 80148ac:	2b01      	cmp	r3, #1
 80148ae:	f040 8167 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 80148b2:	4b45      	ldr	r3, [pc, #276]	@ (80149c8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 80148b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80148b6:	e163      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */
 80148b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148ba:	f1b3 1f0c 	cmp.w	r3, #786444	@ 0xc000c
 80148be:	d109      	bne.n	80148d4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80148c0:	f7ff f8c8 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80148c4:	4603      	mov	r3, r0
 80148c6:	2b01      	cmp	r3, #1
 80148c8:	f040 815a 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 80148cc:	f248 0306 	movw	r3, #32774	@ 0x8006
 80148d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80148d2:	e155      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM1 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 80148d4:	f7fe ff04 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 80148d8:	4604      	mov	r4, r0
 80148da:	f7ff f93a 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 80148de:	4603      	mov	r3, r0
 80148e0:	091b      	lsrs	r3, r3, #4
 80148e2:	f003 030f 	and.w	r3, r3, #15
 80148e6:	4a34      	ldr	r2, [pc, #208]	@ (80149b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 80148e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80148ec:	fbb4 f4f3 	udiv	r4, r4, r3
 80148f0:	f7ff f93b 	bl	8013b6a <LL_RCC_GetAPB1Prescaler>
 80148f4:	4603      	mov	r3, r0
 80148f6:	0a1b      	lsrs	r3, r3, #8
 80148f8:	f003 0307 	and.w	r3, r3, #7
 80148fc:	4a2f      	ldr	r2, [pc, #188]	@ (80149bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 80148fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014902:	f003 031f 	and.w	r3, r3, #31
 8014906:	fa24 f303 	lsr.w	r3, r4, r3
 801490a:	647b      	str	r3, [r7, #68]	@ 0x44
 801490c:	e138      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	2b20      	cmp	r3, #32
 8014912:	d167      	bne.n	80149e4 <HAL_RCCEx_GetPeriphCLKFreq+0x640>
  {
    uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE);
 8014914:	f44f 1040 	mov.w	r0, #3145728	@ 0x300000
 8014918:	f7ff fa79 	bl	8013e0e <LL_RCC_GetLPTIMClockSource>
 801491c:	6378      	str	r0, [r7, #52]	@ 0x34

    if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */
 801491e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014920:	4a2e      	ldr	r2, [pc, #184]	@ (80149dc <HAL_RCCEx_GetPeriphCLKFreq+0x638>)
 8014922:	4293      	cmp	r3, r2
 8014924:	d110      	bne.n	8014948 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>
    {
      const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady();
 8014926:	f7ff f8a7 	bl	8013a78 <LL_RCC_LSI1_IsReady>
 801492a:	6338      	str	r0, [r7, #48]	@ 0x30
      const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady();
 801492c:	f7ff f8b6 	bl	8013a9c <LL_RCC_LSI2_IsReady>
 8014930:	62f8      	str	r0, [r7, #44]	@ 0x2c
      if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U))
 8014932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014934:	2b01      	cmp	r3, #1
 8014936:	d003      	beq.n	8014940 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 8014938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801493a:	2b01      	cmp	r3, #1
 801493c:	f040 8120 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSI_VALUE;
 8014940:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8014944:	647b      	str	r3, [r7, #68]	@ 0x44
 8014946:	e11b      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */
 8014948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801494a:	4a25      	ldr	r2, [pc, #148]	@ (80149e0 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>)
 801494c:	4293      	cmp	r3, r2
 801494e:	d108      	bne.n	8014962 <HAL_RCCEx_GetPeriphCLKFreq+0x5be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8014950:	f7ff f84a 	bl	80139e8 <LL_RCC_HSI_IsReady>
 8014954:	4603      	mov	r3, r0
 8014956:	2b01      	cmp	r3, #1
 8014958:	f040 8112 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE;
 801495c:	4b1a      	ldr	r3, [pc, #104]	@ (80149c8 <HAL_RCCEx_GetPeriphCLKFreq+0x624>)
 801495e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014960:	e10e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */
 8014962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014964:	f1b3 1f30 	cmp.w	r3, #3145776	@ 0x300030
 8014968:	d109      	bne.n	801497e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 801496a:	f7ff f873 	bl	8013a54 <LL_RCC_LSE_IsReady>
 801496e:	4603      	mov	r3, r0
 8014970:	2b01      	cmp	r3, #1
 8014972:	f040 8105 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8014976:	f248 0306 	movw	r3, #32774	@ 0x8006
 801497a:	647b      	str	r3, [r7, #68]	@ 0x44
 801497c:	e100      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else /* LPTIM2 Clock is PCLK1 */
    {
      frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(),
 801497e:	f7fe feaf 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8014982:	4604      	mov	r4, r0
 8014984:	f7ff f8e5 	bl	8013b52 <LL_RCC_GetAHBPrescaler>
 8014988:	4603      	mov	r3, r0
 801498a:	091b      	lsrs	r3, r3, #4
 801498c:	f003 030f 	and.w	r3, r3, #15
 8014990:	4a09      	ldr	r2, [pc, #36]	@ (80149b8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>)
 8014992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014996:	fbb4 f4f3 	udiv	r4, r4, r3
 801499a:	f7ff f8e6 	bl	8013b6a <LL_RCC_GetAPB1Prescaler>
 801499e:	4603      	mov	r3, r0
 80149a0:	0a1b      	lsrs	r3, r3, #8
 80149a2:	f003 0307 	and.w	r3, r3, #7
 80149a6:	4a05      	ldr	r2, [pc, #20]	@ (80149bc <HAL_RCCEx_GetPeriphCLKFreq+0x618>)
 80149a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80149ac:	f003 031f 	and.w	r3, r3, #31
 80149b0:	fa24 f303 	lsr.w	r3, r4, r3
 80149b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80149b6:	e0e3      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 80149b8:	08020abc 	.word	0x08020abc
 80149bc:	08020afc 	.word	0x08020afc
 80149c0:	00030100 	.word	0x00030100
 80149c4:	00030200 	.word	0x00030200
 80149c8:	00f42400 	.word	0x00f42400
 80149cc:	00301000 	.word	0x00301000
 80149d0:	00302000 	.word	0x00302000
 80149d4:	000c0004 	.word	0x000c0004
 80149d8:	000c0008 	.word	0x000c0008
 80149dc:	00300010 	.word	0x00300010
 80149e0:	00300020 	.word	0x00300020
                                                                    LL_RCC_GetAHBPrescaler()),
                                           LL_RCC_GetAPB1Prescaler());
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP)
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80149ea:	d119      	bne.n	8014a20 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
  {
    uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource();
 80149ec:	f7ff f8a4 	bl	8013b38 <LL_RCC_GetRFWKPClockSource>
 80149f0:	63b8      	str	r0, [r7, #56]	@ 0x38

    if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */
 80149f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80149f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80149f8:	d109      	bne.n	8014a0e <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
    {
      if (LL_RCC_LSE_IsReady() == 1U)
 80149fa:	f7ff f82b 	bl	8013a54 <LL_RCC_LSE_IsReady>
 80149fe:	4603      	mov	r3, r0
 8014a00:	2b01      	cmp	r3, #1
 8014a02:	f040 80bd 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = LSE_VALUE;
 8014a06:	f248 0306 	movw	r3, #32774	@ 0x8006
 8014a0a:	647b      	str	r3, [r7, #68]	@ 0x44
 8014a0c:	e0b8      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */
 8014a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a10:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8014a14:	f040 80b4 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      frequency = HSE_VALUE / 1024U;
 8014a18:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8014a1c:	647b      	str	r3, [r7, #68]	@ 0x44
 8014a1e:	e0af      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#if defined(RCC_SMPS_SUPPORT)
  else if (PeriphClk == RCC_PERIPHCLK_SMPS)
 8014a20:	687b      	ldr	r3, [r7, #4]
 8014a22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8014a26:	f040 80ab 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
  {
    uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource();
 8014a2a:	f7ff f8ca 	bl	8013bc2 <LL_RCC_GetSMPSClockSource>
 8014a2e:	63f8      	str	r0, [r7, #60]	@ 0x3c

    if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */
 8014a30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	d115      	bne.n	8014a62 <HAL_RCCEx_GetPeriphCLKFreq+0x6be>
    {
      if (LL_RCC_HSI_IsReady() == 1U)
 8014a36:	f7fe ffd7 	bl	80139e8 <LL_RCC_HSI_IsReady>
 8014a3a:	4603      	mov	r3, r0
 8014a3c:	2b01      	cmp	r3, #1
 8014a3e:	f040 809f 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0];
 8014a42:	4952      	ldr	r1, [pc, #328]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014a44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014a46:	4613      	mov	r3, r2
 8014a48:	005b      	lsls	r3, r3, #1
 8014a4a:	4413      	add	r3, r2
 8014a4c:	00db      	lsls	r3, r3, #3
 8014a4e:	440b      	add	r3, r1
 8014a50:	681b      	ldr	r3, [r3, #0]
 8014a52:	4a4f      	ldr	r2, [pc, #316]	@ (8014b90 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>)
 8014a54:	fbb2 f3f3 	udiv	r3, r2, r3
 8014a58:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 8014a5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014a5c:	085b      	lsrs	r3, r3, #1
 8014a5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014a60:	e08e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */
 8014a62:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014a68:	d116      	bne.n	8014a98 <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
    {
      if (LL_RCC_HSE_IsReady() == 1U)
 8014a6a:	f7fe ffab 	bl	80139c4 <LL_RCC_HSE_IsReady>
 8014a6e:	4603      	mov	r3, r0
 8014a70:	2b01      	cmp	r3, #1
 8014a72:	f040 8085 	bne.w	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      {
        frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5];
 8014a76:	4945      	ldr	r1, [pc, #276]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014a78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014a7a:	4613      	mov	r3, r2
 8014a7c:	005b      	lsls	r3, r3, #1
 8014a7e:	4413      	add	r3, r2
 8014a80:	00db      	lsls	r3, r3, #3
 8014a82:	440b      	add	r3, r1
 8014a84:	3314      	adds	r3, #20
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	4a42      	ldr	r2, [pc, #264]	@ (8014b94 <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>)
 8014a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8014a8e:	647b      	str	r3, [r7, #68]	@ 0x44
        frequency = frequency >> 1U; /* Systematic Div by 2 */
 8014a90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014a92:	085b      	lsrs	r3, r3, #1
 8014a94:	647b      	str	r3, [r7, #68]	@ 0x44
 8014a96:	e073      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
      else
      {
        /* Nothing to do as frequency already initialized to 0U */
      }
    }
    else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */
 8014a98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8014a9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014a9e:	d16f      	bne.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
    {
      switch (LL_RCC_MSI_GetRange())
 8014aa0:	f7ff f81f 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014aa4:	4603      	mov	r3, r0
 8014aa6:	2bb0      	cmp	r3, #176	@ 0xb0
 8014aa8:	d037      	beq.n	8014b1a <HAL_RCCEx_GetPeriphCLKFreq+0x776>
 8014aaa:	2bb0      	cmp	r3, #176	@ 0xb0
 8014aac:	d844      	bhi.n	8014b38 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8014aae:	2ba0      	cmp	r3, #160	@ 0xa0
 8014ab0:	d024      	beq.n	8014afc <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 8014ab2:	2ba0      	cmp	r3, #160	@ 0xa0
 8014ab4:	d840      	bhi.n	8014b38 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8014ab6:	2b80      	cmp	r3, #128	@ 0x80
 8014ab8:	d002      	beq.n	8014ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
 8014aba:	2b90      	cmp	r3, #144	@ 0x90
 8014abc:	d00f      	beq.n	8014ade <HAL_RCCEx_GetPeriphCLKFreq+0x73a>
          break;
        case LL_RCC_MSIRANGE_11:
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
          break;
        default:
          break;
 8014abe:	e03b      	b.n	8014b38 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4];
 8014ac0:	4b35      	ldr	r3, [pc, #212]	@ (8014b98 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8014ac2:	6a19      	ldr	r1, [r3, #32]
 8014ac4:	4831      	ldr	r0, [pc, #196]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014ac6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014ac8:	4613      	mov	r3, r2
 8014aca:	005b      	lsls	r3, r3, #1
 8014acc:	4413      	add	r3, r2
 8014ace:	00db      	lsls	r3, r3, #3
 8014ad0:	4403      	add	r3, r0
 8014ad2:	3310      	adds	r3, #16
 8014ad4:	681b      	ldr	r3, [r3, #0]
 8014ad6:	fbb1 f3f3 	udiv	r3, r1, r3
 8014ada:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 8014adc:	e02d      	b.n	8014b3a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3];
 8014ade:	4b2e      	ldr	r3, [pc, #184]	@ (8014b98 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8014ae0:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8014ae2:	482a      	ldr	r0, [pc, #168]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014ae4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014ae6:	4613      	mov	r3, r2
 8014ae8:	005b      	lsls	r3, r3, #1
 8014aea:	4413      	add	r3, r2
 8014aec:	00db      	lsls	r3, r3, #3
 8014aee:	4403      	add	r3, r0
 8014af0:	330c      	adds	r3, #12
 8014af2:	681b      	ldr	r3, [r3, #0]
 8014af4:	fbb1 f3f3 	udiv	r3, r1, r3
 8014af8:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 8014afa:	e01e      	b.n	8014b3a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2];
 8014afc:	4b26      	ldr	r3, [pc, #152]	@ (8014b98 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8014afe:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8014b00:	4822      	ldr	r0, [pc, #136]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014b02:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014b04:	4613      	mov	r3, r2
 8014b06:	005b      	lsls	r3, r3, #1
 8014b08:	4413      	add	r3, r2
 8014b0a:	00db      	lsls	r3, r3, #3
 8014b0c:	4403      	add	r3, r0
 8014b0e:	3308      	adds	r3, #8
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	fbb1 f3f3 	udiv	r3, r1, r3
 8014b16:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 8014b18:	e00f      	b.n	8014b3a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1];
 8014b1a:	4b1f      	ldr	r3, [pc, #124]	@ (8014b98 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>)
 8014b1c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8014b1e:	481b      	ldr	r0, [pc, #108]	@ (8014b8c <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>)
 8014b20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8014b22:	4613      	mov	r3, r2
 8014b24:	005b      	lsls	r3, r3, #1
 8014b26:	4413      	add	r3, r2
 8014b28:	00db      	lsls	r3, r3, #3
 8014b2a:	4403      	add	r3, r0
 8014b2c:	3304      	adds	r3, #4
 8014b2e:	681b      	ldr	r3, [r3, #0]
 8014b30:	fbb1 f3f3 	udiv	r3, r1, r3
 8014b34:	647b      	str	r3, [r7, #68]	@ 0x44
          break;
 8014b36:	e000      	b.n	8014b3a <HAL_RCCEx_GetPeriphCLKFreq+0x796>
          break;
 8014b38:	bf00      	nop
      }
      frequency = frequency >> 1U; /* Systematic Div by 2 */
 8014b3a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014b3c:	085b      	lsrs	r3, r3, #1
 8014b3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8014b40:	e01e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b42:	bf00      	nop
 8014b44:	e01c      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b46:	bf00      	nop
 8014b48:	e01a      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b4a:	bf00      	nop
 8014b4c:	e018      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b4e:	bf00      	nop
 8014b50:	e016      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b52:	bf00      	nop
 8014b54:	e014      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b56:	bf00      	nop
 8014b58:	e012      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b5a:	bf00      	nop
 8014b5c:	e010      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b5e:	bf00      	nop
 8014b60:	e00e      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b62:	bf00      	nop
 8014b64:	e00c      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b66:	bf00      	nop
 8014b68:	e00a      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b6a:	bf00      	nop
 8014b6c:	e008      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b6e:	bf00      	nop
 8014b70:	e006      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b72:	bf00      	nop
 8014b74:	e004      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b76:	bf00      	nop
 8014b78:	e002      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b7a:	bf00      	nop
 8014b7c:	e000      	b.n	8014b80 <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
        break;
 8014b7e:	bf00      	nop
      /* Nothing to do as frequency already initialized to 0U */
    }
  }
#endif /* RCC_SMPS_SUPPORT */

  return (frequency);
 8014b80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8014b82:	4618      	mov	r0, r3
 8014b84:	374c      	adds	r7, #76	@ 0x4c
 8014b86:	46bd      	mov	sp, r7
 8014b88:	bd90      	pop	{r4, r7, pc}
 8014b8a:	bf00      	nop
 8014b8c:	08020b5c 	.word	0x08020b5c
 8014b90:	00f42400 	.word	0x00f42400
 8014b94:	01e84800 	.word	0x01e84800
 8014b98:	08020b1c 	.word	0x08020b1c

08014b9c <HAL_RCCEx_GetRngCLKSource>:
  *
  *         (*) Value not defined in all devices.
  *
  */
uint32_t HAL_RCCEx_GetRngCLKSource(void)
{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b082      	sub	sp, #8
 8014ba0:	af00      	add	r7, sp, #0
  uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE);
 8014ba2:	f04f 4040 	mov.w	r0, #3221225472	@ 0xc0000000
 8014ba6:	f7ff f955 	bl	8013e54 <LL_RCC_GetRNGClockSource>
 8014baa:	6078      	str	r0, [r7, #4]
  uint32_t clk48_clock_source;

  /* RNG clock source originates from 48 MHz RC oscillator */
  if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48)
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	2b00      	cmp	r3, #0
 8014bb0:	d108      	bne.n	8014bc4 <HAL_RCCEx_GetRngCLKSource+0x28>
  {
    clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE);
 8014bb2:	f04f 6040 	mov.w	r0, #201326592	@ 0xc000000
 8014bb6:	f7ff f95d 	bl	8013e74 <LL_RCC_GetCLK48ClockSource>
 8014bba:	6038      	str	r0, [r7, #0]
    rng_clock_source = (CLK48_MASK | clk48_clock_source);
 8014bbc:	683b      	ldr	r3, [r7, #0]
 8014bbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014bc2:	607b      	str	r3, [r7, #4]
  }

  return rng_clock_source;
 8014bc4:	687b      	ldr	r3, [r7, #4]
}
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	3708      	adds	r7, #8
 8014bca:	46bd      	mov	sp, r7
 8014bcc:	bd80      	pop	{r7, pc}

08014bce <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8014bce:	b580      	push	{r7, lr}
 8014bd0:	b084      	sub	sp, #16
 8014bd2:	af00      	add	r7, sp, #0
 8014bd4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8014bda:	f7ff fa0e 	bl	8013ffa <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8014bde:	f7fb fba9 	bl	8010334 <HAL_GetTick>
 8014be2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014be4:	e009      	b.n	8014bfa <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014be6:	f7fb fba5 	bl	8010334 <HAL_GetTick>
 8014bea:	4602      	mov	r2, r0
 8014bec:	68bb      	ldr	r3, [r7, #8]
 8014bee:	1ad3      	subs	r3, r2, r3
 8014bf0:	2b02      	cmp	r3, #2
 8014bf2:	d902      	bls.n	8014bfa <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8014bf4:	2303      	movs	r3, #3
 8014bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8014bf8:	e004      	b.n	8014c04 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014bfa:	f7ff fa0d 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014bfe:	4603      	mov	r3, r0
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d1f0      	bne.n	8014be6 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8014c04:	7bfb      	ldrb	r3, [r7, #15]
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d137      	bne.n	8014c7a <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8014c0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014c0e:	691b      	ldr	r3, [r3, #16]
 8014c10:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8014c14:	687b      	ldr	r3, [r7, #4]
 8014c16:	681b      	ldr	r3, [r3, #0]
 8014c18:	021b      	lsls	r3, r3, #8
 8014c1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014c1e:	4313      	orrs	r3, r2
 8014c20:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8014c22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014c26:	691b      	ldr	r3, [r3, #16]
 8014c28:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	685b      	ldr	r3, [r3, #4]
 8014c30:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014c34:	4313      	orrs	r3, r2
 8014c36:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8014c38:	f7ff f9d0 	bl	8013fdc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014c3c:	f7fb fb7a 	bl	8010334 <HAL_GetTick>
 8014c40:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014c42:	e009      	b.n	8014c58 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014c44:	f7fb fb76 	bl	8010334 <HAL_GetTick>
 8014c48:	4602      	mov	r2, r0
 8014c4a:	68bb      	ldr	r3, [r7, #8]
 8014c4c:	1ad3      	subs	r3, r2, r3
 8014c4e:	2b02      	cmp	r3, #2
 8014c50:	d902      	bls.n	8014c58 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 8014c52:	2303      	movs	r3, #3
 8014c54:	73fb      	strb	r3, [r7, #15]
        break;
 8014c56:	e004      	b.n	8014c62 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014c58:	f7ff f9de 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014c5c:	4603      	mov	r3, r0
 8014c5e:	2b01      	cmp	r3, #1
 8014c60:	d1f0      	bne.n	8014c44 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8014c62:	7bfb      	ldrb	r3, [r7, #15]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d108      	bne.n	8014c7a <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8014c68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014c6c:	691a      	ldr	r2, [r3, #16]
 8014c6e:	687b      	ldr	r3, [r7, #4]
 8014c70:	691b      	ldr	r3, [r3, #16]
 8014c72:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014c76:	4313      	orrs	r3, r2
 8014c78:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8014c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c7c:	4618      	mov	r0, r3
 8014c7e:	3710      	adds	r7, #16
 8014c80:	46bd      	mov	sp, r7
 8014c82:	bd80      	pop	{r7, pc}

08014c84 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8014c84:	b580      	push	{r7, lr}
 8014c86:	b084      	sub	sp, #16
 8014c88:	af00      	add	r7, sp, #0
 8014c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8014c90:	f7ff f9b3 	bl	8013ffa <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8014c94:	f7fb fb4e 	bl	8010334 <HAL_GetTick>
 8014c98:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014c9a:	e009      	b.n	8014cb0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014c9c:	f7fb fb4a 	bl	8010334 <HAL_GetTick>
 8014ca0:	4602      	mov	r2, r0
 8014ca2:	68bb      	ldr	r3, [r7, #8]
 8014ca4:	1ad3      	subs	r3, r2, r3
 8014ca6:	2b02      	cmp	r3, #2
 8014ca8:	d902      	bls.n	8014cb0 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8014caa:	2303      	movs	r3, #3
 8014cac:	73fb      	strb	r3, [r7, #15]
      break;
 8014cae:	e004      	b.n	8014cba <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014cb0:	f7ff f9b2 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014cb4:	4603      	mov	r3, r0
 8014cb6:	2b00      	cmp	r3, #0
 8014cb8:	d1f0      	bne.n	8014c9c <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8014cba:	7bfb      	ldrb	r3, [r7, #15]
 8014cbc:	2b00      	cmp	r3, #0
 8014cbe:	d137      	bne.n	8014d30 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8014cc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014cc4:	691b      	ldr	r3, [r3, #16]
 8014cc6:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	681b      	ldr	r3, [r3, #0]
 8014cce:	021b      	lsls	r3, r3, #8
 8014cd0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014cd4:	4313      	orrs	r3, r2
 8014cd6:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8014cd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014cdc:	691b      	ldr	r3, [r3, #16]
 8014cde:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8014ce2:	687b      	ldr	r3, [r7, #4]
 8014ce4:	689b      	ldr	r3, [r3, #8]
 8014ce6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014cea:	4313      	orrs	r3, r2
 8014cec:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8014cee:	f7ff f975 	bl	8013fdc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014cf2:	f7fb fb1f 	bl	8010334 <HAL_GetTick>
 8014cf6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014cf8:	e009      	b.n	8014d0e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014cfa:	f7fb fb1b 	bl	8010334 <HAL_GetTick>
 8014cfe:	4602      	mov	r2, r0
 8014d00:	68bb      	ldr	r3, [r7, #8]
 8014d02:	1ad3      	subs	r3, r2, r3
 8014d04:	2b02      	cmp	r3, #2
 8014d06:	d902      	bls.n	8014d0e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8014d08:	2303      	movs	r3, #3
 8014d0a:	73fb      	strb	r3, [r7, #15]
        break;
 8014d0c:	e004      	b.n	8014d18 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014d0e:	f7ff f983 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014d12:	4603      	mov	r3, r0
 8014d14:	2b01      	cmp	r3, #1
 8014d16:	d1f0      	bne.n	8014cfa <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8014d18:	7bfb      	ldrb	r3, [r7, #15]
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d108      	bne.n	8014d30 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8014d1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014d22:	691a      	ldr	r2, [r3, #16]
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	691b      	ldr	r3, [r3, #16]
 8014d28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014d2c:	4313      	orrs	r3, r2
 8014d2e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8014d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d32:	4618      	mov	r0, r3
 8014d34:	3710      	adds	r7, #16
 8014d36:	46bd      	mov	sp, r7
 8014d38:	bd80      	pop	{r7, pc}

08014d3a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8014d3a:	b580      	push	{r7, lr}
 8014d3c:	b084      	sub	sp, #16
 8014d3e:	af00      	add	r7, sp, #0
 8014d40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8014d42:	2300      	movs	r3, #0
 8014d44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8014d46:	f7ff f958 	bl	8013ffa <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8014d4a:	f7fb faf3 	bl	8010334 <HAL_GetTick>
 8014d4e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014d50:	e009      	b.n	8014d66 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014d52:	f7fb faef 	bl	8010334 <HAL_GetTick>
 8014d56:	4602      	mov	r2, r0
 8014d58:	68bb      	ldr	r3, [r7, #8]
 8014d5a:	1ad3      	subs	r3, r2, r3
 8014d5c:	2b02      	cmp	r3, #2
 8014d5e:	d902      	bls.n	8014d66 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 8014d60:	2303      	movs	r3, #3
 8014d62:	73fb      	strb	r3, [r7, #15]
      break;
 8014d64:	e004      	b.n	8014d70 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8014d66:	f7ff f957 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	d1f0      	bne.n	8014d52 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 8014d70:	7bfb      	ldrb	r3, [r7, #15]
 8014d72:	2b00      	cmp	r3, #0
 8014d74:	d137      	bne.n	8014de6 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8014d76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014d7a:	691b      	ldr	r3, [r3, #16]
 8014d7c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8014d80:	687b      	ldr	r3, [r7, #4]
 8014d82:	681b      	ldr	r3, [r3, #0]
 8014d84:	021b      	lsls	r3, r3, #8
 8014d86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014d8a:	4313      	orrs	r3, r2
 8014d8c:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8014d8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014d92:	691b      	ldr	r3, [r3, #16]
 8014d94:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	68db      	ldr	r3, [r3, #12]
 8014d9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014da0:	4313      	orrs	r3, r2
 8014da2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8014da4:	f7ff f91a 	bl	8013fdc <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014da8:	f7fb fac4 	bl	8010334 <HAL_GetTick>
 8014dac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014dae:	e009      	b.n	8014dc4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8014db0:	f7fb fac0 	bl	8010334 <HAL_GetTick>
 8014db4:	4602      	mov	r2, r0
 8014db6:	68bb      	ldr	r3, [r7, #8]
 8014db8:	1ad3      	subs	r3, r2, r3
 8014dba:	2b02      	cmp	r3, #2
 8014dbc:	d902      	bls.n	8014dc4 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 8014dbe:	2303      	movs	r3, #3
 8014dc0:	73fb      	strb	r3, [r7, #15]
        break;
 8014dc2:	e004      	b.n	8014dce <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8014dc4:	f7ff f928 	bl	8014018 <LL_RCC_PLLSAI1_IsReady>
 8014dc8:	4603      	mov	r3, r0
 8014dca:	2b01      	cmp	r3, #1
 8014dcc:	d1f0      	bne.n	8014db0 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 8014dce:	7bfb      	ldrb	r3, [r7, #15]
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	d108      	bne.n	8014de6 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8014dd4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8014dd8:	691a      	ldr	r2, [r3, #16]
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	691b      	ldr	r3, [r3, #16]
 8014dde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8014de2:	4313      	orrs	r3, r2
 8014de4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8014de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8014de8:	4618      	mov	r0, r3
 8014dea:	3710      	adds	r7, #16
 8014dec:	46bd      	mov	sp, r7
 8014dee:	bd80      	pop	{r7, pc}

08014df0 <RCC_PLL_GetFreqDomain_P>:
/**
  * @brief  Return PLL clock (PLLPCLK) frequency used for SAI domain
  * @retval PLLPCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_P(void)
{
 8014df0:	b590      	push	{r4, r7, lr}
 8014df2:	b083      	sub	sp, #12
 8014df4:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN
     SAI Domain clock = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8014df6:	f7ff f952 	bl	801409e <LL_RCC_PLL_GetMainSource>
 8014dfa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8014dfc:	683b      	ldr	r3, [r7, #0]
 8014dfe:	2b03      	cmp	r3, #3
 8014e00:	d017      	beq.n	8014e32 <RCC_PLL_GetFreqDomain_P+0x42>
 8014e02:	683b      	ldr	r3, [r7, #0]
 8014e04:	2b03      	cmp	r3, #3
 8014e06:	d81f      	bhi.n	8014e48 <RCC_PLL_GetFreqDomain_P+0x58>
 8014e08:	683b      	ldr	r3, [r7, #0]
 8014e0a:	2b01      	cmp	r3, #1
 8014e0c:	d003      	beq.n	8014e16 <RCC_PLL_GetFreqDomain_P+0x26>
 8014e0e:	683b      	ldr	r3, [r7, #0]
 8014e10:	2b02      	cmp	r3, #2
 8014e12:	d00b      	beq.n	8014e2c <RCC_PLL_GetFreqDomain_P+0x3c>
 8014e14:	e018      	b.n	8014e48 <RCC_PLL_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014e16:	f7fe fe64 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014e1a:	4603      	mov	r3, r0
 8014e1c:	091b      	lsrs	r3, r3, #4
 8014e1e:	f003 030f 	and.w	r3, r3, #15
 8014e22:	4a1b      	ldr	r2, [pc, #108]	@ (8014e90 <RCC_PLL_GetFreqDomain_P+0xa0>)
 8014e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014e28:	607b      	str	r3, [r7, #4]
      break;
 8014e2a:	e018      	b.n	8014e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8014e2c:	4b19      	ldr	r3, [pc, #100]	@ (8014e94 <RCC_PLL_GetFreqDomain_P+0xa4>)
 8014e2e:	607b      	str	r3, [r7, #4]
      break;
 8014e30:	e015      	b.n	8014e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8014e32:	f7fe fdb5 	bl	80139a0 <LL_RCC_HSE_IsEnabledDiv2>
 8014e36:	4603      	mov	r3, r0
 8014e38:	2b01      	cmp	r3, #1
 8014e3a:	d102      	bne.n	8014e42 <RCC_PLL_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8014e3c:	4b15      	ldr	r3, [pc, #84]	@ (8014e94 <RCC_PLL_GetFreqDomain_P+0xa4>)
 8014e3e:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8014e40:	e00d      	b.n	8014e5e <RCC_PLL_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8014e42:	4b15      	ldr	r3, [pc, #84]	@ (8014e98 <RCC_PLL_GetFreqDomain_P+0xa8>)
 8014e44:	607b      	str	r3, [r7, #4]
      break;
 8014e46:	e00a      	b.n	8014e5e <RCC_PLL_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014e48:	f7fe fe4b 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014e4c:	4603      	mov	r3, r0
 8014e4e:	091b      	lsrs	r3, r3, #4
 8014e50:	f003 030f 	and.w	r3, r3, #15
 8014e54:	4a0e      	ldr	r2, [pc, #56]	@ (8014e90 <RCC_PLL_GetFreqDomain_P+0xa0>)
 8014e56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014e5a:	607b      	str	r3, [r7, #4]
      break;
 8014e5c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8014e5e:	f7ff f88c 	bl	8013f7a <LL_RCC_PLL_GetN>
 8014e62:	4602      	mov	r2, r0
 8014e64:	687b      	ldr	r3, [r7, #4]
 8014e66:	fb03 f402 	mul.w	r4, r3, r2
 8014e6a:	f7ff f8ab 	bl	8013fc4 <LL_RCC_PLL_GetDivider>
 8014e6e:	4603      	mov	r3, r0
 8014e70:	091b      	lsrs	r3, r3, #4
 8014e72:	3301      	adds	r3, #1
 8014e74:	fbb4 f4f3 	udiv	r4, r4, r3
 8014e78:	f7ff f88c 	bl	8013f94 <LL_RCC_PLL_GetP>
 8014e7c:	4603      	mov	r3, r0
 8014e7e:	0c5b      	lsrs	r3, r3, #17
 8014e80:	3301      	adds	r3, #1
 8014e82:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 8014e86:	4618      	mov	r0, r3
 8014e88:	370c      	adds	r7, #12
 8014e8a:	46bd      	mov	sp, r7
 8014e8c:	bd90      	pop	{r4, r7, pc}
 8014e8e:	bf00      	nop
 8014e90:	08020b1c 	.word	0x08020b1c
 8014e94:	00f42400 	.word	0x00f42400
 8014e98:	01e84800 	.word	0x01e84800

08014e9c <RCC_PLL_GetFreqDomain_Q>:
/**
  * @brief  Return PLL clock (PLLQCLK) frequency used for 48 MHz domain
  * @retval PLLQCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_Q(void)
{
 8014e9c:	b590      	push	{r4, r7, lr}
 8014e9e:	b083      	sub	sp, #12
 8014ea0:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN
     48M Domain clock = PLL_VCO / PLLQ
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8014ea2:	f7ff f8fc 	bl	801409e <LL_RCC_PLL_GetMainSource>
 8014ea6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8014ea8:	683b      	ldr	r3, [r7, #0]
 8014eaa:	2b03      	cmp	r3, #3
 8014eac:	d017      	beq.n	8014ede <RCC_PLL_GetFreqDomain_Q+0x42>
 8014eae:	683b      	ldr	r3, [r7, #0]
 8014eb0:	2b03      	cmp	r3, #3
 8014eb2:	d81f      	bhi.n	8014ef4 <RCC_PLL_GetFreqDomain_Q+0x58>
 8014eb4:	683b      	ldr	r3, [r7, #0]
 8014eb6:	2b01      	cmp	r3, #1
 8014eb8:	d003      	beq.n	8014ec2 <RCC_PLL_GetFreqDomain_Q+0x26>
 8014eba:	683b      	ldr	r3, [r7, #0]
 8014ebc:	2b02      	cmp	r3, #2
 8014ebe:	d00b      	beq.n	8014ed8 <RCC_PLL_GetFreqDomain_Q+0x3c>
 8014ec0:	e018      	b.n	8014ef4 <RCC_PLL_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014ec2:	f7fe fe0e 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014ec6:	4603      	mov	r3, r0
 8014ec8:	091b      	lsrs	r3, r3, #4
 8014eca:	f003 030f 	and.w	r3, r3, #15
 8014ece:	4a1b      	ldr	r2, [pc, #108]	@ (8014f3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 8014ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014ed4:	607b      	str	r3, [r7, #4]
      break;
 8014ed6:	e018      	b.n	8014f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8014ed8:	4b19      	ldr	r3, [pc, #100]	@ (8014f40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 8014eda:	607b      	str	r3, [r7, #4]
      break;
 8014edc:	e015      	b.n	8014f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8014ede:	f7fe fd5f 	bl	80139a0 <LL_RCC_HSE_IsEnabledDiv2>
 8014ee2:	4603      	mov	r3, r0
 8014ee4:	2b01      	cmp	r3, #1
 8014ee6:	d102      	bne.n	8014eee <RCC_PLL_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8014ee8:	4b15      	ldr	r3, [pc, #84]	@ (8014f40 <RCC_PLL_GetFreqDomain_Q+0xa4>)
 8014eea:	607b      	str	r3, [r7, #4]
      else
      {
        pllinputfreq = HSE_VALUE;
      }

      break;
 8014eec:	e00d      	b.n	8014f0a <RCC_PLL_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 8014eee:	4b15      	ldr	r3, [pc, #84]	@ (8014f44 <RCC_PLL_GetFreqDomain_Q+0xa8>)
 8014ef0:	607b      	str	r3, [r7, #4]
      break;
 8014ef2:	e00a      	b.n	8014f0a <RCC_PLL_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014ef4:	f7fe fdf5 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014ef8:	4603      	mov	r3, r0
 8014efa:	091b      	lsrs	r3, r3, #4
 8014efc:	f003 030f 	and.w	r3, r3, #15
 8014f00:	4a0e      	ldr	r2, [pc, #56]	@ (8014f3c <RCC_PLL_GetFreqDomain_Q+0xa0>)
 8014f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014f06:	607b      	str	r3, [r7, #4]
      break;
 8014f08:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8014f0a:	f7ff f836 	bl	8013f7a <LL_RCC_PLL_GetN>
 8014f0e:	4602      	mov	r2, r0
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	fb03 f402 	mul.w	r4, r3, r2
 8014f16:	f7ff f855 	bl	8013fc4 <LL_RCC_PLL_GetDivider>
 8014f1a:	4603      	mov	r3, r0
 8014f1c:	091b      	lsrs	r3, r3, #4
 8014f1e:	3301      	adds	r3, #1
 8014f20:	fbb4 f4f3 	udiv	r4, r4, r3
 8014f24:	f7ff f842 	bl	8013fac <LL_RCC_PLL_GetQ>
 8014f28:	4603      	mov	r3, r0
 8014f2a:	0e5b      	lsrs	r3, r3, #25
 8014f2c:	3301      	adds	r3, #1
 8014f2e:	fbb4 f3f3 	udiv	r3, r4, r3
                                       LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ());
}
 8014f32:	4618      	mov	r0, r3
 8014f34:	370c      	adds	r7, #12
 8014f36:	46bd      	mov	sp, r7
 8014f38:	bd90      	pop	{r4, r7, pc}
 8014f3a:	bf00      	nop
 8014f3c:	08020b1c 	.word	0x08020b1c
 8014f40:	00f42400 	.word	0x00f42400
 8014f44:	01e84800 	.word	0x01e84800

08014f48 <RCC_PLLSAI1_GetFreqDomain_R>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain
  * @retval PLLSAI1RCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void)
{
 8014f48:	b590      	push	{r4, r7, lr}
 8014f4a:	b083      	sub	sp, #12
 8014f4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1R */
  pllsource = LL_RCC_PLL_GetMainSource();
 8014f4e:	f7ff f8a6 	bl	801409e <LL_RCC_PLL_GetMainSource>
 8014f52:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8014f54:	683b      	ldr	r3, [r7, #0]
 8014f56:	2b03      	cmp	r3, #3
 8014f58:	d017      	beq.n	8014f8a <RCC_PLLSAI1_GetFreqDomain_R+0x42>
 8014f5a:	683b      	ldr	r3, [r7, #0]
 8014f5c:	2b03      	cmp	r3, #3
 8014f5e:	d81f      	bhi.n	8014fa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
 8014f60:	683b      	ldr	r3, [r7, #0]
 8014f62:	2b01      	cmp	r3, #1
 8014f64:	d003      	beq.n	8014f6e <RCC_PLLSAI1_GetFreqDomain_R+0x26>
 8014f66:	683b      	ldr	r3, [r7, #0]
 8014f68:	2b02      	cmp	r3, #2
 8014f6a:	d00b      	beq.n	8014f84 <RCC_PLLSAI1_GetFreqDomain_R+0x3c>
 8014f6c:	e018      	b.n	8014fa0 <RCC_PLLSAI1_GetFreqDomain_R+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014f6e:	f7fe fdb8 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014f72:	4603      	mov	r3, r0
 8014f74:	091b      	lsrs	r3, r3, #4
 8014f76:	f003 030f 	and.w	r3, r3, #15
 8014f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8014fe8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 8014f7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014f80:	607b      	str	r3, [r7, #4]
      break;
 8014f82:	e018      	b.n	8014fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 8014f84:	4b19      	ldr	r3, [pc, #100]	@ (8014fec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8014f86:	607b      	str	r3, [r7, #4]
      break;
 8014f88:	e015      	b.n	8014fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8014f8a:	f7fe fd09 	bl	80139a0 <LL_RCC_HSE_IsEnabledDiv2>
 8014f8e:	4603      	mov	r3, r0
 8014f90:	2b01      	cmp	r3, #1
 8014f92:	d102      	bne.n	8014f9a <RCC_PLLSAI1_GetFreqDomain_R+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8014f94:	4b15      	ldr	r3, [pc, #84]	@ (8014fec <RCC_PLLSAI1_GetFreqDomain_R+0xa4>)
 8014f96:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8014f98:	e00d      	b.n	8014fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>
        pllinputfreq = HSE_VALUE;
 8014f9a:	4b15      	ldr	r3, [pc, #84]	@ (8014ff0 <RCC_PLLSAI1_GetFreqDomain_R+0xa8>)
 8014f9c:	607b      	str	r3, [r7, #4]
      break;
 8014f9e:	e00a      	b.n	8014fb6 <RCC_PLLSAI1_GetFreqDomain_R+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8014fa0:	f7fe fd9f 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8014fa4:	4603      	mov	r3, r0
 8014fa6:	091b      	lsrs	r3, r3, #4
 8014fa8:	f003 030f 	and.w	r3, r3, #15
 8014fac:	4a0e      	ldr	r2, [pc, #56]	@ (8014fe8 <RCC_PLLSAI1_GetFreqDomain_R+0xa0>)
 8014fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014fb2:	607b      	str	r3, [r7, #4]
      break;
 8014fb4:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8014fb6:	f7ff f841 	bl	801403c <LL_RCC_PLLSAI1_GetN>
 8014fba:	4602      	mov	r2, r0
 8014fbc:	687b      	ldr	r3, [r7, #4]
 8014fbe:	fb03 f402 	mul.w	r4, r3, r2
 8014fc2:	f7fe ffff 	bl	8013fc4 <LL_RCC_PLL_GetDivider>
 8014fc6:	4603      	mov	r3, r0
 8014fc8:	091b      	lsrs	r3, r3, #4
 8014fca:	3301      	adds	r3, #1
 8014fcc:	fbb4 f4f3 	udiv	r4, r4, r3
 8014fd0:	f7ff f859 	bl	8014086 <LL_RCC_PLLSAI1_GetR>
 8014fd4:	4603      	mov	r3, r0
 8014fd6:	0f5b      	lsrs	r3, r3, #29
 8014fd8:	3301      	adds	r3, #1
 8014fda:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR());
}
 8014fde:	4618      	mov	r0, r3
 8014fe0:	370c      	adds	r7, #12
 8014fe2:	46bd      	mov	sp, r7
 8014fe4:	bd90      	pop	{r4, r7, pc}
 8014fe6:	bf00      	nop
 8014fe8:	08020b1c 	.word	0x08020b1c
 8014fec:	00f42400 	.word	0x00f42400
 8014ff0:	01e84800 	.word	0x01e84800

08014ff4 <RCC_PLLSAI1_GetFreqDomain_P>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain
  * @retval PLLSAI1PCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void)
{
 8014ff4:	b590      	push	{r4, r7, lr}
 8014ff6:	b083      	sub	sp, #12
 8014ff8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* SAI Domain clock  = PLLSAI1_VCO / PLLSAI1P */
  pllsource = LL_RCC_PLL_GetMainSource();
 8014ffa:	f7ff f850 	bl	801409e <LL_RCC_PLL_GetMainSource>
 8014ffe:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8015000:	683b      	ldr	r3, [r7, #0]
 8015002:	2b03      	cmp	r3, #3
 8015004:	d017      	beq.n	8015036 <RCC_PLLSAI1_GetFreqDomain_P+0x42>
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	2b03      	cmp	r3, #3
 801500a:	d81f      	bhi.n	801504c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	2b01      	cmp	r3, #1
 8015010:	d003      	beq.n	801501a <RCC_PLLSAI1_GetFreqDomain_P+0x26>
 8015012:	683b      	ldr	r3, [r7, #0]
 8015014:	2b02      	cmp	r3, #2
 8015016:	d00b      	beq.n	8015030 <RCC_PLLSAI1_GetFreqDomain_P+0x3c>
 8015018:	e018      	b.n	801504c <RCC_PLLSAI1_GetFreqDomain_P+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 801501a:	f7fe fd62 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 801501e:	4603      	mov	r3, r0
 8015020:	091b      	lsrs	r3, r3, #4
 8015022:	f003 030f 	and.w	r3, r3, #15
 8015026:	4a1b      	ldr	r2, [pc, #108]	@ (8015094 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 8015028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801502c:	607b      	str	r3, [r7, #4]
      break;
 801502e:	e018      	b.n	8015062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 8015030:	4b19      	ldr	r3, [pc, #100]	@ (8015098 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 8015032:	607b      	str	r3, [r7, #4]
      break;
 8015034:	e015      	b.n	8015062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8015036:	f7fe fcb3 	bl	80139a0 <LL_RCC_HSE_IsEnabledDiv2>
 801503a:	4603      	mov	r3, r0
 801503c:	2b01      	cmp	r3, #1
 801503e:	d102      	bne.n	8015046 <RCC_PLLSAI1_GetFreqDomain_P+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 8015040:	4b15      	ldr	r3, [pc, #84]	@ (8015098 <RCC_PLLSAI1_GetFreqDomain_P+0xa4>)
 8015042:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 8015044:	e00d      	b.n	8015062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>
        pllinputfreq = HSE_VALUE;
 8015046:	4b15      	ldr	r3, [pc, #84]	@ (801509c <RCC_PLLSAI1_GetFreqDomain_P+0xa8>)
 8015048:	607b      	str	r3, [r7, #4]
      break;
 801504a:	e00a      	b.n	8015062 <RCC_PLLSAI1_GetFreqDomain_P+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 801504c:	f7fe fd49 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 8015050:	4603      	mov	r3, r0
 8015052:	091b      	lsrs	r3, r3, #4
 8015054:	f003 030f 	and.w	r3, r3, #15
 8015058:	4a0e      	ldr	r2, [pc, #56]	@ (8015094 <RCC_PLLSAI1_GetFreqDomain_P+0xa0>)
 801505a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801505e:	607b      	str	r3, [r7, #4]
      break;
 8015060:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8015062:	f7fe ffeb 	bl	801403c <LL_RCC_PLLSAI1_GetN>
 8015066:	4602      	mov	r2, r0
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	fb03 f402 	mul.w	r4, r3, r2
 801506e:	f7fe ffa9 	bl	8013fc4 <LL_RCC_PLL_GetDivider>
 8015072:	4603      	mov	r3, r0
 8015074:	091b      	lsrs	r3, r3, #4
 8015076:	3301      	adds	r3, #1
 8015078:	fbb4 f4f3 	udiv	r4, r4, r3
 801507c:	f7fe ffeb 	bl	8014056 <LL_RCC_PLLSAI1_GetP>
 8015080:	4603      	mov	r3, r0
 8015082:	0c5b      	lsrs	r3, r3, #17
 8015084:	3301      	adds	r3, #1
 8015086:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP());
}
 801508a:	4618      	mov	r0, r3
 801508c:	370c      	adds	r7, #12
 801508e:	46bd      	mov	sp, r7
 8015090:	bd90      	pop	{r4, r7, pc}
 8015092:	bf00      	nop
 8015094:	08020b1c 	.word	0x08020b1c
 8015098:	00f42400 	.word	0x00f42400
 801509c:	01e84800 	.word	0x01e84800

080150a0 <RCC_PLLSAI1_GetFreqDomain_Q>:
/**
  * @brief  Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain
  * @retval PLLSAI1QCLK clock frequency (in Hz)
  */
static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void)
{
 80150a0:	b590      	push	{r4, r7, lr}
 80150a2:	b083      	sub	sp, #12
 80150a4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq;
  uint32_t pllsource;

  /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */
  /* 48M Domain clock  = PLLSAI1_VCO / PLLSAI1Q */
  pllsource = LL_RCC_PLL_GetMainSource();
 80150a6:	f7fe fffa 	bl	801409e <LL_RCC_PLL_GetMainSource>
 80150aa:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80150ac:	683b      	ldr	r3, [r7, #0]
 80150ae:	2b03      	cmp	r3, #3
 80150b0:	d017      	beq.n	80150e2 <RCC_PLLSAI1_GetFreqDomain_Q+0x42>
 80150b2:	683b      	ldr	r3, [r7, #0]
 80150b4:	2b03      	cmp	r3, #3
 80150b6:	d81f      	bhi.n	80150f8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
 80150b8:	683b      	ldr	r3, [r7, #0]
 80150ba:	2b01      	cmp	r3, #1
 80150bc:	d003      	beq.n	80150c6 <RCC_PLLSAI1_GetFreqDomain_Q+0x26>
 80150be:	683b      	ldr	r3, [r7, #0]
 80150c0:	2b02      	cmp	r3, #2
 80150c2:	d00b      	beq.n	80150dc <RCC_PLLSAI1_GetFreqDomain_Q+0x3c>
 80150c4:	e018      	b.n	80150f8 <RCC_PLLSAI1_GetFreqDomain_Q+0x58>
  {
    case LL_RCC_PLLSOURCE_MSI:  /* MSI used as PLLSAI1 clock source */
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80150c6:	f7fe fd0c 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 80150ca:	4603      	mov	r3, r0
 80150cc:	091b      	lsrs	r3, r3, #4
 80150ce:	f003 030f 	and.w	r3, r3, #15
 80150d2:	4a1b      	ldr	r2, [pc, #108]	@ (8015140 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 80150d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80150d8:	607b      	str	r3, [r7, #4]
      break;
 80150da:	e018      	b.n	801510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLLSAI1 clock source */
      pllinputfreq = HSI_VALUE;
 80150dc:	4b19      	ldr	r3, [pc, #100]	@ (8015144 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 80150de:	607b      	str	r3, [r7, #4]
      break;
 80150e0:	e015      	b.n	801510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLLSAI1 clock source */
      if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80150e2:	f7fe fc5d 	bl	80139a0 <LL_RCC_HSE_IsEnabledDiv2>
 80150e6:	4603      	mov	r3, r0
 80150e8:	2b01      	cmp	r3, #1
 80150ea:	d102      	bne.n	80150f2 <RCC_PLLSAI1_GetFreqDomain_Q+0x52>
      {
        pllinputfreq = HSE_VALUE / 2U;
 80150ec:	4b15      	ldr	r3, [pc, #84]	@ (8015144 <RCC_PLLSAI1_GetFreqDomain_Q+0xa4>)
 80150ee:	607b      	str	r3, [r7, #4]
      }
      else
      {
        pllinputfreq = HSE_VALUE;
      }
      break;
 80150f0:	e00d      	b.n	801510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>
        pllinputfreq = HSE_VALUE;
 80150f2:	4b15      	ldr	r3, [pc, #84]	@ (8015148 <RCC_PLLSAI1_GetFreqDomain_Q+0xa8>)
 80150f4:	607b      	str	r3, [r7, #4]
      break;
 80150f6:	e00a      	b.n	801510e <RCC_PLLSAI1_GetFreqDomain_Q+0x6e>

    default:
      pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80150f8:	f7fe fcf3 	bl	8013ae2 <LL_RCC_MSI_GetRange>
 80150fc:	4603      	mov	r3, r0
 80150fe:	091b      	lsrs	r3, r3, #4
 8015100:	f003 030f 	and.w	r3, r3, #15
 8015104:	4a0e      	ldr	r2, [pc, #56]	@ (8015140 <RCC_PLLSAI1_GetFreqDomain_Q+0xa0>)
 8015106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801510a:	607b      	str	r3, [r7, #4]
      break;
 801510c:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 801510e:	f7fe ff95 	bl	801403c <LL_RCC_PLLSAI1_GetN>
 8015112:	4602      	mov	r2, r0
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	fb03 f402 	mul.w	r4, r3, r2
 801511a:	f7fe ff53 	bl	8013fc4 <LL_RCC_PLL_GetDivider>
 801511e:	4603      	mov	r3, r0
 8015120:	091b      	lsrs	r3, r3, #4
 8015122:	3301      	adds	r3, #1
 8015124:	fbb4 f4f3 	udiv	r4, r4, r3
 8015128:	f7fe ffa1 	bl	801406e <LL_RCC_PLLSAI1_GetQ>
 801512c:	4603      	mov	r3, r0
 801512e:	0e5b      	lsrs	r3, r3, #25
 8015130:	3301      	adds	r3, #1
 8015132:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ());
}
 8015136:	4618      	mov	r0, r3
 8015138:	370c      	adds	r7, #12
 801513a:	46bd      	mov	sp, r7
 801513c:	bd90      	pop	{r4, r7, pc}
 801513e:	bf00      	nop
 8015140:	08020b1c 	.word	0x08020b1c
 8015144:	00f42400 	.word	0x00f42400
 8015148:	01e84800 	.word	0x01e84800

0801514c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801514c:	b580      	push	{r7, lr}
 801514e:	b084      	sub	sp, #16
 8015150:	af00      	add	r7, sp, #0
 8015152:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	2b00      	cmp	r3, #0
 8015158:	d101      	bne.n	801515e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 801515a:	2301      	movs	r3, #1
 801515c:	e07a      	b.n	8015254 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 801515e:	687b      	ldr	r3, [r7, #4]
 8015160:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8015164:	b2db      	uxtb	r3, r3
 8015166:	2b00      	cmp	r3, #0
 8015168:	d106      	bne.n	8015178 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 801516a:	687b      	ldr	r3, [r7, #4]
 801516c:	2200      	movs	r2, #0
 801516e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8015172:	6878      	ldr	r0, [r7, #4]
 8015174:	f7ee f854 	bl	8003220 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	2202      	movs	r2, #2
 801517c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8015180:	687b      	ldr	r3, [r7, #4]
 8015182:	681b      	ldr	r3, [r3, #0]
 8015184:	68db      	ldr	r3, [r3, #12]
 8015186:	f003 0310 	and.w	r3, r3, #16
 801518a:	2b10      	cmp	r3, #16
 801518c:	d058      	beq.n	8015240 <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	681b      	ldr	r3, [r3, #0]
 8015192:	22ca      	movs	r2, #202	@ 0xca
 8015194:	625a      	str	r2, [r3, #36]	@ 0x24
 8015196:	687b      	ldr	r3, [r7, #4]
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	2253      	movs	r2, #83	@ 0x53
 801519c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 801519e:	6878      	ldr	r0, [r7, #4]
 80151a0:	f000 f882 	bl	80152a8 <RTC_EnterInitMode>
 80151a4:	4603      	mov	r3, r0
 80151a6:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80151a8:	7bfb      	ldrb	r3, [r7, #15]
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	d12c      	bne.n	8015208 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	689b      	ldr	r3, [r3, #8]
 80151b4:	687a      	ldr	r2, [r7, #4]
 80151b6:	6812      	ldr	r2, [r2, #0]
 80151b8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80151bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80151c0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	6899      	ldr	r1, [r3, #8]
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	685a      	ldr	r2, [r3, #4]
 80151cc:	687b      	ldr	r3, [r7, #4]
 80151ce:	691b      	ldr	r3, [r3, #16]
 80151d0:	431a      	orrs	r2, r3
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	699b      	ldr	r3, [r3, #24]
 80151d6:	431a      	orrs	r2, r3
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	681b      	ldr	r3, [r3, #0]
 80151dc:	430a      	orrs	r2, r1
 80151de:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	687a      	ldr	r2, [r7, #4]
 80151e6:	68d2      	ldr	r2, [r2, #12]
 80151e8:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	681b      	ldr	r3, [r3, #0]
 80151ee:	6919      	ldr	r1, [r3, #16]
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	689b      	ldr	r3, [r3, #8]
 80151f4:	041a      	lsls	r2, r3, #16
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	681b      	ldr	r3, [r3, #0]
 80151fa:	430a      	orrs	r2, r1
 80151fc:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80151fe:	6878      	ldr	r0, [r7, #4]
 8015200:	f000 f88a 	bl	8015318 <RTC_ExitInitMode>
 8015204:	4603      	mov	r3, r0
 8015206:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8015208:	7bfb      	ldrb	r3, [r7, #15]
 801520a:	2b00      	cmp	r3, #0
 801520c:	d113      	bne.n	8015236 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 801520e:	687b      	ldr	r3, [r7, #4]
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015214:	687b      	ldr	r3, [r7, #4]
 8015216:	681b      	ldr	r3, [r3, #0]
 8015218:	f022 0203 	bic.w	r2, r2, #3
 801521c:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	69da      	ldr	r2, [r3, #28]
 8015228:	687b      	ldr	r3, [r7, #4]
 801522a:	695b      	ldr	r3, [r3, #20]
 801522c:	431a      	orrs	r2, r3
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	430a      	orrs	r2, r1
 8015234:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	681b      	ldr	r3, [r3, #0]
 801523a:	22ff      	movs	r2, #255	@ 0xff
 801523c:	625a      	str	r2, [r3, #36]	@ 0x24
 801523e:	e001      	b.n	8015244 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8015240:	2300      	movs	r3, #0
 8015242:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8015244:	7bfb      	ldrb	r3, [r7, #15]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d103      	bne.n	8015252 <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 801524a:	687b      	ldr	r3, [r7, #4]
 801524c:	2201      	movs	r2, #1
 801524e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8015252:	7bfb      	ldrb	r3, [r7, #15]
}
 8015254:	4618      	mov	r0, r3
 8015256:	3710      	adds	r7, #16
 8015258:	46bd      	mov	sp, r7
 801525a:	bd80      	pop	{r7, pc}

0801525c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b084      	sub	sp, #16
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8015264:	2300      	movs	r3, #0
 8015266:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	681b      	ldr	r3, [r3, #0]
 801526c:	4a0d      	ldr	r2, [pc, #52]	@ (80152a4 <HAL_RTC_WaitForSynchro+0x48>)
 801526e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8015270:	f7fb f860 	bl	8010334 <HAL_GetTick>
 8015274:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8015276:	e009      	b.n	801528c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8015278:	f7fb f85c 	bl	8010334 <HAL_GetTick>
 801527c:	4602      	mov	r2, r0
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	1ad3      	subs	r3, r2, r3
 8015282:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8015286:	d901      	bls.n	801528c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8015288:	2303      	movs	r3, #3
 801528a:	e007      	b.n	801529c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	68db      	ldr	r3, [r3, #12]
 8015292:	f003 0320 	and.w	r3, r3, #32
 8015296:	2b00      	cmp	r3, #0
 8015298:	d0ee      	beq.n	8015278 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 801529a:	2300      	movs	r3, #0
}
 801529c:	4618      	mov	r0, r3
 801529e:	3710      	adds	r7, #16
 80152a0:	46bd      	mov	sp, r7
 80152a2:	bd80      	pop	{r7, pc}
 80152a4:	0001ff5f 	.word	0x0001ff5f

080152a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80152a8:	b580      	push	{r7, lr}
 80152aa:	b084      	sub	sp, #16
 80152ac:	af00      	add	r7, sp, #0
 80152ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80152b0:	2300      	movs	r3, #0
 80152b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80152b4:	2300      	movs	r3, #0
 80152b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	681b      	ldr	r3, [r3, #0]
 80152bc:	68db      	ldr	r3, [r3, #12]
 80152be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	d123      	bne.n	801530e <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	681b      	ldr	r3, [r3, #0]
 80152ca:	68da      	ldr	r2, [r3, #12]
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80152d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80152d6:	f7fb f82d 	bl	8010334 <HAL_GetTick>
 80152da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80152dc:	e00d      	b.n	80152fa <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80152de:	f7fb f829 	bl	8010334 <HAL_GetTick>
 80152e2:	4602      	mov	r2, r0
 80152e4:	68bb      	ldr	r3, [r7, #8]
 80152e6:	1ad3      	subs	r3, r2, r3
 80152e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80152ec:	d905      	bls.n	80152fa <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80152ee:	687b      	ldr	r3, [r7, #4]
 80152f0:	2204      	movs	r2, #4
 80152f2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 80152f6:	2301      	movs	r3, #1
 80152f8:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	681b      	ldr	r3, [r3, #0]
 80152fe:	68db      	ldr	r3, [r3, #12]
 8015300:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015304:	2b00      	cmp	r3, #0
 8015306:	d102      	bne.n	801530e <RTC_EnterInitMode+0x66>
 8015308:	7bfb      	ldrb	r3, [r7, #15]
 801530a:	2b01      	cmp	r3, #1
 801530c:	d1e7      	bne.n	80152de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 801530e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015310:	4618      	mov	r0, r3
 8015312:	3710      	adds	r7, #16
 8015314:	46bd      	mov	sp, r7
 8015316:	bd80      	pop	{r7, pc}

08015318 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8015318:	b580      	push	{r7, lr}
 801531a:	b084      	sub	sp, #16
 801531c:	af00      	add	r7, sp, #0
 801531e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8015320:	2300      	movs	r3, #0
 8015322:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	681b      	ldr	r3, [r3, #0]
 8015328:	68da      	ldr	r2, [r3, #12]
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	681b      	ldr	r3, [r3, #0]
 801532e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8015332:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	681b      	ldr	r3, [r3, #0]
 8015338:	689b      	ldr	r3, [r3, #8]
 801533a:	f003 0320 	and.w	r3, r3, #32
 801533e:	2b00      	cmp	r3, #0
 8015340:	d10b      	bne.n	801535a <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8015342:	6878      	ldr	r0, [r7, #4]
 8015344:	f7ff ff8a 	bl	801525c <HAL_RTC_WaitForSynchro>
 8015348:	4603      	mov	r3, r0
 801534a:	2b00      	cmp	r3, #0
 801534c:	d005      	beq.n	801535a <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	2204      	movs	r2, #4
 8015352:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 8015356:	2301      	movs	r3, #1
 8015358:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 801535a:	7bfb      	ldrb	r3, [r7, #15]
}
 801535c:	4618      	mov	r0, r3
 801535e:	3710      	adds	r7, #16
 8015360:	46bd      	mov	sp, r7
 8015362:	bd80      	pop	{r7, pc}

08015364 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8015364:	b580      	push	{r7, lr}
 8015366:	b084      	sub	sp, #16
 8015368:	af00      	add	r7, sp, #0
 801536a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	2b00      	cmp	r3, #0
 8015370:	d101      	bne.n	8015376 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8015372:	2301      	movs	r3, #1
 8015374:	e095      	b.n	80154a2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8015376:	687b      	ldr	r3, [r7, #4]
 8015378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801537a:	2b00      	cmp	r3, #0
 801537c:	d108      	bne.n	8015390 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	685b      	ldr	r3, [r3, #4]
 8015382:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015386:	d009      	beq.n	801539c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8015388:	687b      	ldr	r3, [r7, #4]
 801538a:	2200      	movs	r2, #0
 801538c:	61da      	str	r2, [r3, #28]
 801538e:	e005      	b.n	801539c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	2200      	movs	r2, #0
 8015394:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8015396:	687b      	ldr	r3, [r7, #4]
 8015398:	2200      	movs	r2, #0
 801539a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	2200      	movs	r2, #0
 80153a0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80153a2:	687b      	ldr	r3, [r7, #4]
 80153a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80153a8:	b2db      	uxtb	r3, r3
 80153aa:	2b00      	cmp	r3, #0
 80153ac:	d106      	bne.n	80153bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80153ae:	687b      	ldr	r3, [r7, #4]
 80153b0:	2200      	movs	r2, #0
 80153b2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80153b6:	6878      	ldr	r0, [r7, #4]
 80153b8:	f000 f877 	bl	80154aa <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	2202      	movs	r2, #2
 80153c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	681b      	ldr	r3, [r3, #0]
 80153c8:	681a      	ldr	r2, [r3, #0]
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80153d2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	68db      	ldr	r3, [r3, #12]
 80153d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80153dc:	d902      	bls.n	80153e4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80153de:	2300      	movs	r3, #0
 80153e0:	60fb      	str	r3, [r7, #12]
 80153e2:	e002      	b.n	80153ea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80153e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80153e8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80153ea:	687b      	ldr	r3, [r7, #4]
 80153ec:	68db      	ldr	r3, [r3, #12]
 80153ee:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80153f2:	d007      	beq.n	8015404 <HAL_SPI_Init+0xa0>
 80153f4:	687b      	ldr	r3, [r7, #4]
 80153f6:	68db      	ldr	r3, [r3, #12]
 80153f8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80153fc:	d002      	beq.n	8015404 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80153fe:	687b      	ldr	r3, [r7, #4]
 8015400:	2200      	movs	r2, #0
 8015402:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8015404:	687b      	ldr	r3, [r7, #4]
 8015406:	685b      	ldr	r3, [r3, #4]
 8015408:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	689b      	ldr	r3, [r3, #8]
 8015410:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8015414:	431a      	orrs	r2, r3
 8015416:	687b      	ldr	r3, [r7, #4]
 8015418:	691b      	ldr	r3, [r3, #16]
 801541a:	f003 0302 	and.w	r3, r3, #2
 801541e:	431a      	orrs	r2, r3
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	695b      	ldr	r3, [r3, #20]
 8015424:	f003 0301 	and.w	r3, r3, #1
 8015428:	431a      	orrs	r2, r3
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	699b      	ldr	r3, [r3, #24]
 801542e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8015432:	431a      	orrs	r2, r3
 8015434:	687b      	ldr	r3, [r7, #4]
 8015436:	69db      	ldr	r3, [r3, #28]
 8015438:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801543c:	431a      	orrs	r2, r3
 801543e:	687b      	ldr	r3, [r7, #4]
 8015440:	6a1b      	ldr	r3, [r3, #32]
 8015442:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8015446:	ea42 0103 	orr.w	r1, r2, r3
 801544a:	687b      	ldr	r3, [r7, #4]
 801544c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801544e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	681b      	ldr	r3, [r3, #0]
 8015456:	430a      	orrs	r2, r1
 8015458:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	699b      	ldr	r3, [r3, #24]
 801545e:	0c1b      	lsrs	r3, r3, #16
 8015460:	f003 0204 	and.w	r2, r3, #4
 8015464:	687b      	ldr	r3, [r7, #4]
 8015466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015468:	f003 0310 	and.w	r3, r3, #16
 801546c:	431a      	orrs	r2, r3
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015472:	f003 0308 	and.w	r3, r3, #8
 8015476:	431a      	orrs	r2, r3
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	68db      	ldr	r3, [r3, #12]
 801547c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8015480:	ea42 0103 	orr.w	r1, r2, r3
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	681b      	ldr	r3, [r3, #0]
 801548e:	430a      	orrs	r2, r1
 8015490:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	2200      	movs	r2, #0
 8015496:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	2201      	movs	r2, #1
 801549c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80154a0:	2300      	movs	r3, #0
}
 80154a2:	4618      	mov	r0, r3
 80154a4:	3710      	adds	r7, #16
 80154a6:	46bd      	mov	sp, r7
 80154a8:	bd80      	pop	{r7, pc}

080154aa <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80154aa:	b480      	push	{r7}
 80154ac:	b083      	sub	sp, #12
 80154ae:	af00      	add	r7, sp, #0
 80154b0:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 80154b2:	bf00      	nop
 80154b4:	370c      	adds	r7, #12
 80154b6:	46bd      	mov	sp, r7
 80154b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154bc:	4770      	bx	lr

080154be <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80154be:	b580      	push	{r7, lr}
 80154c0:	b088      	sub	sp, #32
 80154c2:	af00      	add	r7, sp, #0
 80154c4:	60f8      	str	r0, [r7, #12]
 80154c6:	60b9      	str	r1, [r7, #8]
 80154c8:	603b      	str	r3, [r7, #0]
 80154ca:	4613      	mov	r3, r2
 80154cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80154ce:	f7fa ff31 	bl	8010334 <HAL_GetTick>
 80154d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80154d4:	88fb      	ldrh	r3, [r7, #6]
 80154d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80154d8:	68fb      	ldr	r3, [r7, #12]
 80154da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80154de:	b2db      	uxtb	r3, r3
 80154e0:	2b01      	cmp	r3, #1
 80154e2:	d001      	beq.n	80154e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80154e4:	2302      	movs	r3, #2
 80154e6:	e15c      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d002      	beq.n	80154f4 <HAL_SPI_Transmit+0x36>
 80154ee:	88fb      	ldrh	r3, [r7, #6]
 80154f0:	2b00      	cmp	r3, #0
 80154f2:	d101      	bne.n	80154f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80154f4:	2301      	movs	r3, #1
 80154f6:	e154      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80154f8:	68fb      	ldr	r3, [r7, #12]
 80154fa:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80154fe:	2b01      	cmp	r3, #1
 8015500:	d101      	bne.n	8015506 <HAL_SPI_Transmit+0x48>
 8015502:	2302      	movs	r3, #2
 8015504:	e14d      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
 8015506:	68fb      	ldr	r3, [r7, #12]
 8015508:	2201      	movs	r2, #1
 801550a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	2203      	movs	r2, #3
 8015512:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8015516:	68fb      	ldr	r3, [r7, #12]
 8015518:	2200      	movs	r2, #0
 801551a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801551c:	68fb      	ldr	r3, [r7, #12]
 801551e:	68ba      	ldr	r2, [r7, #8]
 8015520:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8015522:	68fb      	ldr	r3, [r7, #12]
 8015524:	88fa      	ldrh	r2, [r7, #6]
 8015526:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8015528:	68fb      	ldr	r3, [r7, #12]
 801552a:	88fa      	ldrh	r2, [r7, #6]
 801552c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 801552e:	68fb      	ldr	r3, [r7, #12]
 8015530:	2200      	movs	r2, #0
 8015532:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8015534:	68fb      	ldr	r3, [r7, #12]
 8015536:	2200      	movs	r2, #0
 8015538:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	2200      	movs	r2, #0
 8015540:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8015544:	68fb      	ldr	r3, [r7, #12]
 8015546:	2200      	movs	r2, #0
 8015548:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 801554a:	68fb      	ldr	r3, [r7, #12]
 801554c:	2200      	movs	r2, #0
 801554e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8015550:	68fb      	ldr	r3, [r7, #12]
 8015552:	689b      	ldr	r3, [r3, #8]
 8015554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015558:	d10f      	bne.n	801557a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801555a:	68fb      	ldr	r3, [r7, #12]
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	681a      	ldr	r2, [r3, #0]
 8015560:	68fb      	ldr	r3, [r7, #12]
 8015562:	681b      	ldr	r3, [r3, #0]
 8015564:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015568:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 801556a:	68fb      	ldr	r3, [r7, #12]
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	681a      	ldr	r2, [r3, #0]
 8015570:	68fb      	ldr	r3, [r7, #12]
 8015572:	681b      	ldr	r3, [r3, #0]
 8015574:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8015578:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 801557a:	68fb      	ldr	r3, [r7, #12]
 801557c:	681b      	ldr	r3, [r3, #0]
 801557e:	681b      	ldr	r3, [r3, #0]
 8015580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015584:	2b40      	cmp	r3, #64	@ 0x40
 8015586:	d007      	beq.n	8015598 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8015588:	68fb      	ldr	r3, [r7, #12]
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	681a      	ldr	r2, [r3, #0]
 801558e:	68fb      	ldr	r3, [r7, #12]
 8015590:	681b      	ldr	r3, [r3, #0]
 8015592:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015596:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8015598:	68fb      	ldr	r3, [r7, #12]
 801559a:	68db      	ldr	r3, [r3, #12]
 801559c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80155a0:	d952      	bls.n	8015648 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80155a2:	68fb      	ldr	r3, [r7, #12]
 80155a4:	685b      	ldr	r3, [r3, #4]
 80155a6:	2b00      	cmp	r3, #0
 80155a8:	d002      	beq.n	80155b0 <HAL_SPI_Transmit+0xf2>
 80155aa:	8b7b      	ldrh	r3, [r7, #26]
 80155ac:	2b01      	cmp	r3, #1
 80155ae:	d145      	bne.n	801563c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155b4:	881a      	ldrh	r2, [r3, #0]
 80155b6:	68fb      	ldr	r3, [r7, #12]
 80155b8:	681b      	ldr	r3, [r3, #0]
 80155ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80155bc:	68fb      	ldr	r3, [r7, #12]
 80155be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155c0:	1c9a      	adds	r2, r3, #2
 80155c2:	68fb      	ldr	r3, [r7, #12]
 80155c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155ca:	b29b      	uxth	r3, r3
 80155cc:	3b01      	subs	r3, #1
 80155ce:	b29a      	uxth	r2, r3
 80155d0:	68fb      	ldr	r3, [r7, #12]
 80155d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80155d4:	e032      	b.n	801563c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80155d6:	68fb      	ldr	r3, [r7, #12]
 80155d8:	681b      	ldr	r3, [r3, #0]
 80155da:	689b      	ldr	r3, [r3, #8]
 80155dc:	f003 0302 	and.w	r3, r3, #2
 80155e0:	2b02      	cmp	r3, #2
 80155e2:	d112      	bne.n	801560a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80155e4:	68fb      	ldr	r3, [r7, #12]
 80155e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155e8:	881a      	ldrh	r2, [r3, #0]
 80155ea:	68fb      	ldr	r3, [r7, #12]
 80155ec:	681b      	ldr	r3, [r3, #0]
 80155ee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80155f0:	68fb      	ldr	r3, [r7, #12]
 80155f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80155f4:	1c9a      	adds	r2, r3, #2
 80155f6:	68fb      	ldr	r3, [r7, #12]
 80155f8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80155fe:	b29b      	uxth	r3, r3
 8015600:	3b01      	subs	r3, #1
 8015602:	b29a      	uxth	r2, r3
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015608:	e018      	b.n	801563c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801560a:	f7fa fe93 	bl	8010334 <HAL_GetTick>
 801560e:	4602      	mov	r2, r0
 8015610:	69fb      	ldr	r3, [r7, #28]
 8015612:	1ad3      	subs	r3, r2, r3
 8015614:	683a      	ldr	r2, [r7, #0]
 8015616:	429a      	cmp	r2, r3
 8015618:	d803      	bhi.n	8015622 <HAL_SPI_Transmit+0x164>
 801561a:	683b      	ldr	r3, [r7, #0]
 801561c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015620:	d102      	bne.n	8015628 <HAL_SPI_Transmit+0x16a>
 8015622:	683b      	ldr	r3, [r7, #0]
 8015624:	2b00      	cmp	r3, #0
 8015626:	d109      	bne.n	801563c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	2201      	movs	r2, #1
 801562c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8015630:	68fb      	ldr	r3, [r7, #12]
 8015632:	2200      	movs	r2, #0
 8015634:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8015638:	2303      	movs	r3, #3
 801563a:	e0b2      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 801563c:	68fb      	ldr	r3, [r7, #12]
 801563e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015640:	b29b      	uxth	r3, r3
 8015642:	2b00      	cmp	r3, #0
 8015644:	d1c7      	bne.n	80155d6 <HAL_SPI_Transmit+0x118>
 8015646:	e083      	b.n	8015750 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8015648:	68fb      	ldr	r3, [r7, #12]
 801564a:	685b      	ldr	r3, [r3, #4]
 801564c:	2b00      	cmp	r3, #0
 801564e:	d002      	beq.n	8015656 <HAL_SPI_Transmit+0x198>
 8015650:	8b7b      	ldrh	r3, [r7, #26]
 8015652:	2b01      	cmp	r3, #1
 8015654:	d177      	bne.n	8015746 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8015656:	68fb      	ldr	r3, [r7, #12]
 8015658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801565a:	b29b      	uxth	r3, r3
 801565c:	2b01      	cmp	r3, #1
 801565e:	d912      	bls.n	8015686 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015664:	881a      	ldrh	r2, [r3, #0]
 8015666:	68fb      	ldr	r3, [r7, #12]
 8015668:	681b      	ldr	r3, [r3, #0]
 801566a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801566c:	68fb      	ldr	r3, [r7, #12]
 801566e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015670:	1c9a      	adds	r2, r3, #2
 8015672:	68fb      	ldr	r3, [r7, #12]
 8015674:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8015676:	68fb      	ldr	r3, [r7, #12]
 8015678:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801567a:	b29b      	uxth	r3, r3
 801567c:	3b02      	subs	r3, #2
 801567e:	b29a      	uxth	r2, r3
 8015680:	68fb      	ldr	r3, [r7, #12]
 8015682:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015684:	e05f      	b.n	8015746 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8015686:	68fb      	ldr	r3, [r7, #12]
 8015688:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801568a:	68fb      	ldr	r3, [r7, #12]
 801568c:	681b      	ldr	r3, [r3, #0]
 801568e:	330c      	adds	r3, #12
 8015690:	7812      	ldrb	r2, [r2, #0]
 8015692:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8015694:	68fb      	ldr	r3, [r7, #12]
 8015696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015698:	1c5a      	adds	r2, r3, #1
 801569a:	68fb      	ldr	r3, [r7, #12]
 801569c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 801569e:	68fb      	ldr	r3, [r7, #12]
 80156a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80156a2:	b29b      	uxth	r3, r3
 80156a4:	3b01      	subs	r3, #1
 80156a6:	b29a      	uxth	r2, r3
 80156a8:	68fb      	ldr	r3, [r7, #12]
 80156aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80156ac:	e04b      	b.n	8015746 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80156ae:	68fb      	ldr	r3, [r7, #12]
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	689b      	ldr	r3, [r3, #8]
 80156b4:	f003 0302 	and.w	r3, r3, #2
 80156b8:	2b02      	cmp	r3, #2
 80156ba:	d12b      	bne.n	8015714 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80156bc:	68fb      	ldr	r3, [r7, #12]
 80156be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80156c0:	b29b      	uxth	r3, r3
 80156c2:	2b01      	cmp	r3, #1
 80156c4:	d912      	bls.n	80156ec <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80156c6:	68fb      	ldr	r3, [r7, #12]
 80156c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156ca:	881a      	ldrh	r2, [r3, #0]
 80156cc:	68fb      	ldr	r3, [r7, #12]
 80156ce:	681b      	ldr	r3, [r3, #0]
 80156d0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80156d2:	68fb      	ldr	r3, [r7, #12]
 80156d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156d6:	1c9a      	adds	r2, r3, #2
 80156d8:	68fb      	ldr	r3, [r7, #12]
 80156da:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80156dc:	68fb      	ldr	r3, [r7, #12]
 80156de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80156e0:	b29b      	uxth	r3, r3
 80156e2:	3b02      	subs	r3, #2
 80156e4:	b29a      	uxth	r2, r3
 80156e6:	68fb      	ldr	r3, [r7, #12]
 80156e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80156ea:	e02c      	b.n	8015746 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80156ec:	68fb      	ldr	r3, [r7, #12]
 80156ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80156f0:	68fb      	ldr	r3, [r7, #12]
 80156f2:	681b      	ldr	r3, [r3, #0]
 80156f4:	330c      	adds	r3, #12
 80156f6:	7812      	ldrb	r2, [r2, #0]
 80156f8:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80156fa:	68fb      	ldr	r3, [r7, #12]
 80156fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80156fe:	1c5a      	adds	r2, r3, #1
 8015700:	68fb      	ldr	r3, [r7, #12]
 8015702:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8015704:	68fb      	ldr	r3, [r7, #12]
 8015706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015708:	b29b      	uxth	r3, r3
 801570a:	3b01      	subs	r3, #1
 801570c:	b29a      	uxth	r2, r3
 801570e:	68fb      	ldr	r3, [r7, #12]
 8015710:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015712:	e018      	b.n	8015746 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8015714:	f7fa fe0e 	bl	8010334 <HAL_GetTick>
 8015718:	4602      	mov	r2, r0
 801571a:	69fb      	ldr	r3, [r7, #28]
 801571c:	1ad3      	subs	r3, r2, r3
 801571e:	683a      	ldr	r2, [r7, #0]
 8015720:	429a      	cmp	r2, r3
 8015722:	d803      	bhi.n	801572c <HAL_SPI_Transmit+0x26e>
 8015724:	683b      	ldr	r3, [r7, #0]
 8015726:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801572a:	d102      	bne.n	8015732 <HAL_SPI_Transmit+0x274>
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	2b00      	cmp	r3, #0
 8015730:	d109      	bne.n	8015746 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	2201      	movs	r2, #1
 8015736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 801573a:	68fb      	ldr	r3, [r7, #12]
 801573c:	2200      	movs	r2, #0
 801573e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8015742:	2303      	movs	r3, #3
 8015744:	e02d      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8015746:	68fb      	ldr	r3, [r7, #12]
 8015748:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801574a:	b29b      	uxth	r3, r3
 801574c:	2b00      	cmp	r3, #0
 801574e:	d1ae      	bne.n	80156ae <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8015750:	69fa      	ldr	r2, [r7, #28]
 8015752:	6839      	ldr	r1, [r7, #0]
 8015754:	68f8      	ldr	r0, [r7, #12]
 8015756:	f000 fb73 	bl	8015e40 <SPI_EndRxTxTransaction>
 801575a:	4603      	mov	r3, r0
 801575c:	2b00      	cmp	r3, #0
 801575e:	d002      	beq.n	8015766 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015760:	68fb      	ldr	r3, [r7, #12]
 8015762:	2220      	movs	r2, #32
 8015764:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8015766:	68fb      	ldr	r3, [r7, #12]
 8015768:	689b      	ldr	r3, [r3, #8]
 801576a:	2b00      	cmp	r3, #0
 801576c:	d10a      	bne.n	8015784 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801576e:	2300      	movs	r3, #0
 8015770:	617b      	str	r3, [r7, #20]
 8015772:	68fb      	ldr	r3, [r7, #12]
 8015774:	681b      	ldr	r3, [r3, #0]
 8015776:	68db      	ldr	r3, [r3, #12]
 8015778:	617b      	str	r3, [r7, #20]
 801577a:	68fb      	ldr	r3, [r7, #12]
 801577c:	681b      	ldr	r3, [r3, #0]
 801577e:	689b      	ldr	r3, [r3, #8]
 8015780:	617b      	str	r3, [r7, #20]
 8015782:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8015784:	68fb      	ldr	r3, [r7, #12]
 8015786:	2201      	movs	r2, #1
 8015788:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 801578c:	68fb      	ldr	r3, [r7, #12]
 801578e:	2200      	movs	r2, #0
 8015790:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8015794:	68fb      	ldr	r3, [r7, #12]
 8015796:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015798:	2b00      	cmp	r3, #0
 801579a:	d001      	beq.n	80157a0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 801579c:	2301      	movs	r3, #1
 801579e:	e000      	b.n	80157a2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80157a0:	2300      	movs	r3, #0
  }
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	3720      	adds	r7, #32
 80157a6:	46bd      	mov	sp, r7
 80157a8:	bd80      	pop	{r7, pc}

080157aa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80157aa:	b580      	push	{r7, lr}
 80157ac:	b08a      	sub	sp, #40	@ 0x28
 80157ae:	af00      	add	r7, sp, #0
 80157b0:	60f8      	str	r0, [r7, #12]
 80157b2:	60b9      	str	r1, [r7, #8]
 80157b4:	607a      	str	r2, [r7, #4]
 80157b6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80157b8:	2301      	movs	r3, #1
 80157ba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80157bc:	f7fa fdba 	bl	8010334 <HAL_GetTick>
 80157c0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80157c2:	68fb      	ldr	r3, [r7, #12]
 80157c4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80157c8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80157ca:	68fb      	ldr	r3, [r7, #12]
 80157cc:	685b      	ldr	r3, [r3, #4]
 80157ce:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80157d0:	887b      	ldrh	r3, [r7, #2]
 80157d2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80157d4:	887b      	ldrh	r3, [r7, #2]
 80157d6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80157d8:	7ffb      	ldrb	r3, [r7, #31]
 80157da:	2b01      	cmp	r3, #1
 80157dc:	d00c      	beq.n	80157f8 <HAL_SPI_TransmitReceive+0x4e>
 80157de:	69bb      	ldr	r3, [r7, #24]
 80157e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80157e4:	d106      	bne.n	80157f4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	689b      	ldr	r3, [r3, #8]
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d102      	bne.n	80157f4 <HAL_SPI_TransmitReceive+0x4a>
 80157ee:	7ffb      	ldrb	r3, [r7, #31]
 80157f0:	2b04      	cmp	r3, #4
 80157f2:	d001      	beq.n	80157f8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80157f4:	2302      	movs	r3, #2
 80157f6:	e1f3      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80157f8:	68bb      	ldr	r3, [r7, #8]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d005      	beq.n	801580a <HAL_SPI_TransmitReceive+0x60>
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	2b00      	cmp	r3, #0
 8015802:	d002      	beq.n	801580a <HAL_SPI_TransmitReceive+0x60>
 8015804:	887b      	ldrh	r3, [r7, #2]
 8015806:	2b00      	cmp	r3, #0
 8015808:	d101      	bne.n	801580e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 801580a:	2301      	movs	r3, #1
 801580c:	e1e8      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801580e:	68fb      	ldr	r3, [r7, #12]
 8015810:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8015814:	2b01      	cmp	r3, #1
 8015816:	d101      	bne.n	801581c <HAL_SPI_TransmitReceive+0x72>
 8015818:	2302      	movs	r3, #2
 801581a:	e1e1      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
 801581c:	68fb      	ldr	r3, [r7, #12]
 801581e:	2201      	movs	r2, #1
 8015820:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8015824:	68fb      	ldr	r3, [r7, #12]
 8015826:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 801582a:	b2db      	uxtb	r3, r3
 801582c:	2b04      	cmp	r3, #4
 801582e:	d003      	beq.n	8015838 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8015830:	68fb      	ldr	r3, [r7, #12]
 8015832:	2205      	movs	r2, #5
 8015834:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8015838:	68fb      	ldr	r3, [r7, #12]
 801583a:	2200      	movs	r2, #0
 801583c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 801583e:	68fb      	ldr	r3, [r7, #12]
 8015840:	687a      	ldr	r2, [r7, #4]
 8015842:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8015844:	68fb      	ldr	r3, [r7, #12]
 8015846:	887a      	ldrh	r2, [r7, #2]
 8015848:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 801584c:	68fb      	ldr	r3, [r7, #12]
 801584e:	887a      	ldrh	r2, [r7, #2]
 8015850:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8015854:	68fb      	ldr	r3, [r7, #12]
 8015856:	68ba      	ldr	r2, [r7, #8]
 8015858:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 801585a:	68fb      	ldr	r3, [r7, #12]
 801585c:	887a      	ldrh	r2, [r7, #2]
 801585e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8015860:	68fb      	ldr	r3, [r7, #12]
 8015862:	887a      	ldrh	r2, [r7, #2]
 8015864:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8015866:	68fb      	ldr	r3, [r7, #12]
 8015868:	2200      	movs	r2, #0
 801586a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801586c:	68fb      	ldr	r3, [r7, #12]
 801586e:	2200      	movs	r2, #0
 8015870:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8015872:	68fb      	ldr	r3, [r7, #12]
 8015874:	68db      	ldr	r3, [r3, #12]
 8015876:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 801587a:	d802      	bhi.n	8015882 <HAL_SPI_TransmitReceive+0xd8>
 801587c:	8abb      	ldrh	r3, [r7, #20]
 801587e:	2b01      	cmp	r3, #1
 8015880:	d908      	bls.n	8015894 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8015882:	68fb      	ldr	r3, [r7, #12]
 8015884:	681b      	ldr	r3, [r3, #0]
 8015886:	685a      	ldr	r2, [r3, #4]
 8015888:	68fb      	ldr	r3, [r7, #12]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8015890:	605a      	str	r2, [r3, #4]
 8015892:	e007      	b.n	80158a4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	681b      	ldr	r3, [r3, #0]
 8015898:	685a      	ldr	r2, [r3, #4]
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80158a2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80158a4:	68fb      	ldr	r3, [r7, #12]
 80158a6:	681b      	ldr	r3, [r3, #0]
 80158a8:	681b      	ldr	r3, [r3, #0]
 80158aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80158ae:	2b40      	cmp	r3, #64	@ 0x40
 80158b0:	d007      	beq.n	80158c2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	681b      	ldr	r3, [r3, #0]
 80158b6:	681a      	ldr	r2, [r3, #0]
 80158b8:	68fb      	ldr	r3, [r7, #12]
 80158ba:	681b      	ldr	r3, [r3, #0]
 80158bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80158c0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80158c2:	68fb      	ldr	r3, [r7, #12]
 80158c4:	68db      	ldr	r3, [r3, #12]
 80158c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80158ca:	f240 8083 	bls.w	80159d4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80158ce:	68fb      	ldr	r3, [r7, #12]
 80158d0:	685b      	ldr	r3, [r3, #4]
 80158d2:	2b00      	cmp	r3, #0
 80158d4:	d002      	beq.n	80158dc <HAL_SPI_TransmitReceive+0x132>
 80158d6:	8afb      	ldrh	r3, [r7, #22]
 80158d8:	2b01      	cmp	r3, #1
 80158da:	d16f      	bne.n	80159bc <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80158dc:	68fb      	ldr	r3, [r7, #12]
 80158de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158e0:	881a      	ldrh	r2, [r3, #0]
 80158e2:	68fb      	ldr	r3, [r7, #12]
 80158e4:	681b      	ldr	r3, [r3, #0]
 80158e6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80158ec:	1c9a      	adds	r2, r3, #2
 80158ee:	68fb      	ldr	r3, [r7, #12]
 80158f0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80158f2:	68fb      	ldr	r3, [r7, #12]
 80158f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80158f6:	b29b      	uxth	r3, r3
 80158f8:	3b01      	subs	r3, #1
 80158fa:	b29a      	uxth	r2, r3
 80158fc:	68fb      	ldr	r3, [r7, #12]
 80158fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8015900:	e05c      	b.n	80159bc <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8015902:	68fb      	ldr	r3, [r7, #12]
 8015904:	681b      	ldr	r3, [r3, #0]
 8015906:	689b      	ldr	r3, [r3, #8]
 8015908:	f003 0302 	and.w	r3, r3, #2
 801590c:	2b02      	cmp	r3, #2
 801590e:	d11b      	bne.n	8015948 <HAL_SPI_TransmitReceive+0x19e>
 8015910:	68fb      	ldr	r3, [r7, #12]
 8015912:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015914:	b29b      	uxth	r3, r3
 8015916:	2b00      	cmp	r3, #0
 8015918:	d016      	beq.n	8015948 <HAL_SPI_TransmitReceive+0x19e>
 801591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801591c:	2b01      	cmp	r3, #1
 801591e:	d113      	bne.n	8015948 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8015920:	68fb      	ldr	r3, [r7, #12]
 8015922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015924:	881a      	ldrh	r2, [r3, #0]
 8015926:	68fb      	ldr	r3, [r7, #12]
 8015928:	681b      	ldr	r3, [r3, #0]
 801592a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 801592c:	68fb      	ldr	r3, [r7, #12]
 801592e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015930:	1c9a      	adds	r2, r3, #2
 8015932:	68fb      	ldr	r3, [r7, #12]
 8015934:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8015936:	68fb      	ldr	r3, [r7, #12]
 8015938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801593a:	b29b      	uxth	r3, r3
 801593c:	3b01      	subs	r3, #1
 801593e:	b29a      	uxth	r2, r3
 8015940:	68fb      	ldr	r3, [r7, #12]
 8015942:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8015944:	2300      	movs	r3, #0
 8015946:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8015948:	68fb      	ldr	r3, [r7, #12]
 801594a:	681b      	ldr	r3, [r3, #0]
 801594c:	689b      	ldr	r3, [r3, #8]
 801594e:	f003 0301 	and.w	r3, r3, #1
 8015952:	2b01      	cmp	r3, #1
 8015954:	d11c      	bne.n	8015990 <HAL_SPI_TransmitReceive+0x1e6>
 8015956:	68fb      	ldr	r3, [r7, #12]
 8015958:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 801595c:	b29b      	uxth	r3, r3
 801595e:	2b00      	cmp	r3, #0
 8015960:	d016      	beq.n	8015990 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8015962:	68fb      	ldr	r3, [r7, #12]
 8015964:	681b      	ldr	r3, [r3, #0]
 8015966:	68da      	ldr	r2, [r3, #12]
 8015968:	68fb      	ldr	r3, [r7, #12]
 801596a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801596c:	b292      	uxth	r2, r2
 801596e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8015970:	68fb      	ldr	r3, [r7, #12]
 8015972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015974:	1c9a      	adds	r2, r3, #2
 8015976:	68fb      	ldr	r3, [r7, #12]
 8015978:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 801597a:	68fb      	ldr	r3, [r7, #12]
 801597c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015980:	b29b      	uxth	r3, r3
 8015982:	3b01      	subs	r3, #1
 8015984:	b29a      	uxth	r2, r3
 8015986:	68fb      	ldr	r3, [r7, #12]
 8015988:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801598c:	2301      	movs	r3, #1
 801598e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8015990:	f7fa fcd0 	bl	8010334 <HAL_GetTick>
 8015994:	4602      	mov	r2, r0
 8015996:	6a3b      	ldr	r3, [r7, #32]
 8015998:	1ad3      	subs	r3, r2, r3
 801599a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801599c:	429a      	cmp	r2, r3
 801599e:	d80d      	bhi.n	80159bc <HAL_SPI_TransmitReceive+0x212>
 80159a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80159a6:	d009      	beq.n	80159bc <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80159a8:	68fb      	ldr	r3, [r7, #12]
 80159aa:	2201      	movs	r2, #1
 80159ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80159b0:	68fb      	ldr	r3, [r7, #12]
 80159b2:	2200      	movs	r2, #0
 80159b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80159b8:	2303      	movs	r3, #3
 80159ba:	e111      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80159bc:	68fb      	ldr	r3, [r7, #12]
 80159be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80159c0:	b29b      	uxth	r3, r3
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d19d      	bne.n	8015902 <HAL_SPI_TransmitReceive+0x158>
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80159cc:	b29b      	uxth	r3, r3
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d197      	bne.n	8015902 <HAL_SPI_TransmitReceive+0x158>
 80159d2:	e0e5      	b.n	8015ba0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80159d4:	68fb      	ldr	r3, [r7, #12]
 80159d6:	685b      	ldr	r3, [r3, #4]
 80159d8:	2b00      	cmp	r3, #0
 80159da:	d003      	beq.n	80159e4 <HAL_SPI_TransmitReceive+0x23a>
 80159dc:	8afb      	ldrh	r3, [r7, #22]
 80159de:	2b01      	cmp	r3, #1
 80159e0:	f040 80d1 	bne.w	8015b86 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80159e4:	68fb      	ldr	r3, [r7, #12]
 80159e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80159e8:	b29b      	uxth	r3, r3
 80159ea:	2b01      	cmp	r3, #1
 80159ec:	d912      	bls.n	8015a14 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80159ee:	68fb      	ldr	r3, [r7, #12]
 80159f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159f2:	881a      	ldrh	r2, [r3, #0]
 80159f4:	68fb      	ldr	r3, [r7, #12]
 80159f6:	681b      	ldr	r3, [r3, #0]
 80159f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80159fa:	68fb      	ldr	r3, [r7, #12]
 80159fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80159fe:	1c9a      	adds	r2, r3, #2
 8015a00:	68fb      	ldr	r3, [r7, #12]
 8015a02:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8015a04:	68fb      	ldr	r3, [r7, #12]
 8015a06:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015a08:	b29b      	uxth	r3, r3
 8015a0a:	3b02      	subs	r3, #2
 8015a0c:	b29a      	uxth	r2, r3
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015a12:	e0b8      	b.n	8015b86 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8015a14:	68fb      	ldr	r3, [r7, #12]
 8015a16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015a18:	68fb      	ldr	r3, [r7, #12]
 8015a1a:	681b      	ldr	r3, [r3, #0]
 8015a1c:	330c      	adds	r3, #12
 8015a1e:	7812      	ldrb	r2, [r2, #0]
 8015a20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a26:	1c5a      	adds	r2, r3, #1
 8015a28:	68fb      	ldr	r3, [r7, #12]
 8015a2a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8015a2c:	68fb      	ldr	r3, [r7, #12]
 8015a2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015a30:	b29b      	uxth	r3, r3
 8015a32:	3b01      	subs	r3, #1
 8015a34:	b29a      	uxth	r2, r3
 8015a36:	68fb      	ldr	r3, [r7, #12]
 8015a38:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8015a3a:	e0a4      	b.n	8015b86 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8015a3c:	68fb      	ldr	r3, [r7, #12]
 8015a3e:	681b      	ldr	r3, [r3, #0]
 8015a40:	689b      	ldr	r3, [r3, #8]
 8015a42:	f003 0302 	and.w	r3, r3, #2
 8015a46:	2b02      	cmp	r3, #2
 8015a48:	d134      	bne.n	8015ab4 <HAL_SPI_TransmitReceive+0x30a>
 8015a4a:	68fb      	ldr	r3, [r7, #12]
 8015a4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015a4e:	b29b      	uxth	r3, r3
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	d02f      	beq.n	8015ab4 <HAL_SPI_TransmitReceive+0x30a>
 8015a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a56:	2b01      	cmp	r3, #1
 8015a58:	d12c      	bne.n	8015ab4 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8015a5a:	68fb      	ldr	r3, [r7, #12]
 8015a5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015a5e:	b29b      	uxth	r3, r3
 8015a60:	2b01      	cmp	r3, #1
 8015a62:	d912      	bls.n	8015a8a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8015a64:	68fb      	ldr	r3, [r7, #12]
 8015a66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a68:	881a      	ldrh	r2, [r3, #0]
 8015a6a:	68fb      	ldr	r3, [r7, #12]
 8015a6c:	681b      	ldr	r3, [r3, #0]
 8015a6e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8015a70:	68fb      	ldr	r3, [r7, #12]
 8015a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a74:	1c9a      	adds	r2, r3, #2
 8015a76:	68fb      	ldr	r3, [r7, #12]
 8015a78:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8015a7a:	68fb      	ldr	r3, [r7, #12]
 8015a7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015a7e:	b29b      	uxth	r3, r3
 8015a80:	3b02      	subs	r3, #2
 8015a82:	b29a      	uxth	r2, r3
 8015a84:	68fb      	ldr	r3, [r7, #12]
 8015a86:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8015a88:	e012      	b.n	8015ab0 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8015a8a:	68fb      	ldr	r3, [r7, #12]
 8015a8c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015a8e:	68fb      	ldr	r3, [r7, #12]
 8015a90:	681b      	ldr	r3, [r3, #0]
 8015a92:	330c      	adds	r3, #12
 8015a94:	7812      	ldrb	r2, [r2, #0]
 8015a96:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8015a98:	68fb      	ldr	r3, [r7, #12]
 8015a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a9c:	1c5a      	adds	r2, r3, #1
 8015a9e:	68fb      	ldr	r3, [r7, #12]
 8015aa0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8015aa2:	68fb      	ldr	r3, [r7, #12]
 8015aa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015aa6:	b29b      	uxth	r3, r3
 8015aa8:	3b01      	subs	r3, #1
 8015aaa:	b29a      	uxth	r2, r3
 8015aac:	68fb      	ldr	r3, [r7, #12]
 8015aae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8015ab0:	2300      	movs	r3, #0
 8015ab2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8015ab4:	68fb      	ldr	r3, [r7, #12]
 8015ab6:	681b      	ldr	r3, [r3, #0]
 8015ab8:	689b      	ldr	r3, [r3, #8]
 8015aba:	f003 0301 	and.w	r3, r3, #1
 8015abe:	2b01      	cmp	r3, #1
 8015ac0:	d148      	bne.n	8015b54 <HAL_SPI_TransmitReceive+0x3aa>
 8015ac2:	68fb      	ldr	r3, [r7, #12]
 8015ac4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015ac8:	b29b      	uxth	r3, r3
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d042      	beq.n	8015b54 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8015ace:	68fb      	ldr	r3, [r7, #12]
 8015ad0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015ad4:	b29b      	uxth	r3, r3
 8015ad6:	2b01      	cmp	r3, #1
 8015ad8:	d923      	bls.n	8015b22 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8015ada:	68fb      	ldr	r3, [r7, #12]
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	68da      	ldr	r2, [r3, #12]
 8015ae0:	68fb      	ldr	r3, [r7, #12]
 8015ae2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015ae4:	b292      	uxth	r2, r2
 8015ae6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8015ae8:	68fb      	ldr	r3, [r7, #12]
 8015aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015aec:	1c9a      	adds	r2, r3, #2
 8015aee:	68fb      	ldr	r3, [r7, #12]
 8015af0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8015af2:	68fb      	ldr	r3, [r7, #12]
 8015af4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015af8:	b29b      	uxth	r3, r3
 8015afa:	3b02      	subs	r3, #2
 8015afc:	b29a      	uxth	r2, r3
 8015afe:	68fb      	ldr	r3, [r7, #12]
 8015b00:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8015b04:	68fb      	ldr	r3, [r7, #12]
 8015b06:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015b0a:	b29b      	uxth	r3, r3
 8015b0c:	2b01      	cmp	r3, #1
 8015b0e:	d81f      	bhi.n	8015b50 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8015b10:	68fb      	ldr	r3, [r7, #12]
 8015b12:	681b      	ldr	r3, [r3, #0]
 8015b14:	685a      	ldr	r2, [r3, #4]
 8015b16:	68fb      	ldr	r3, [r7, #12]
 8015b18:	681b      	ldr	r3, [r3, #0]
 8015b1a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8015b1e:	605a      	str	r2, [r3, #4]
 8015b20:	e016      	b.n	8015b50 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8015b22:	68fb      	ldr	r3, [r7, #12]
 8015b24:	681b      	ldr	r3, [r3, #0]
 8015b26:	f103 020c 	add.w	r2, r3, #12
 8015b2a:	68fb      	ldr	r3, [r7, #12]
 8015b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b2e:	7812      	ldrb	r2, [r2, #0]
 8015b30:	b2d2      	uxtb	r2, r2
 8015b32:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8015b34:	68fb      	ldr	r3, [r7, #12]
 8015b36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015b38:	1c5a      	adds	r2, r3, #1
 8015b3a:	68fb      	ldr	r3, [r7, #12]
 8015b3c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8015b3e:	68fb      	ldr	r3, [r7, #12]
 8015b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015b44:	b29b      	uxth	r3, r3
 8015b46:	3b01      	subs	r3, #1
 8015b48:	b29a      	uxth	r2, r3
 8015b4a:	68fb      	ldr	r3, [r7, #12]
 8015b4c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8015b50:	2301      	movs	r3, #1
 8015b52:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8015b54:	f7fa fbee 	bl	8010334 <HAL_GetTick>
 8015b58:	4602      	mov	r2, r0
 8015b5a:	6a3b      	ldr	r3, [r7, #32]
 8015b5c:	1ad3      	subs	r3, r2, r3
 8015b5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015b60:	429a      	cmp	r2, r3
 8015b62:	d803      	bhi.n	8015b6c <HAL_SPI_TransmitReceive+0x3c2>
 8015b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b6a:	d102      	bne.n	8015b72 <HAL_SPI_TransmitReceive+0x3c8>
 8015b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015b6e:	2b00      	cmp	r3, #0
 8015b70:	d109      	bne.n	8015b86 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8015b72:	68fb      	ldr	r3, [r7, #12]
 8015b74:	2201      	movs	r2, #1
 8015b76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8015b7a:	68fb      	ldr	r3, [r7, #12]
 8015b7c:	2200      	movs	r2, #0
 8015b7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8015b82:	2303      	movs	r3, #3
 8015b84:	e02c      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8015b86:	68fb      	ldr	r3, [r7, #12]
 8015b88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8015b8a:	b29b      	uxth	r3, r3
 8015b8c:	2b00      	cmp	r3, #0
 8015b8e:	f47f af55 	bne.w	8015a3c <HAL_SPI_TransmitReceive+0x292>
 8015b92:	68fb      	ldr	r3, [r7, #12]
 8015b94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8015b98:	b29b      	uxth	r3, r3
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	f47f af4e 	bne.w	8015a3c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8015ba0:	6a3a      	ldr	r2, [r7, #32]
 8015ba2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8015ba4:	68f8      	ldr	r0, [r7, #12]
 8015ba6:	f000 f94b 	bl	8015e40 <SPI_EndRxTxTransaction>
 8015baa:	4603      	mov	r3, r0
 8015bac:	2b00      	cmp	r3, #0
 8015bae:	d008      	beq.n	8015bc2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8015bb0:	68fb      	ldr	r3, [r7, #12]
 8015bb2:	2220      	movs	r2, #32
 8015bb4:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8015bb6:	68fb      	ldr	r3, [r7, #12]
 8015bb8:	2200      	movs	r2, #0
 8015bba:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8015bbe:	2301      	movs	r3, #1
 8015bc0:	e00e      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8015bc2:	68fb      	ldr	r3, [r7, #12]
 8015bc4:	2201      	movs	r2, #1
 8015bc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8015bca:	68fb      	ldr	r3, [r7, #12]
 8015bcc:	2200      	movs	r2, #0
 8015bce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8015bd2:	68fb      	ldr	r3, [r7, #12]
 8015bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015bd6:	2b00      	cmp	r3, #0
 8015bd8:	d001      	beq.n	8015bde <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8015bda:	2301      	movs	r3, #1
 8015bdc:	e000      	b.n	8015be0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8015bde:	2300      	movs	r3, #0
  }
}
 8015be0:	4618      	mov	r0, r3
 8015be2:	3728      	adds	r7, #40	@ 0x28
 8015be4:	46bd      	mov	sp, r7
 8015be6:	bd80      	pop	{r7, pc}

08015be8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8015be8:	b480      	push	{r7}
 8015bea:	b083      	sub	sp, #12
 8015bec:	af00      	add	r7, sp, #0
 8015bee:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8015bf0:	687b      	ldr	r3, [r7, #4]
 8015bf2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8015bf6:	b2db      	uxtb	r3, r3
}
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	370c      	adds	r7, #12
 8015bfc:	46bd      	mov	sp, r7
 8015bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c02:	4770      	bx	lr

08015c04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8015c04:	b580      	push	{r7, lr}
 8015c06:	b088      	sub	sp, #32
 8015c08:	af00      	add	r7, sp, #0
 8015c0a:	60f8      	str	r0, [r7, #12]
 8015c0c:	60b9      	str	r1, [r7, #8]
 8015c0e:	603b      	str	r3, [r7, #0]
 8015c10:	4613      	mov	r3, r2
 8015c12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8015c14:	f7fa fb8e 	bl	8010334 <HAL_GetTick>
 8015c18:	4602      	mov	r2, r0
 8015c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c1c:	1a9b      	subs	r3, r3, r2
 8015c1e:	683a      	ldr	r2, [r7, #0]
 8015c20:	4413      	add	r3, r2
 8015c22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8015c24:	f7fa fb86 	bl	8010334 <HAL_GetTick>
 8015c28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8015c2a:	4b39      	ldr	r3, [pc, #228]	@ (8015d10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8015c2c:	681b      	ldr	r3, [r3, #0]
 8015c2e:	015b      	lsls	r3, r3, #5
 8015c30:	0d1b      	lsrs	r3, r3, #20
 8015c32:	69fa      	ldr	r2, [r7, #28]
 8015c34:	fb02 f303 	mul.w	r3, r2, r3
 8015c38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8015c3a:	e055      	b.n	8015ce8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8015c3c:	683b      	ldr	r3, [r7, #0]
 8015c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015c42:	d051      	beq.n	8015ce8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8015c44:	f7fa fb76 	bl	8010334 <HAL_GetTick>
 8015c48:	4602      	mov	r2, r0
 8015c4a:	69bb      	ldr	r3, [r7, #24]
 8015c4c:	1ad3      	subs	r3, r2, r3
 8015c4e:	69fa      	ldr	r2, [r7, #28]
 8015c50:	429a      	cmp	r2, r3
 8015c52:	d902      	bls.n	8015c5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8015c54:	69fb      	ldr	r3, [r7, #28]
 8015c56:	2b00      	cmp	r3, #0
 8015c58:	d13d      	bne.n	8015cd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015c5a:	68fb      	ldr	r3, [r7, #12]
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	685a      	ldr	r2, [r3, #4]
 8015c60:	68fb      	ldr	r3, [r7, #12]
 8015c62:	681b      	ldr	r3, [r3, #0]
 8015c64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015c68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8015c6a:	68fb      	ldr	r3, [r7, #12]
 8015c6c:	685b      	ldr	r3, [r3, #4]
 8015c6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015c72:	d111      	bne.n	8015c98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8015c74:	68fb      	ldr	r3, [r7, #12]
 8015c76:	689b      	ldr	r3, [r3, #8]
 8015c78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015c7c:	d004      	beq.n	8015c88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015c7e:	68fb      	ldr	r3, [r7, #12]
 8015c80:	689b      	ldr	r3, [r3, #8]
 8015c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015c86:	d107      	bne.n	8015c98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015c88:	68fb      	ldr	r3, [r7, #12]
 8015c8a:	681b      	ldr	r3, [r3, #0]
 8015c8c:	681a      	ldr	r2, [r3, #0]
 8015c8e:	68fb      	ldr	r3, [r7, #12]
 8015c90:	681b      	ldr	r3, [r3, #0]
 8015c92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015c96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015c98:	68fb      	ldr	r3, [r7, #12]
 8015c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015ca0:	d10f      	bne.n	8015cc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8015ca2:	68fb      	ldr	r3, [r7, #12]
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	681a      	ldr	r2, [r3, #0]
 8015ca8:	68fb      	ldr	r3, [r7, #12]
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8015cb0:	601a      	str	r2, [r3, #0]
 8015cb2:	68fb      	ldr	r3, [r7, #12]
 8015cb4:	681b      	ldr	r3, [r3, #0]
 8015cb6:	681a      	ldr	r2, [r3, #0]
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	681b      	ldr	r3, [r3, #0]
 8015cbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015cc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	2201      	movs	r2, #1
 8015cc6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015cca:	68fb      	ldr	r3, [r7, #12]
 8015ccc:	2200      	movs	r2, #0
 8015cce:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015cd2:	2303      	movs	r3, #3
 8015cd4:	e018      	b.n	8015d08 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8015cd6:	697b      	ldr	r3, [r7, #20]
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	d102      	bne.n	8015ce2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8015cdc:	2300      	movs	r3, #0
 8015cde:	61fb      	str	r3, [r7, #28]
 8015ce0:	e002      	b.n	8015ce8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8015ce2:	697b      	ldr	r3, [r7, #20]
 8015ce4:	3b01      	subs	r3, #1
 8015ce6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8015ce8:	68fb      	ldr	r3, [r7, #12]
 8015cea:	681b      	ldr	r3, [r3, #0]
 8015cec:	689a      	ldr	r2, [r3, #8]
 8015cee:	68bb      	ldr	r3, [r7, #8]
 8015cf0:	4013      	ands	r3, r2
 8015cf2:	68ba      	ldr	r2, [r7, #8]
 8015cf4:	429a      	cmp	r2, r3
 8015cf6:	bf0c      	ite	eq
 8015cf8:	2301      	moveq	r3, #1
 8015cfa:	2300      	movne	r3, #0
 8015cfc:	b2db      	uxtb	r3, r3
 8015cfe:	461a      	mov	r2, r3
 8015d00:	79fb      	ldrb	r3, [r7, #7]
 8015d02:	429a      	cmp	r2, r3
 8015d04:	d19a      	bne.n	8015c3c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8015d06:	2300      	movs	r3, #0
}
 8015d08:	4618      	mov	r0, r3
 8015d0a:	3720      	adds	r7, #32
 8015d0c:	46bd      	mov	sp, r7
 8015d0e:	bd80      	pop	{r7, pc}
 8015d10:	20000580 	.word	0x20000580

08015d14 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8015d14:	b580      	push	{r7, lr}
 8015d16:	b08a      	sub	sp, #40	@ 0x28
 8015d18:	af00      	add	r7, sp, #0
 8015d1a:	60f8      	str	r0, [r7, #12]
 8015d1c:	60b9      	str	r1, [r7, #8]
 8015d1e:	607a      	str	r2, [r7, #4]
 8015d20:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8015d22:	2300      	movs	r3, #0
 8015d24:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8015d26:	f7fa fb05 	bl	8010334 <HAL_GetTick>
 8015d2a:	4602      	mov	r2, r0
 8015d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015d2e:	1a9b      	subs	r3, r3, r2
 8015d30:	683a      	ldr	r2, [r7, #0]
 8015d32:	4413      	add	r3, r2
 8015d34:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8015d36:	f7fa fafd 	bl	8010334 <HAL_GetTick>
 8015d3a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8015d3c:	68fb      	ldr	r3, [r7, #12]
 8015d3e:	681b      	ldr	r3, [r3, #0]
 8015d40:	330c      	adds	r3, #12
 8015d42:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8015d44:	4b3d      	ldr	r3, [pc, #244]	@ (8015e3c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8015d46:	681a      	ldr	r2, [r3, #0]
 8015d48:	4613      	mov	r3, r2
 8015d4a:	009b      	lsls	r3, r3, #2
 8015d4c:	4413      	add	r3, r2
 8015d4e:	00da      	lsls	r2, r3, #3
 8015d50:	1ad3      	subs	r3, r2, r3
 8015d52:	0d1b      	lsrs	r3, r3, #20
 8015d54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015d56:	fb02 f303 	mul.w	r3, r2, r3
 8015d5a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8015d5c:	e061      	b.n	8015e22 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8015d5e:	68bb      	ldr	r3, [r7, #8]
 8015d60:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8015d64:	d107      	bne.n	8015d76 <SPI_WaitFifoStateUntilTimeout+0x62>
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	2b00      	cmp	r3, #0
 8015d6a:	d104      	bne.n	8015d76 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8015d6c:	69fb      	ldr	r3, [r7, #28]
 8015d6e:	781b      	ldrb	r3, [r3, #0]
 8015d70:	b2db      	uxtb	r3, r3
 8015d72:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8015d74:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8015d76:	683b      	ldr	r3, [r7, #0]
 8015d78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015d7c:	d051      	beq.n	8015e22 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8015d7e:	f7fa fad9 	bl	8010334 <HAL_GetTick>
 8015d82:	4602      	mov	r2, r0
 8015d84:	6a3b      	ldr	r3, [r7, #32]
 8015d86:	1ad3      	subs	r3, r2, r3
 8015d88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015d8a:	429a      	cmp	r2, r3
 8015d8c:	d902      	bls.n	8015d94 <SPI_WaitFifoStateUntilTimeout+0x80>
 8015d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d13d      	bne.n	8015e10 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8015d94:	68fb      	ldr	r3, [r7, #12]
 8015d96:	681b      	ldr	r3, [r3, #0]
 8015d98:	685a      	ldr	r2, [r3, #4]
 8015d9a:	68fb      	ldr	r3, [r7, #12]
 8015d9c:	681b      	ldr	r3, [r3, #0]
 8015d9e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8015da2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	685b      	ldr	r3, [r3, #4]
 8015da8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8015dac:	d111      	bne.n	8015dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	689b      	ldr	r3, [r3, #8]
 8015db2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015db6:	d004      	beq.n	8015dc2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8015db8:	68fb      	ldr	r3, [r7, #12]
 8015dba:	689b      	ldr	r3, [r3, #8]
 8015dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015dc0:	d107      	bne.n	8015dd2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	681b      	ldr	r3, [r3, #0]
 8015dc6:	681a      	ldr	r2, [r3, #0]
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	681b      	ldr	r3, [r3, #0]
 8015dcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8015dd0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8015dd2:	68fb      	ldr	r3, [r7, #12]
 8015dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8015dd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015dda:	d10f      	bne.n	8015dfc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8015ddc:	68fb      	ldr	r3, [r7, #12]
 8015dde:	681b      	ldr	r3, [r3, #0]
 8015de0:	681a      	ldr	r2, [r3, #0]
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	681b      	ldr	r3, [r3, #0]
 8015de6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8015dea:	601a      	str	r2, [r3, #0]
 8015dec:	68fb      	ldr	r3, [r7, #12]
 8015dee:	681b      	ldr	r3, [r3, #0]
 8015df0:	681a      	ldr	r2, [r3, #0]
 8015df2:	68fb      	ldr	r3, [r7, #12]
 8015df4:	681b      	ldr	r3, [r3, #0]
 8015df6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8015dfa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	2201      	movs	r2, #1
 8015e00:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8015e04:	68fb      	ldr	r3, [r7, #12]
 8015e06:	2200      	movs	r2, #0
 8015e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8015e0c:	2303      	movs	r3, #3
 8015e0e:	e011      	b.n	8015e34 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8015e10:	69bb      	ldr	r3, [r7, #24]
 8015e12:	2b00      	cmp	r3, #0
 8015e14:	d102      	bne.n	8015e1c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8015e16:	2300      	movs	r3, #0
 8015e18:	627b      	str	r3, [r7, #36]	@ 0x24
 8015e1a:	e002      	b.n	8015e22 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8015e1c:	69bb      	ldr	r3, [r7, #24]
 8015e1e:	3b01      	subs	r3, #1
 8015e20:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8015e22:	68fb      	ldr	r3, [r7, #12]
 8015e24:	681b      	ldr	r3, [r3, #0]
 8015e26:	689a      	ldr	r2, [r3, #8]
 8015e28:	68bb      	ldr	r3, [r7, #8]
 8015e2a:	4013      	ands	r3, r2
 8015e2c:	687a      	ldr	r2, [r7, #4]
 8015e2e:	429a      	cmp	r2, r3
 8015e30:	d195      	bne.n	8015d5e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8015e32:	2300      	movs	r3, #0
}
 8015e34:	4618      	mov	r0, r3
 8015e36:	3728      	adds	r7, #40	@ 0x28
 8015e38:	46bd      	mov	sp, r7
 8015e3a:	bd80      	pop	{r7, pc}
 8015e3c:	20000580 	.word	0x20000580

08015e40 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8015e40:	b580      	push	{r7, lr}
 8015e42:	b086      	sub	sp, #24
 8015e44:	af02      	add	r7, sp, #8
 8015e46:	60f8      	str	r0, [r7, #12]
 8015e48:	60b9      	str	r1, [r7, #8]
 8015e4a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8015e4c:	687b      	ldr	r3, [r7, #4]
 8015e4e:	9300      	str	r3, [sp, #0]
 8015e50:	68bb      	ldr	r3, [r7, #8]
 8015e52:	2200      	movs	r2, #0
 8015e54:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8015e58:	68f8      	ldr	r0, [r7, #12]
 8015e5a:	f7ff ff5b 	bl	8015d14 <SPI_WaitFifoStateUntilTimeout>
 8015e5e:	4603      	mov	r3, r0
 8015e60:	2b00      	cmp	r3, #0
 8015e62:	d007      	beq.n	8015e74 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015e64:	68fb      	ldr	r3, [r7, #12]
 8015e66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015e68:	f043 0220 	orr.w	r2, r3, #32
 8015e6c:	68fb      	ldr	r3, [r7, #12]
 8015e6e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015e70:	2303      	movs	r3, #3
 8015e72:	e027      	b.n	8015ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8015e74:	687b      	ldr	r3, [r7, #4]
 8015e76:	9300      	str	r3, [sp, #0]
 8015e78:	68bb      	ldr	r3, [r7, #8]
 8015e7a:	2200      	movs	r2, #0
 8015e7c:	2180      	movs	r1, #128	@ 0x80
 8015e7e:	68f8      	ldr	r0, [r7, #12]
 8015e80:	f7ff fec0 	bl	8015c04 <SPI_WaitFlagStateUntilTimeout>
 8015e84:	4603      	mov	r3, r0
 8015e86:	2b00      	cmp	r3, #0
 8015e88:	d007      	beq.n	8015e9a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015e8a:	68fb      	ldr	r3, [r7, #12]
 8015e8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015e8e:	f043 0220 	orr.w	r2, r3, #32
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015e96:	2303      	movs	r3, #3
 8015e98:	e014      	b.n	8015ec4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8015e9a:	687b      	ldr	r3, [r7, #4]
 8015e9c:	9300      	str	r3, [sp, #0]
 8015e9e:	68bb      	ldr	r3, [r7, #8]
 8015ea0:	2200      	movs	r2, #0
 8015ea2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8015ea6:	68f8      	ldr	r0, [r7, #12]
 8015ea8:	f7ff ff34 	bl	8015d14 <SPI_WaitFifoStateUntilTimeout>
 8015eac:	4603      	mov	r3, r0
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	d007      	beq.n	8015ec2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8015eb2:	68fb      	ldr	r3, [r7, #12]
 8015eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015eb6:	f043 0220 	orr.w	r2, r3, #32
 8015eba:	68fb      	ldr	r3, [r7, #12]
 8015ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8015ebe:	2303      	movs	r3, #3
 8015ec0:	e000      	b.n	8015ec4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8015ec2:	2300      	movs	r3, #0
}
 8015ec4:	4618      	mov	r0, r3
 8015ec6:	3710      	adds	r7, #16
 8015ec8:	46bd      	mov	sp, r7
 8015eca:	bd80      	pop	{r7, pc}

08015ecc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8015ecc:	b580      	push	{r7, lr}
 8015ece:	b082      	sub	sp, #8
 8015ed0:	af00      	add	r7, sp, #0
 8015ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d101      	bne.n	8015ede <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8015eda:	2301      	movs	r3, #1
 8015edc:	e049      	b.n	8015f72 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8015ee4:	b2db      	uxtb	r3, r3
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	d106      	bne.n	8015ef8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8015eea:	687b      	ldr	r3, [r7, #4]
 8015eec:	2200      	movs	r2, #0
 8015eee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8015ef2:	6878      	ldr	r0, [r7, #4]
 8015ef4:	f000 f841 	bl	8015f7a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8015ef8:	687b      	ldr	r3, [r7, #4]
 8015efa:	2202      	movs	r2, #2
 8015efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	681a      	ldr	r2, [r3, #0]
 8015f04:	687b      	ldr	r3, [r7, #4]
 8015f06:	3304      	adds	r3, #4
 8015f08:	4619      	mov	r1, r3
 8015f0a:	4610      	mov	r0, r2
 8015f0c:	f000 f916 	bl	801613c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	2201      	movs	r2, #1
 8015f14:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8015f18:	687b      	ldr	r3, [r7, #4]
 8015f1a:	2201      	movs	r2, #1
 8015f1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	2201      	movs	r2, #1
 8015f24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8015f28:	687b      	ldr	r3, [r7, #4]
 8015f2a:	2201      	movs	r2, #1
 8015f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	2201      	movs	r2, #1
 8015f34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	2201      	movs	r2, #1
 8015f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8015f40:	687b      	ldr	r3, [r7, #4]
 8015f42:	2201      	movs	r2, #1
 8015f44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8015f48:	687b      	ldr	r3, [r7, #4]
 8015f4a:	2201      	movs	r2, #1
 8015f4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	2201      	movs	r2, #1
 8015f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015f58:	687b      	ldr	r3, [r7, #4]
 8015f5a:	2201      	movs	r2, #1
 8015f5c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	2201      	movs	r2, #1
 8015f64:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8015f68:	687b      	ldr	r3, [r7, #4]
 8015f6a:	2201      	movs	r2, #1
 8015f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8015f70:	2300      	movs	r3, #0
}
 8015f72:	4618      	mov	r0, r3
 8015f74:	3708      	adds	r7, #8
 8015f76:	46bd      	mov	sp, r7
 8015f78:	bd80      	pop	{r7, pc}

08015f7a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8015f7a:	b480      	push	{r7}
 8015f7c:	b083      	sub	sp, #12
 8015f7e:	af00      	add	r7, sp, #0
 8015f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8015f82:	bf00      	nop
 8015f84:	370c      	adds	r7, #12
 8015f86:	46bd      	mov	sp, r7
 8015f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f8c:	4770      	bx	lr
	...

08015f90 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8015f90:	b480      	push	{r7}
 8015f92:	b085      	sub	sp, #20
 8015f94:	af00      	add	r7, sp, #0
 8015f96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8015f98:	687b      	ldr	r3, [r7, #4]
 8015f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8015f9e:	b2db      	uxtb	r3, r3
 8015fa0:	2b01      	cmp	r3, #1
 8015fa2:	d001      	beq.n	8015fa8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	e02e      	b.n	8016006 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	2202      	movs	r2, #2
 8015fac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8015fb0:	687b      	ldr	r3, [r7, #4]
 8015fb2:	681b      	ldr	r3, [r3, #0]
 8015fb4:	4a17      	ldr	r2, [pc, #92]	@ (8016014 <HAL_TIM_Base_Start+0x84>)
 8015fb6:	4293      	cmp	r3, r2
 8015fb8:	d004      	beq.n	8015fc4 <HAL_TIM_Base_Start+0x34>
 8015fba:	687b      	ldr	r3, [r7, #4]
 8015fbc:	681b      	ldr	r3, [r3, #0]
 8015fbe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015fc2:	d115      	bne.n	8015ff0 <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8015fc4:	687b      	ldr	r3, [r7, #4]
 8015fc6:	681b      	ldr	r3, [r3, #0]
 8015fc8:	689a      	ldr	r2, [r3, #8]
 8015fca:	4b13      	ldr	r3, [pc, #76]	@ (8016018 <HAL_TIM_Base_Start+0x88>)
 8015fcc:	4013      	ands	r3, r2
 8015fce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8015fd0:	68fb      	ldr	r3, [r7, #12]
 8015fd2:	2b06      	cmp	r3, #6
 8015fd4:	d015      	beq.n	8016002 <HAL_TIM_Base_Start+0x72>
 8015fd6:	68fb      	ldr	r3, [r7, #12]
 8015fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8015fdc:	d011      	beq.n	8016002 <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 8015fde:	687b      	ldr	r3, [r7, #4]
 8015fe0:	681b      	ldr	r3, [r3, #0]
 8015fe2:	681a      	ldr	r2, [r3, #0]
 8015fe4:	687b      	ldr	r3, [r7, #4]
 8015fe6:	681b      	ldr	r3, [r3, #0]
 8015fe8:	f042 0201 	orr.w	r2, r2, #1
 8015fec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8015fee:	e008      	b.n	8016002 <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8015ff0:	687b      	ldr	r3, [r7, #4]
 8015ff2:	681b      	ldr	r3, [r3, #0]
 8015ff4:	681a      	ldr	r2, [r3, #0]
 8015ff6:	687b      	ldr	r3, [r7, #4]
 8015ff8:	681b      	ldr	r3, [r3, #0]
 8015ffa:	f042 0201 	orr.w	r2, r2, #1
 8015ffe:	601a      	str	r2, [r3, #0]
 8016000:	e000      	b.n	8016004 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8016002:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8016004:	2300      	movs	r3, #0
}
 8016006:	4618      	mov	r0, r3
 8016008:	3714      	adds	r7, #20
 801600a:	46bd      	mov	sp, r7
 801600c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016010:	4770      	bx	lr
 8016012:	bf00      	nop
 8016014:	40012c00 	.word	0x40012c00
 8016018:	00010007 	.word	0x00010007

0801601c <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 801601c:	b480      	push	{r7}
 801601e:	b083      	sub	sp, #12
 8016020:	af00      	add	r7, sp, #0
 8016022:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8016024:	687b      	ldr	r3, [r7, #4]
 8016026:	681b      	ldr	r3, [r3, #0]
 8016028:	6a1b      	ldr	r3, [r3, #32]
 801602a:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 801602e:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8016032:	2b00      	cmp	r3, #0
 8016034:	d10f      	bne.n	8016056 <HAL_TIM_Base_Stop+0x3a>
 8016036:	687b      	ldr	r3, [r7, #4]
 8016038:	681b      	ldr	r3, [r3, #0]
 801603a:	6a1a      	ldr	r2, [r3, #32]
 801603c:	f240 4344 	movw	r3, #1092	@ 0x444
 8016040:	4013      	ands	r3, r2
 8016042:	2b00      	cmp	r3, #0
 8016044:	d107      	bne.n	8016056 <HAL_TIM_Base_Stop+0x3a>
 8016046:	687b      	ldr	r3, [r7, #4]
 8016048:	681b      	ldr	r3, [r3, #0]
 801604a:	681a      	ldr	r2, [r3, #0]
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	681b      	ldr	r3, [r3, #0]
 8016050:	f022 0201 	bic.w	r2, r2, #1
 8016054:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8016056:	687b      	ldr	r3, [r7, #4]
 8016058:	2201      	movs	r2, #1
 801605a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 801605e:	2300      	movs	r3, #0
}
 8016060:	4618      	mov	r0, r3
 8016062:	370c      	adds	r7, #12
 8016064:	46bd      	mov	sp, r7
 8016066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801606a:	4770      	bx	lr

0801606c <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 801606c:	b580      	push	{r7, lr}
 801606e:	b082      	sub	sp, #8
 8016070:	af00      	add	r7, sp, #0
 8016072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 8016074:	687b      	ldr	r3, [r7, #4]
 8016076:	2202      	movs	r2, #2
 8016078:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 801607c:	687b      	ldr	r3, [r7, #4]
 801607e:	681b      	ldr	r3, [r3, #0]
 8016080:	6a1b      	ldr	r3, [r3, #32]
 8016082:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8016086:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 801608a:	2b00      	cmp	r3, #0
 801608c:	d10f      	bne.n	80160ae <HAL_TIM_PWM_DeInit+0x42>
 801608e:	687b      	ldr	r3, [r7, #4]
 8016090:	681b      	ldr	r3, [r3, #0]
 8016092:	6a1a      	ldr	r2, [r3, #32]
 8016094:	f240 4344 	movw	r3, #1092	@ 0x444
 8016098:	4013      	ands	r3, r2
 801609a:	2b00      	cmp	r3, #0
 801609c:	d107      	bne.n	80160ae <HAL_TIM_PWM_DeInit+0x42>
 801609e:	687b      	ldr	r3, [r7, #4]
 80160a0:	681b      	ldr	r3, [r3, #0]
 80160a2:	681a      	ldr	r2, [r3, #0]
 80160a4:	687b      	ldr	r3, [r7, #4]
 80160a6:	681b      	ldr	r3, [r3, #0]
 80160a8:	f022 0201 	bic.w	r2, r2, #1
 80160ac:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 80160ae:	6878      	ldr	r0, [r7, #4]
 80160b0:	f000 f839 	bl	8016126 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	2200      	movs	r2, #0
 80160b8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80160bc:	687b      	ldr	r3, [r7, #4]
 80160be:	2200      	movs	r2, #0
 80160c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80160c4:	687b      	ldr	r3, [r7, #4]
 80160c6:	2200      	movs	r2, #0
 80160c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	2200      	movs	r2, #0
 80160d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	2200      	movs	r2, #0
 80160d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	2200      	movs	r2, #0
 80160e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	2200      	movs	r2, #0
 80160e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 80160ec:	687b      	ldr	r3, [r7, #4]
 80160ee:	2200      	movs	r2, #0
 80160f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80160f4:	687b      	ldr	r3, [r7, #4]
 80160f6:	2200      	movs	r2, #0
 80160f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	2200      	movs	r2, #0
 8016100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	2200      	movs	r2, #0
 8016108:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 801610c:	687b      	ldr	r3, [r7, #4]
 801610e:	2200      	movs	r2, #0
 8016110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	2200      	movs	r2, #0
 8016118:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 801611c:	2300      	movs	r3, #0
}
 801611e:	4618      	mov	r0, r3
 8016120:	3708      	adds	r7, #8
 8016122:	46bd      	mov	sp, r7
 8016124:	bd80      	pop	{r7, pc}

08016126 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 8016126:	b480      	push	{r7}
 8016128:	b083      	sub	sp, #12
 801612a:	af00      	add	r7, sp, #0
 801612c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 801612e:	bf00      	nop
 8016130:	370c      	adds	r7, #12
 8016132:	46bd      	mov	sp, r7
 8016134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016138:	4770      	bx	lr
	...

0801613c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801613c:	b480      	push	{r7}
 801613e:	b085      	sub	sp, #20
 8016140:	af00      	add	r7, sp, #0
 8016142:	6078      	str	r0, [r7, #4]
 8016144:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	4a2d      	ldr	r2, [pc, #180]	@ (8016204 <TIM_Base_SetConfig+0xc8>)
 8016150:	4293      	cmp	r3, r2
 8016152:	d003      	beq.n	801615c <TIM_Base_SetConfig+0x20>
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801615a:	d108      	bne.n	801616e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801615c:	68fb      	ldr	r3, [r7, #12]
 801615e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8016162:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8016164:	683b      	ldr	r3, [r7, #0]
 8016166:	685b      	ldr	r3, [r3, #4]
 8016168:	68fa      	ldr	r2, [r7, #12]
 801616a:	4313      	orrs	r3, r2
 801616c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801616e:	687b      	ldr	r3, [r7, #4]
 8016170:	4a24      	ldr	r2, [pc, #144]	@ (8016204 <TIM_Base_SetConfig+0xc8>)
 8016172:	4293      	cmp	r3, r2
 8016174:	d00b      	beq.n	801618e <TIM_Base_SetConfig+0x52>
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801617c:	d007      	beq.n	801618e <TIM_Base_SetConfig+0x52>
 801617e:	687b      	ldr	r3, [r7, #4]
 8016180:	4a21      	ldr	r2, [pc, #132]	@ (8016208 <TIM_Base_SetConfig+0xcc>)
 8016182:	4293      	cmp	r3, r2
 8016184:	d003      	beq.n	801618e <TIM_Base_SetConfig+0x52>
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	4a20      	ldr	r2, [pc, #128]	@ (801620c <TIM_Base_SetConfig+0xd0>)
 801618a:	4293      	cmp	r3, r2
 801618c:	d108      	bne.n	80161a0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801618e:	68fb      	ldr	r3, [r7, #12]
 8016190:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8016194:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8016196:	683b      	ldr	r3, [r7, #0]
 8016198:	68db      	ldr	r3, [r3, #12]
 801619a:	68fa      	ldr	r2, [r7, #12]
 801619c:	4313      	orrs	r3, r2
 801619e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80161a0:	68fb      	ldr	r3, [r7, #12]
 80161a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80161a6:	683b      	ldr	r3, [r7, #0]
 80161a8:	695b      	ldr	r3, [r3, #20]
 80161aa:	4313      	orrs	r3, r2
 80161ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80161ae:	683b      	ldr	r3, [r7, #0]
 80161b0:	689a      	ldr	r2, [r3, #8]
 80161b2:	687b      	ldr	r3, [r7, #4]
 80161b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80161b6:	683b      	ldr	r3, [r7, #0]
 80161b8:	681a      	ldr	r2, [r3, #0]
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	4a10      	ldr	r2, [pc, #64]	@ (8016204 <TIM_Base_SetConfig+0xc8>)
 80161c2:	4293      	cmp	r3, r2
 80161c4:	d007      	beq.n	80161d6 <TIM_Base_SetConfig+0x9a>
 80161c6:	687b      	ldr	r3, [r7, #4]
 80161c8:	4a0f      	ldr	r2, [pc, #60]	@ (8016208 <TIM_Base_SetConfig+0xcc>)
 80161ca:	4293      	cmp	r3, r2
 80161cc:	d003      	beq.n	80161d6 <TIM_Base_SetConfig+0x9a>
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	4a0e      	ldr	r2, [pc, #56]	@ (801620c <TIM_Base_SetConfig+0xd0>)
 80161d2:	4293      	cmp	r3, r2
 80161d4:	d103      	bne.n	80161de <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80161d6:	683b      	ldr	r3, [r7, #0]
 80161d8:	691a      	ldr	r2, [r3, #16]
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80161de:	687b      	ldr	r3, [r7, #4]
 80161e0:	681b      	ldr	r3, [r3, #0]
 80161e2:	f043 0204 	orr.w	r2, r3, #4
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80161ea:	687b      	ldr	r3, [r7, #4]
 80161ec:	2201      	movs	r2, #1
 80161ee:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80161f0:	687b      	ldr	r3, [r7, #4]
 80161f2:	68fa      	ldr	r2, [r7, #12]
 80161f4:	601a      	str	r2, [r3, #0]
}
 80161f6:	bf00      	nop
 80161f8:	3714      	adds	r7, #20
 80161fa:	46bd      	mov	sp, r7
 80161fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016200:	4770      	bx	lr
 8016202:	bf00      	nop
 8016204:	40012c00 	.word	0x40012c00
 8016208:	40014400 	.word	0x40014400
 801620c:	40014800 	.word	0x40014800

08016210 <LL_RCC_GetUSARTClockSource>:
{
 8016210:	b480      	push	{r7}
 8016212:	b083      	sub	sp, #12
 8016214:	af00      	add	r7, sp, #0
 8016216:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8016218:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801621c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	4013      	ands	r3, r2
}
 8016224:	4618      	mov	r0, r3
 8016226:	370c      	adds	r7, #12
 8016228:	46bd      	mov	sp, r7
 801622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801622e:	4770      	bx	lr

08016230 <LL_RCC_GetLPUARTClockSource>:
{
 8016230:	b480      	push	{r7}
 8016232:	b083      	sub	sp, #12
 8016234:	af00      	add	r7, sp, #0
 8016236:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8016238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 801623c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	4013      	ands	r3, r2
}
 8016244:	4618      	mov	r0, r3
 8016246:	370c      	adds	r7, #12
 8016248:	46bd      	mov	sp, r7
 801624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801624e:	4770      	bx	lr

08016250 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8016250:	b580      	push	{r7, lr}
 8016252:	b082      	sub	sp, #8
 8016254:	af00      	add	r7, sp, #0
 8016256:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8016258:	687b      	ldr	r3, [r7, #4]
 801625a:	2b00      	cmp	r3, #0
 801625c:	d101      	bne.n	8016262 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801625e:	2301      	movs	r3, #1
 8016260:	e042      	b.n	80162e8 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8016262:	687b      	ldr	r3, [r7, #4]
 8016264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8016268:	2b00      	cmp	r3, #0
 801626a:	d106      	bne.n	801627a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801626c:	687b      	ldr	r3, [r7, #4]
 801626e:	2200      	movs	r2, #0
 8016270:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8016274:	6878      	ldr	r0, [r7, #4]
 8016276:	f7ec ffff 	bl	8003278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801627a:	687b      	ldr	r3, [r7, #4]
 801627c:	2224      	movs	r2, #36	@ 0x24
 801627e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	681a      	ldr	r2, [r3, #0]
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	681b      	ldr	r3, [r3, #0]
 801628c:	f022 0201 	bic.w	r2, r2, #1
 8016290:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8016292:	687b      	ldr	r3, [r7, #4]
 8016294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016296:	2b00      	cmp	r3, #0
 8016298:	d002      	beq.n	80162a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801629a:	6878      	ldr	r0, [r7, #4]
 801629c:	f000 fe7e 	bl	8016f9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f000 fc53 	bl	8016b4c <UART_SetConfig>
 80162a6:	4603      	mov	r3, r0
 80162a8:	2b01      	cmp	r3, #1
 80162aa:	d101      	bne.n	80162b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80162ac:	2301      	movs	r3, #1
 80162ae:	e01b      	b.n	80162e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	685a      	ldr	r2, [r3, #4]
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80162be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	681b      	ldr	r3, [r3, #0]
 80162c4:	689a      	ldr	r2, [r3, #8]
 80162c6:	687b      	ldr	r3, [r7, #4]
 80162c8:	681b      	ldr	r3, [r3, #0]
 80162ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80162ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	681b      	ldr	r3, [r3, #0]
 80162d4:	681a      	ldr	r2, [r3, #0]
 80162d6:	687b      	ldr	r3, [r7, #4]
 80162d8:	681b      	ldr	r3, [r3, #0]
 80162da:	f042 0201 	orr.w	r2, r2, #1
 80162de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80162e0:	6878      	ldr	r0, [r7, #4]
 80162e2:	f000 fefd 	bl	80170e0 <UART_CheckIdleState>
 80162e6:	4603      	mov	r3, r0
}
 80162e8:	4618      	mov	r0, r3
 80162ea:	3708      	adds	r7, #8
 80162ec:	46bd      	mov	sp, r7
 80162ee:	bd80      	pop	{r7, pc}

080162f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80162f0:	b580      	push	{r7, lr}
 80162f2:	b08a      	sub	sp, #40	@ 0x28
 80162f4:	af00      	add	r7, sp, #0
 80162f6:	60f8      	str	r0, [r7, #12]
 80162f8:	60b9      	str	r1, [r7, #8]
 80162fa:	4613      	mov	r3, r2
 80162fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80162fe:	68fb      	ldr	r3, [r7, #12]
 8016300:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8016304:	2b20      	cmp	r3, #32
 8016306:	d137      	bne.n	8016378 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8016308:	68bb      	ldr	r3, [r7, #8]
 801630a:	2b00      	cmp	r3, #0
 801630c:	d002      	beq.n	8016314 <HAL_UART_Receive_IT+0x24>
 801630e:	88fb      	ldrh	r3, [r7, #6]
 8016310:	2b00      	cmp	r3, #0
 8016312:	d101      	bne.n	8016318 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8016314:	2301      	movs	r3, #1
 8016316:	e030      	b.n	801637a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016318:	68fb      	ldr	r3, [r7, #12]
 801631a:	2200      	movs	r2, #0
 801631c:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801631e:	68fb      	ldr	r3, [r7, #12]
 8016320:	681b      	ldr	r3, [r3, #0]
 8016322:	4a18      	ldr	r2, [pc, #96]	@ (8016384 <HAL_UART_Receive_IT+0x94>)
 8016324:	4293      	cmp	r3, r2
 8016326:	d01f      	beq.n	8016368 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8016328:	68fb      	ldr	r3, [r7, #12]
 801632a:	681b      	ldr	r3, [r3, #0]
 801632c:	685b      	ldr	r3, [r3, #4]
 801632e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016332:	2b00      	cmp	r3, #0
 8016334:	d018      	beq.n	8016368 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8016336:	68fb      	ldr	r3, [r7, #12]
 8016338:	681b      	ldr	r3, [r3, #0]
 801633a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801633c:	697b      	ldr	r3, [r7, #20]
 801633e:	e853 3f00 	ldrex	r3, [r3]
 8016342:	613b      	str	r3, [r7, #16]
   return(result);
 8016344:	693b      	ldr	r3, [r7, #16]
 8016346:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801634a:	627b      	str	r3, [r7, #36]	@ 0x24
 801634c:	68fb      	ldr	r3, [r7, #12]
 801634e:	681b      	ldr	r3, [r3, #0]
 8016350:	461a      	mov	r2, r3
 8016352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016354:	623b      	str	r3, [r7, #32]
 8016356:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016358:	69f9      	ldr	r1, [r7, #28]
 801635a:	6a3a      	ldr	r2, [r7, #32]
 801635c:	e841 2300 	strex	r3, r2, [r1]
 8016360:	61bb      	str	r3, [r7, #24]
   return(result);
 8016362:	69bb      	ldr	r3, [r7, #24]
 8016364:	2b00      	cmp	r3, #0
 8016366:	d1e6      	bne.n	8016336 <HAL_UART_Receive_IT+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_IT(huart, pData, Size));
 8016368:	88fb      	ldrh	r3, [r7, #6]
 801636a:	461a      	mov	r2, r3
 801636c:	68b9      	ldr	r1, [r7, #8]
 801636e:	68f8      	ldr	r0, [r7, #12]
 8016370:	f000 ffce 	bl	8017310 <UART_Start_Receive_IT>
 8016374:	4603      	mov	r3, r0
 8016376:	e000      	b.n	801637a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8016378:	2302      	movs	r3, #2
  }
}
 801637a:	4618      	mov	r0, r3
 801637c:	3728      	adds	r7, #40	@ 0x28
 801637e:	46bd      	mov	sp, r7
 8016380:	bd80      	pop	{r7, pc}
 8016382:	bf00      	nop
 8016384:	40008000 	.word	0x40008000

08016388 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b08a      	sub	sp, #40	@ 0x28
 801638c:	af00      	add	r7, sp, #0
 801638e:	60f8      	str	r0, [r7, #12]
 8016390:	60b9      	str	r1, [r7, #8]
 8016392:	4613      	mov	r3, r2
 8016394:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8016396:	68fb      	ldr	r3, [r7, #12]
 8016398:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801639c:	2b20      	cmp	r3, #32
 801639e:	d167      	bne.n	8016470 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80163a0:	68bb      	ldr	r3, [r7, #8]
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	d002      	beq.n	80163ac <HAL_UART_Transmit_DMA+0x24>
 80163a6:	88fb      	ldrh	r3, [r7, #6]
 80163a8:	2b00      	cmp	r3, #0
 80163aa:	d101      	bne.n	80163b0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80163ac:	2301      	movs	r3, #1
 80163ae:	e060      	b.n	8016472 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80163b0:	68fb      	ldr	r3, [r7, #12]
 80163b2:	68ba      	ldr	r2, [r7, #8]
 80163b4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80163b6:	68fb      	ldr	r3, [r7, #12]
 80163b8:	88fa      	ldrh	r2, [r7, #6]
 80163ba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80163be:	68fb      	ldr	r3, [r7, #12]
 80163c0:	88fa      	ldrh	r2, [r7, #6]
 80163c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80163c6:	68fb      	ldr	r3, [r7, #12]
 80163c8:	2200      	movs	r2, #0
 80163ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80163ce:	68fb      	ldr	r3, [r7, #12]
 80163d0:	2221      	movs	r2, #33	@ 0x21
 80163d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163da:	2b00      	cmp	r3, #0
 80163dc:	d028      	beq.n	8016430 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80163de:	68fb      	ldr	r3, [r7, #12]
 80163e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163e2:	4a26      	ldr	r2, [pc, #152]	@ (801647c <HAL_UART_Transmit_DMA+0xf4>)
 80163e4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163ea:	4a25      	ldr	r2, [pc, #148]	@ (8016480 <HAL_UART_Transmit_DMA+0xf8>)
 80163ec:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80163ee:	68fb      	ldr	r3, [r7, #12]
 80163f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163f2:	4a24      	ldr	r2, [pc, #144]	@ (8016484 <HAL_UART_Transmit_DMA+0xfc>)
 80163f4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80163fa:	2200      	movs	r2, #0
 80163fc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80163fe:	68fb      	ldr	r3, [r7, #12]
 8016400:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8016402:	68fb      	ldr	r3, [r7, #12]
 8016404:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016406:	4619      	mov	r1, r3
 8016408:	68fb      	ldr	r3, [r7, #12]
 801640a:	681b      	ldr	r3, [r3, #0]
 801640c:	3328      	adds	r3, #40	@ 0x28
 801640e:	461a      	mov	r2, r3
 8016410:	88fb      	ldrh	r3, [r7, #6]
 8016412:	f7fa fa01 	bl	8010818 <HAL_DMA_Start_IT>
 8016416:	4603      	mov	r3, r0
 8016418:	2b00      	cmp	r3, #0
 801641a:	d009      	beq.n	8016430 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 801641c:	68fb      	ldr	r3, [r7, #12]
 801641e:	2210      	movs	r2, #16
 8016420:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	2220      	movs	r2, #32
 8016428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 801642c:	2301      	movs	r3, #1
 801642e:	e020      	b.n	8016472 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	681b      	ldr	r3, [r3, #0]
 8016434:	2240      	movs	r2, #64	@ 0x40
 8016436:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8016438:	68fb      	ldr	r3, [r7, #12]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	3308      	adds	r3, #8
 801643e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016440:	697b      	ldr	r3, [r7, #20]
 8016442:	e853 3f00 	ldrex	r3, [r3]
 8016446:	613b      	str	r3, [r7, #16]
   return(result);
 8016448:	693b      	ldr	r3, [r7, #16]
 801644a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801644e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	681b      	ldr	r3, [r3, #0]
 8016454:	3308      	adds	r3, #8
 8016456:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016458:	623a      	str	r2, [r7, #32]
 801645a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801645c:	69f9      	ldr	r1, [r7, #28]
 801645e:	6a3a      	ldr	r2, [r7, #32]
 8016460:	e841 2300 	strex	r3, r2, [r1]
 8016464:	61bb      	str	r3, [r7, #24]
   return(result);
 8016466:	69bb      	ldr	r3, [r7, #24]
 8016468:	2b00      	cmp	r3, #0
 801646a:	d1e5      	bne.n	8016438 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 801646c:	2300      	movs	r3, #0
 801646e:	e000      	b.n	8016472 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8016470:	2302      	movs	r3, #2
  }
}
 8016472:	4618      	mov	r0, r3
 8016474:	3728      	adds	r7, #40	@ 0x28
 8016476:	46bd      	mov	sp, r7
 8016478:	bd80      	pop	{r7, pc}
 801647a:	bf00      	nop
 801647c:	080176a3 	.word	0x080176a3
 8016480:	08017735 	.word	0x08017735
 8016484:	08017751 	.word	0x08017751

08016488 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8016488:	b580      	push	{r7, lr}
 801648a:	b0ba      	sub	sp, #232	@ 0xe8
 801648c:	af00      	add	r7, sp, #0
 801648e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	69db      	ldr	r3, [r3, #28]
 8016496:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801649a:	687b      	ldr	r3, [r7, #4]
 801649c:	681b      	ldr	r3, [r3, #0]
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	681b      	ldr	r3, [r3, #0]
 80164a8:	689b      	ldr	r3, [r3, #8]
 80164aa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80164ae:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80164b2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80164b6:	4013      	ands	r3, r2
 80164b8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80164bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d11b      	bne.n	80164fc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80164c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80164c8:	f003 0320 	and.w	r3, r3, #32
 80164cc:	2b00      	cmp	r3, #0
 80164ce:	d015      	beq.n	80164fc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80164d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80164d4:	f003 0320 	and.w	r3, r3, #32
 80164d8:	2b00      	cmp	r3, #0
 80164da:	d105      	bne.n	80164e8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80164dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80164e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80164e4:	2b00      	cmp	r3, #0
 80164e6:	d009      	beq.n	80164fc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80164ec:	2b00      	cmp	r3, #0
 80164ee:	f000 8300 	beq.w	8016af2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80164f6:	6878      	ldr	r0, [r7, #4]
 80164f8:	4798      	blx	r3
      }
      return;
 80164fa:	e2fa      	b.n	8016af2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80164fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8016500:	2b00      	cmp	r3, #0
 8016502:	f000 8123 	beq.w	801674c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8016506:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 801650a:	4b8d      	ldr	r3, [pc, #564]	@ (8016740 <HAL_UART_IRQHandler+0x2b8>)
 801650c:	4013      	ands	r3, r2
 801650e:	2b00      	cmp	r3, #0
 8016510:	d106      	bne.n	8016520 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8016512:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8016516:	4b8b      	ldr	r3, [pc, #556]	@ (8016744 <HAL_UART_IRQHandler+0x2bc>)
 8016518:	4013      	ands	r3, r2
 801651a:	2b00      	cmp	r3, #0
 801651c:	f000 8116 	beq.w	801674c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8016520:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016524:	f003 0301 	and.w	r3, r3, #1
 8016528:	2b00      	cmp	r3, #0
 801652a:	d011      	beq.n	8016550 <HAL_UART_IRQHandler+0xc8>
 801652c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016530:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016534:	2b00      	cmp	r3, #0
 8016536:	d00b      	beq.n	8016550 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	681b      	ldr	r3, [r3, #0]
 801653c:	2201      	movs	r2, #1
 801653e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8016540:	687b      	ldr	r3, [r7, #4]
 8016542:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016546:	f043 0201 	orr.w	r2, r3, #1
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016550:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016554:	f003 0302 	and.w	r3, r3, #2
 8016558:	2b00      	cmp	r3, #0
 801655a:	d011      	beq.n	8016580 <HAL_UART_IRQHandler+0xf8>
 801655c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8016560:	f003 0301 	and.w	r3, r3, #1
 8016564:	2b00      	cmp	r3, #0
 8016566:	d00b      	beq.n	8016580 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	681b      	ldr	r3, [r3, #0]
 801656c:	2202      	movs	r2, #2
 801656e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8016570:	687b      	ldr	r3, [r7, #4]
 8016572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016576:	f043 0204 	orr.w	r2, r3, #4
 801657a:	687b      	ldr	r3, [r7, #4]
 801657c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8016580:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016584:	f003 0304 	and.w	r3, r3, #4
 8016588:	2b00      	cmp	r3, #0
 801658a:	d011      	beq.n	80165b0 <HAL_UART_IRQHandler+0x128>
 801658c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8016590:	f003 0301 	and.w	r3, r3, #1
 8016594:	2b00      	cmp	r3, #0
 8016596:	d00b      	beq.n	80165b0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8016598:	687b      	ldr	r3, [r7, #4]
 801659a:	681b      	ldr	r3, [r3, #0]
 801659c:	2204      	movs	r2, #4
 801659e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80165a6:	f043 0202 	orr.w	r2, r3, #2
 80165aa:	687b      	ldr	r3, [r7, #4]
 80165ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80165b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80165b4:	f003 0308 	and.w	r3, r3, #8
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d017      	beq.n	80165ec <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80165bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80165c0:	f003 0320 	and.w	r3, r3, #32
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d105      	bne.n	80165d4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80165c8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80165cc:	4b5c      	ldr	r3, [pc, #368]	@ (8016740 <HAL_UART_IRQHandler+0x2b8>)
 80165ce:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80165d0:	2b00      	cmp	r3, #0
 80165d2:	d00b      	beq.n	80165ec <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	681b      	ldr	r3, [r3, #0]
 80165d8:	2208      	movs	r2, #8
 80165da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80165e2:	f043 0208 	orr.w	r2, r3, #8
 80165e6:	687b      	ldr	r3, [r7, #4]
 80165e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80165ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80165f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80165f4:	2b00      	cmp	r3, #0
 80165f6:	d012      	beq.n	801661e <HAL_UART_IRQHandler+0x196>
 80165f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80165fc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8016600:	2b00      	cmp	r3, #0
 8016602:	d00c      	beq.n	801661e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8016604:	687b      	ldr	r3, [r7, #4]
 8016606:	681b      	ldr	r3, [r3, #0]
 8016608:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801660c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801660e:	687b      	ldr	r3, [r7, #4]
 8016610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016614:	f043 0220 	orr.w	r2, r3, #32
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801661e:	687b      	ldr	r3, [r7, #4]
 8016620:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016624:	2b00      	cmp	r3, #0
 8016626:	f000 8266 	beq.w	8016af6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801662a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801662e:	f003 0320 	and.w	r3, r3, #32
 8016632:	2b00      	cmp	r3, #0
 8016634:	d013      	beq.n	801665e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8016636:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801663a:	f003 0320 	and.w	r3, r3, #32
 801663e:	2b00      	cmp	r3, #0
 8016640:	d105      	bne.n	801664e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8016642:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8016646:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 801664a:	2b00      	cmp	r3, #0
 801664c:	d007      	beq.n	801665e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 801664e:	687b      	ldr	r3, [r7, #4]
 8016650:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016652:	2b00      	cmp	r3, #0
 8016654:	d003      	beq.n	801665e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8016656:	687b      	ldr	r3, [r7, #4]
 8016658:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801665a:	6878      	ldr	r0, [r7, #4]
 801665c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8016664:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	681b      	ldr	r3, [r3, #0]
 801666c:	689b      	ldr	r3, [r3, #8]
 801666e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016672:	2b40      	cmp	r3, #64	@ 0x40
 8016674:	d005      	beq.n	8016682 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8016676:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 801667a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801667e:	2b00      	cmp	r3, #0
 8016680:	d054      	beq.n	801672c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8016682:	6878      	ldr	r0, [r7, #4]
 8016684:	f000 ffa7 	bl	80175d6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016688:	687b      	ldr	r3, [r7, #4]
 801668a:	681b      	ldr	r3, [r3, #0]
 801668c:	689b      	ldr	r3, [r3, #8]
 801668e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016692:	2b40      	cmp	r3, #64	@ 0x40
 8016694:	d146      	bne.n	8016724 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	681b      	ldr	r3, [r3, #0]
 801669a:	3308      	adds	r3, #8
 801669c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80166a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80166a4:	e853 3f00 	ldrex	r3, [r3]
 80166a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80166ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80166b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80166b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	681b      	ldr	r3, [r3, #0]
 80166bc:	3308      	adds	r3, #8
 80166be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80166c2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80166c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80166ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80166ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80166d2:	e841 2300 	strex	r3, r2, [r1]
 80166d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80166da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80166de:	2b00      	cmp	r3, #0
 80166e0:	d1d9      	bne.n	8016696 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80166e8:	2b00      	cmp	r3, #0
 80166ea:	d017      	beq.n	801671c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80166ec:	687b      	ldr	r3, [r7, #4]
 80166ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80166f2:	4a15      	ldr	r2, [pc, #84]	@ (8016748 <HAL_UART_IRQHandler+0x2c0>)
 80166f4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80166f6:	687b      	ldr	r3, [r7, #4]
 80166f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80166fc:	4618      	mov	r0, r3
 80166fe:	f7fa f965 	bl	80109cc <HAL_DMA_Abort_IT>
 8016702:	4603      	mov	r3, r0
 8016704:	2b00      	cmp	r3, #0
 8016706:	d019      	beq.n	801673c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801670e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8016710:	687a      	ldr	r2, [r7, #4]
 8016712:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8016716:	4610      	mov	r0, r2
 8016718:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801671a:	e00f      	b.n	801673c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801671c:	6878      	ldr	r0, [r7, #4]
 801671e:	f000 f9ff 	bl	8016b20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8016722:	e00b      	b.n	801673c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8016724:	6878      	ldr	r0, [r7, #4]
 8016726:	f000 f9fb 	bl	8016b20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801672a:	e007      	b.n	801673c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801672c:	6878      	ldr	r0, [r7, #4]
 801672e:	f000 f9f7 	bl	8016b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8016732:	687b      	ldr	r3, [r7, #4]
 8016734:	2200      	movs	r2, #0
 8016736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 801673a:	e1dc      	b.n	8016af6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801673c:	bf00      	nop
    return;
 801673e:	e1da      	b.n	8016af6 <HAL_UART_IRQHandler+0x66e>
 8016740:	10000001 	.word	0x10000001
 8016744:	04000120 	.word	0x04000120
 8016748:	080177c1 	.word	0x080177c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801674c:	687b      	ldr	r3, [r7, #4]
 801674e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016750:	2b01      	cmp	r3, #1
 8016752:	f040 8170 	bne.w	8016a36 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8016756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801675a:	f003 0310 	and.w	r3, r3, #16
 801675e:	2b00      	cmp	r3, #0
 8016760:	f000 8169 	beq.w	8016a36 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8016764:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016768:	f003 0310 	and.w	r3, r3, #16
 801676c:	2b00      	cmp	r3, #0
 801676e:	f000 8162 	beq.w	8016a36 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8016772:	687b      	ldr	r3, [r7, #4]
 8016774:	681b      	ldr	r3, [r3, #0]
 8016776:	2210      	movs	r2, #16
 8016778:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	689b      	ldr	r3, [r3, #8]
 8016780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016784:	2b40      	cmp	r3, #64	@ 0x40
 8016786:	f040 80d8 	bne.w	801693a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016790:	681b      	ldr	r3, [r3, #0]
 8016792:	685b      	ldr	r3, [r3, #4]
 8016794:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8016798:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 801679c:	2b00      	cmp	r3, #0
 801679e:	f000 80af 	beq.w	8016900 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80167a2:	687b      	ldr	r3, [r7, #4]
 80167a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80167a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80167ac:	429a      	cmp	r2, r3
 80167ae:	f080 80a7 	bcs.w	8016900 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80167b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80167c2:	681b      	ldr	r3, [r3, #0]
 80167c4:	681b      	ldr	r3, [r3, #0]
 80167c6:	f003 0320 	and.w	r3, r3, #32
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	f040 8087 	bne.w	80168de <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80167d0:	687b      	ldr	r3, [r7, #4]
 80167d2:	681b      	ldr	r3, [r3, #0]
 80167d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80167d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80167dc:	e853 3f00 	ldrex	r3, [r3]
 80167e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80167e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80167e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80167ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	681b      	ldr	r3, [r3, #0]
 80167f4:	461a      	mov	r2, r3
 80167f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80167fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80167fe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016802:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8016806:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 801680a:	e841 2300 	strex	r3, r2, [r1]
 801680e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8016812:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8016816:	2b00      	cmp	r3, #0
 8016818:	d1da      	bne.n	80167d0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	681b      	ldr	r3, [r3, #0]
 801681e:	3308      	adds	r3, #8
 8016820:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8016822:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8016824:	e853 3f00 	ldrex	r3, [r3]
 8016828:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801682a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801682c:	f023 0301 	bic.w	r3, r3, #1
 8016830:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	681b      	ldr	r3, [r3, #0]
 8016838:	3308      	adds	r3, #8
 801683a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 801683e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8016842:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016844:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8016846:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801684a:	e841 2300 	strex	r3, r2, [r1]
 801684e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8016850:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8016852:	2b00      	cmp	r3, #0
 8016854:	d1e1      	bne.n	801681a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	681b      	ldr	r3, [r3, #0]
 801685a:	3308      	adds	r3, #8
 801685c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801685e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8016860:	e853 3f00 	ldrex	r3, [r3]
 8016864:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8016866:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8016868:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 801686c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8016870:	687b      	ldr	r3, [r7, #4]
 8016872:	681b      	ldr	r3, [r3, #0]
 8016874:	3308      	adds	r3, #8
 8016876:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 801687a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801687c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801687e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8016880:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8016882:	e841 2300 	strex	r3, r2, [r1]
 8016886:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8016888:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801688a:	2b00      	cmp	r3, #0
 801688c:	d1e3      	bne.n	8016856 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801688e:	687b      	ldr	r3, [r7, #4]
 8016890:	2220      	movs	r2, #32
 8016892:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	2200      	movs	r2, #0
 801689a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801689c:	687b      	ldr	r3, [r7, #4]
 801689e:	681b      	ldr	r3, [r3, #0]
 80168a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80168a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80168a4:	e853 3f00 	ldrex	r3, [r3]
 80168a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80168aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80168ac:	f023 0310 	bic.w	r3, r3, #16
 80168b0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	681b      	ldr	r3, [r3, #0]
 80168b8:	461a      	mov	r2, r3
 80168ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80168be:	65bb      	str	r3, [r7, #88]	@ 0x58
 80168c0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80168c2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80168c4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80168c6:	e841 2300 	strex	r3, r2, [r1]
 80168ca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80168cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80168ce:	2b00      	cmp	r3, #0
 80168d0:	d1e4      	bne.n	801689c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80168d2:	687b      	ldr	r3, [r7, #4]
 80168d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80168d8:	4618      	mov	r0, r3
 80168da:	f7fa f818 	bl	801090e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	2202      	movs	r2, #2
 80168e2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80168e4:	687b      	ldr	r3, [r7, #4]
 80168e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80168ea:	687b      	ldr	r3, [r7, #4]
 80168ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80168f0:	b29b      	uxth	r3, r3
 80168f2:	1ad3      	subs	r3, r2, r3
 80168f4:	b29b      	uxth	r3, r3
 80168f6:	4619      	mov	r1, r3
 80168f8:	6878      	ldr	r0, [r7, #4]
 80168fa:	f000 f91b 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80168fe:	e0fc      	b.n	8016afa <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8016900:	687b      	ldr	r3, [r7, #4]
 8016902:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8016906:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801690a:	429a      	cmp	r2, r3
 801690c:	f040 80f5 	bne.w	8016afa <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8016910:	687b      	ldr	r3, [r7, #4]
 8016912:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8016916:	681b      	ldr	r3, [r3, #0]
 8016918:	681b      	ldr	r3, [r3, #0]
 801691a:	f003 0320 	and.w	r3, r3, #32
 801691e:	2b20      	cmp	r3, #32
 8016920:	f040 80eb 	bne.w	8016afa <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	2202      	movs	r2, #2
 8016928:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801692a:	687b      	ldr	r3, [r7, #4]
 801692c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8016930:	4619      	mov	r1, r3
 8016932:	6878      	ldr	r0, [r7, #4]
 8016934:	f000 f8fe 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
      return;
 8016938:	e0df      	b.n	8016afa <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016946:	b29b      	uxth	r3, r3
 8016948:	1ad3      	subs	r3, r2, r3
 801694a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8016954:	b29b      	uxth	r3, r3
 8016956:	2b00      	cmp	r3, #0
 8016958:	f000 80d1 	beq.w	8016afe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 801695c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8016960:	2b00      	cmp	r3, #0
 8016962:	f000 80cc 	beq.w	8016afe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	681b      	ldr	r3, [r3, #0]
 801696a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801696c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801696e:	e853 3f00 	ldrex	r3, [r3]
 8016972:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8016974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016976:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801697a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801697e:	687b      	ldr	r3, [r7, #4]
 8016980:	681b      	ldr	r3, [r3, #0]
 8016982:	461a      	mov	r2, r3
 8016984:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8016988:	647b      	str	r3, [r7, #68]	@ 0x44
 801698a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801698c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801698e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8016990:	e841 2300 	strex	r3, r2, [r1]
 8016994:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8016996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8016998:	2b00      	cmp	r3, #0
 801699a:	d1e4      	bne.n	8016966 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	681b      	ldr	r3, [r3, #0]
 80169a0:	3308      	adds	r3, #8
 80169a2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80169a6:	e853 3f00 	ldrex	r3, [r3]
 80169aa:	623b      	str	r3, [r7, #32]
   return(result);
 80169ac:	6a3b      	ldr	r3, [r7, #32]
 80169ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80169b2:	f023 0301 	bic.w	r3, r3, #1
 80169b6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	681b      	ldr	r3, [r3, #0]
 80169be:	3308      	adds	r3, #8
 80169c0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80169c4:	633a      	str	r2, [r7, #48]	@ 0x30
 80169c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80169c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80169ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80169cc:	e841 2300 	strex	r3, r2, [r1]
 80169d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80169d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d1e1      	bne.n	801699c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	2220      	movs	r2, #32
 80169dc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80169e0:	687b      	ldr	r3, [r7, #4]
 80169e2:	2200      	movs	r2, #0
 80169e4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	2200      	movs	r2, #0
 80169ea:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80169ec:	687b      	ldr	r3, [r7, #4]
 80169ee:	681b      	ldr	r3, [r3, #0]
 80169f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80169f2:	693b      	ldr	r3, [r7, #16]
 80169f4:	e853 3f00 	ldrex	r3, [r3]
 80169f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80169fa:	68fb      	ldr	r3, [r7, #12]
 80169fc:	f023 0310 	bic.w	r3, r3, #16
 8016a00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	681b      	ldr	r3, [r3, #0]
 8016a08:	461a      	mov	r2, r3
 8016a0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8016a0e:	61fb      	str	r3, [r7, #28]
 8016a10:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8016a12:	69b9      	ldr	r1, [r7, #24]
 8016a14:	69fa      	ldr	r2, [r7, #28]
 8016a16:	e841 2300 	strex	r3, r2, [r1]
 8016a1a:	617b      	str	r3, [r7, #20]
   return(result);
 8016a1c:	697b      	ldr	r3, [r7, #20]
 8016a1e:	2b00      	cmp	r3, #0
 8016a20:	d1e4      	bne.n	80169ec <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8016a22:	687b      	ldr	r3, [r7, #4]
 8016a24:	2202      	movs	r2, #2
 8016a26:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8016a28:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8016a2c:	4619      	mov	r1, r3
 8016a2e:	6878      	ldr	r0, [r7, #4]
 8016a30:	f000 f880 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8016a34:	e063      	b.n	8016afe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8016a36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016a3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d00e      	beq.n	8016a60 <HAL_UART_IRQHandler+0x5d8>
 8016a42:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8016a46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8016a4a:	2b00      	cmp	r3, #0
 8016a4c:	d008      	beq.n	8016a60 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8016a4e:	687b      	ldr	r3, [r7, #4]
 8016a50:	681b      	ldr	r3, [r3, #0]
 8016a52:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8016a56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8016a58:	6878      	ldr	r0, [r7, #4]
 8016a5a:	f001 fc0b 	bl	8018274 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8016a5e:	e051      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8016a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016a64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016a68:	2b00      	cmp	r3, #0
 8016a6a:	d014      	beq.n	8016a96 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8016a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016a74:	2b00      	cmp	r3, #0
 8016a76:	d105      	bne.n	8016a84 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8016a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8016a7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016a80:	2b00      	cmp	r3, #0
 8016a82:	d008      	beq.n	8016a96 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016a88:	2b00      	cmp	r3, #0
 8016a8a:	d03a      	beq.n	8016b02 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8016a90:	6878      	ldr	r0, [r7, #4]
 8016a92:	4798      	blx	r3
    }
    return;
 8016a94:	e035      	b.n	8016b02 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8016a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016a9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d009      	beq.n	8016ab6 <HAL_UART_IRQHandler+0x62e>
 8016aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016aa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d003      	beq.n	8016ab6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8016aae:	6878      	ldr	r0, [r7, #4]
 8016ab0:	f000 fe94 	bl	80177dc <UART_EndTransmit_IT>
    return;
 8016ab4:	e026      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8016ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016aba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d009      	beq.n	8016ad6 <HAL_UART_IRQHandler+0x64e>
 8016ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016ac6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8016aca:	2b00      	cmp	r3, #0
 8016acc:	d003      	beq.n	8016ad6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8016ace:	6878      	ldr	r0, [r7, #4]
 8016ad0:	f001 fbe4 	bl	801829c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8016ad4:	e016      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8016ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8016ada:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8016ade:	2b00      	cmp	r3, #0
 8016ae0:	d010      	beq.n	8016b04 <HAL_UART_IRQHandler+0x67c>
 8016ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8016ae6:	2b00      	cmp	r3, #0
 8016ae8:	da0c      	bge.n	8016b04 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8016aea:	6878      	ldr	r0, [r7, #4]
 8016aec:	f001 fbcc 	bl	8018288 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8016af0:	e008      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8016af2:	bf00      	nop
 8016af4:	e006      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
    return;
 8016af6:	bf00      	nop
 8016af8:	e004      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8016afa:	bf00      	nop
 8016afc:	e002      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
      return;
 8016afe:	bf00      	nop
 8016b00:	e000      	b.n	8016b04 <HAL_UART_IRQHandler+0x67c>
    return;
 8016b02:	bf00      	nop
  }
}
 8016b04:	37e8      	adds	r7, #232	@ 0xe8
 8016b06:	46bd      	mov	sp, r7
 8016b08:	bd80      	pop	{r7, pc}
 8016b0a:	bf00      	nop

08016b0c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8016b0c:	b480      	push	{r7}
 8016b0e:	b083      	sub	sp, #12
 8016b10:	af00      	add	r7, sp, #0
 8016b12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8016b14:	bf00      	nop
 8016b16:	370c      	adds	r7, #12
 8016b18:	46bd      	mov	sp, r7
 8016b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b1e:	4770      	bx	lr

08016b20 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8016b20:	b480      	push	{r7}
 8016b22:	b083      	sub	sp, #12
 8016b24:	af00      	add	r7, sp, #0
 8016b26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8016b28:	bf00      	nop
 8016b2a:	370c      	adds	r7, #12
 8016b2c:	46bd      	mov	sp, r7
 8016b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b32:	4770      	bx	lr

08016b34 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8016b34:	b480      	push	{r7}
 8016b36:	b083      	sub	sp, #12
 8016b38:	af00      	add	r7, sp, #0
 8016b3a:	6078      	str	r0, [r7, #4]
 8016b3c:	460b      	mov	r3, r1
 8016b3e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8016b40:	bf00      	nop
 8016b42:	370c      	adds	r7, #12
 8016b44:	46bd      	mov	sp, r7
 8016b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b4a:	4770      	bx	lr

08016b4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8016b4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8016b50:	b08c      	sub	sp, #48	@ 0x30
 8016b52:	af00      	add	r7, sp, #0
 8016b54:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8016b56:	2300      	movs	r3, #0
 8016b58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8016b5c:	697b      	ldr	r3, [r7, #20]
 8016b5e:	689a      	ldr	r2, [r3, #8]
 8016b60:	697b      	ldr	r3, [r7, #20]
 8016b62:	691b      	ldr	r3, [r3, #16]
 8016b64:	431a      	orrs	r2, r3
 8016b66:	697b      	ldr	r3, [r7, #20]
 8016b68:	695b      	ldr	r3, [r3, #20]
 8016b6a:	431a      	orrs	r2, r3
 8016b6c:	697b      	ldr	r3, [r7, #20]
 8016b6e:	69db      	ldr	r3, [r3, #28]
 8016b70:	4313      	orrs	r3, r2
 8016b72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8016b74:	697b      	ldr	r3, [r7, #20]
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	681a      	ldr	r2, [r3, #0]
 8016b7a:	4baf      	ldr	r3, [pc, #700]	@ (8016e38 <UART_SetConfig+0x2ec>)
 8016b7c:	4013      	ands	r3, r2
 8016b7e:	697a      	ldr	r2, [r7, #20]
 8016b80:	6812      	ldr	r2, [r2, #0]
 8016b82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016b84:	430b      	orrs	r3, r1
 8016b86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8016b88:	697b      	ldr	r3, [r7, #20]
 8016b8a:	681b      	ldr	r3, [r3, #0]
 8016b8c:	685b      	ldr	r3, [r3, #4]
 8016b8e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8016b92:	697b      	ldr	r3, [r7, #20]
 8016b94:	68da      	ldr	r2, [r3, #12]
 8016b96:	697b      	ldr	r3, [r7, #20]
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	430a      	orrs	r2, r1
 8016b9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8016b9e:	697b      	ldr	r3, [r7, #20]
 8016ba0:	699b      	ldr	r3, [r3, #24]
 8016ba2:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8016ba4:	697b      	ldr	r3, [r7, #20]
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	4aa4      	ldr	r2, [pc, #656]	@ (8016e3c <UART_SetConfig+0x2f0>)
 8016baa:	4293      	cmp	r3, r2
 8016bac:	d004      	beq.n	8016bb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8016bae:	697b      	ldr	r3, [r7, #20]
 8016bb0:	6a1b      	ldr	r3, [r3, #32]
 8016bb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016bb4:	4313      	orrs	r3, r2
 8016bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8016bb8:	697b      	ldr	r3, [r7, #20]
 8016bba:	681b      	ldr	r3, [r3, #0]
 8016bbc:	689b      	ldr	r3, [r3, #8]
 8016bbe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8016bc2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8016bc6:	697a      	ldr	r2, [r7, #20]
 8016bc8:	6812      	ldr	r2, [r2, #0]
 8016bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8016bcc:	430b      	orrs	r3, r1
 8016bce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8016bd0:	697b      	ldr	r3, [r7, #20]
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016bd6:	f023 010f 	bic.w	r1, r3, #15
 8016bda:	697b      	ldr	r3, [r7, #20]
 8016bdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8016bde:	697b      	ldr	r3, [r7, #20]
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	430a      	orrs	r2, r1
 8016be4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8016be6:	697b      	ldr	r3, [r7, #20]
 8016be8:	681b      	ldr	r3, [r3, #0]
 8016bea:	4a95      	ldr	r2, [pc, #596]	@ (8016e40 <UART_SetConfig+0x2f4>)
 8016bec:	4293      	cmp	r3, r2
 8016bee:	d125      	bne.n	8016c3c <UART_SetConfig+0xf0>
 8016bf0:	2003      	movs	r0, #3
 8016bf2:	f7ff fb0d 	bl	8016210 <LL_RCC_GetUSARTClockSource>
 8016bf6:	4603      	mov	r3, r0
 8016bf8:	2b03      	cmp	r3, #3
 8016bfa:	d81b      	bhi.n	8016c34 <UART_SetConfig+0xe8>
 8016bfc:	a201      	add	r2, pc, #4	@ (adr r2, 8016c04 <UART_SetConfig+0xb8>)
 8016bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c02:	bf00      	nop
 8016c04:	08016c15 	.word	0x08016c15
 8016c08:	08016c25 	.word	0x08016c25
 8016c0c:	08016c1d 	.word	0x08016c1d
 8016c10:	08016c2d 	.word	0x08016c2d
 8016c14:	2301      	movs	r3, #1
 8016c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c1a:	e042      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c1c:	2302      	movs	r3, #2
 8016c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c22:	e03e      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c24:	2304      	movs	r3, #4
 8016c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c2a:	e03a      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c2c:	2308      	movs	r3, #8
 8016c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c32:	e036      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c34:	2310      	movs	r3, #16
 8016c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c3a:	e032      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c3c:	697b      	ldr	r3, [r7, #20]
 8016c3e:	681b      	ldr	r3, [r3, #0]
 8016c40:	4a7e      	ldr	r2, [pc, #504]	@ (8016e3c <UART_SetConfig+0x2f0>)
 8016c42:	4293      	cmp	r3, r2
 8016c44:	d12a      	bne.n	8016c9c <UART_SetConfig+0x150>
 8016c46:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8016c4a:	f7ff faf1 	bl	8016230 <LL_RCC_GetLPUARTClockSource>
 8016c4e:	4603      	mov	r3, r0
 8016c50:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016c54:	d01a      	beq.n	8016c8c <UART_SetConfig+0x140>
 8016c56:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8016c5a:	d81b      	bhi.n	8016c94 <UART_SetConfig+0x148>
 8016c5c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016c60:	d00c      	beq.n	8016c7c <UART_SetConfig+0x130>
 8016c62:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8016c66:	d815      	bhi.n	8016c94 <UART_SetConfig+0x148>
 8016c68:	2b00      	cmp	r3, #0
 8016c6a:	d003      	beq.n	8016c74 <UART_SetConfig+0x128>
 8016c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8016c70:	d008      	beq.n	8016c84 <UART_SetConfig+0x138>
 8016c72:	e00f      	b.n	8016c94 <UART_SetConfig+0x148>
 8016c74:	2300      	movs	r3, #0
 8016c76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c7a:	e012      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c7c:	2302      	movs	r3, #2
 8016c7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c82:	e00e      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c84:	2304      	movs	r3, #4
 8016c86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c8a:	e00a      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c8c:	2308      	movs	r3, #8
 8016c8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c92:	e006      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c94:	2310      	movs	r3, #16
 8016c96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8016c9a:	e002      	b.n	8016ca2 <UART_SetConfig+0x156>
 8016c9c:	2310      	movs	r3, #16
 8016c9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8016ca2:	697b      	ldr	r3, [r7, #20]
 8016ca4:	681b      	ldr	r3, [r3, #0]
 8016ca6:	4a65      	ldr	r2, [pc, #404]	@ (8016e3c <UART_SetConfig+0x2f0>)
 8016ca8:	4293      	cmp	r3, r2
 8016caa:	f040 8097 	bne.w	8016ddc <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8016cae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8016cb2:	2b08      	cmp	r3, #8
 8016cb4:	d823      	bhi.n	8016cfe <UART_SetConfig+0x1b2>
 8016cb6:	a201      	add	r2, pc, #4	@ (adr r2, 8016cbc <UART_SetConfig+0x170>)
 8016cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016cbc:	08016ce1 	.word	0x08016ce1
 8016cc0:	08016cff 	.word	0x08016cff
 8016cc4:	08016ce9 	.word	0x08016ce9
 8016cc8:	08016cff 	.word	0x08016cff
 8016ccc:	08016cef 	.word	0x08016cef
 8016cd0:	08016cff 	.word	0x08016cff
 8016cd4:	08016cff 	.word	0x08016cff
 8016cd8:	08016cff 	.word	0x08016cff
 8016cdc:	08016cf7 	.word	0x08016cf7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8016ce0:	f7fc fd7e 	bl	80137e0 <HAL_RCC_GetPCLK1Freq>
 8016ce4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016ce6:	e010      	b.n	8016d0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016ce8:	4b56      	ldr	r3, [pc, #344]	@ (8016e44 <UART_SetConfig+0x2f8>)
 8016cea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016cec:	e00d      	b.n	8016d0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016cee:	f7fc fcf7 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8016cf2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016cf4:	e009      	b.n	8016d0a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016cf6:	f248 0306 	movw	r3, #32774	@ 0x8006
 8016cfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016cfc:	e005      	b.n	8016d0a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 8016cfe:	2300      	movs	r3, #0
 8016d00:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8016d02:	2301      	movs	r3, #1
 8016d04:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8016d08:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8016d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	f000 812b 	beq.w	8016f68 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8016d12:	697b      	ldr	r3, [r7, #20]
 8016d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d16:	4a4c      	ldr	r2, [pc, #304]	@ (8016e48 <UART_SetConfig+0x2fc>)
 8016d18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016d1c:	461a      	mov	r2, r3
 8016d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d20:	fbb3 f3f2 	udiv	r3, r3, r2
 8016d24:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8016d26:	697b      	ldr	r3, [r7, #20]
 8016d28:	685a      	ldr	r2, [r3, #4]
 8016d2a:	4613      	mov	r3, r2
 8016d2c:	005b      	lsls	r3, r3, #1
 8016d2e:	4413      	add	r3, r2
 8016d30:	69ba      	ldr	r2, [r7, #24]
 8016d32:	429a      	cmp	r2, r3
 8016d34:	d305      	bcc.n	8016d42 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8016d36:	697b      	ldr	r3, [r7, #20]
 8016d38:	685b      	ldr	r3, [r3, #4]
 8016d3a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8016d3c:	69ba      	ldr	r2, [r7, #24]
 8016d3e:	429a      	cmp	r2, r3
 8016d40:	d903      	bls.n	8016d4a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8016d42:	2301      	movs	r3, #1
 8016d44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8016d48:	e10e      	b.n	8016f68 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8016d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016d4c:	2200      	movs	r2, #0
 8016d4e:	60bb      	str	r3, [r7, #8]
 8016d50:	60fa      	str	r2, [r7, #12]
 8016d52:	697b      	ldr	r3, [r7, #20]
 8016d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016d56:	4a3c      	ldr	r2, [pc, #240]	@ (8016e48 <UART_SetConfig+0x2fc>)
 8016d58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016d5c:	b29b      	uxth	r3, r3
 8016d5e:	2200      	movs	r2, #0
 8016d60:	603b      	str	r3, [r7, #0]
 8016d62:	607a      	str	r2, [r7, #4]
 8016d64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016d68:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8016d6c:	f7e9 ff54 	bl	8000c18 <__aeabi_uldivmod>
 8016d70:	4602      	mov	r2, r0
 8016d72:	460b      	mov	r3, r1
 8016d74:	4610      	mov	r0, r2
 8016d76:	4619      	mov	r1, r3
 8016d78:	f04f 0200 	mov.w	r2, #0
 8016d7c:	f04f 0300 	mov.w	r3, #0
 8016d80:	020b      	lsls	r3, r1, #8
 8016d82:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8016d86:	0202      	lsls	r2, r0, #8
 8016d88:	6979      	ldr	r1, [r7, #20]
 8016d8a:	6849      	ldr	r1, [r1, #4]
 8016d8c:	0849      	lsrs	r1, r1, #1
 8016d8e:	2000      	movs	r0, #0
 8016d90:	460c      	mov	r4, r1
 8016d92:	4605      	mov	r5, r0
 8016d94:	eb12 0804 	adds.w	r8, r2, r4
 8016d98:	eb43 0905 	adc.w	r9, r3, r5
 8016d9c:	697b      	ldr	r3, [r7, #20]
 8016d9e:	685b      	ldr	r3, [r3, #4]
 8016da0:	2200      	movs	r2, #0
 8016da2:	469a      	mov	sl, r3
 8016da4:	4693      	mov	fp, r2
 8016da6:	4652      	mov	r2, sl
 8016da8:	465b      	mov	r3, fp
 8016daa:	4640      	mov	r0, r8
 8016dac:	4649      	mov	r1, r9
 8016dae:	f7e9 ff33 	bl	8000c18 <__aeabi_uldivmod>
 8016db2:	4602      	mov	r2, r0
 8016db4:	460b      	mov	r3, r1
 8016db6:	4613      	mov	r3, r2
 8016db8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8016dba:	6a3b      	ldr	r3, [r7, #32]
 8016dbc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016dc0:	d308      	bcc.n	8016dd4 <UART_SetConfig+0x288>
 8016dc2:	6a3b      	ldr	r3, [r7, #32]
 8016dc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016dc8:	d204      	bcs.n	8016dd4 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 8016dca:	697b      	ldr	r3, [r7, #20]
 8016dcc:	681b      	ldr	r3, [r3, #0]
 8016dce:	6a3a      	ldr	r2, [r7, #32]
 8016dd0:	60da      	str	r2, [r3, #12]
 8016dd2:	e0c9      	b.n	8016f68 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8016dd4:	2301      	movs	r3, #1
 8016dd6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8016dda:	e0c5      	b.n	8016f68 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8016ddc:	697b      	ldr	r3, [r7, #20]
 8016dde:	69db      	ldr	r3, [r3, #28]
 8016de0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8016de4:	d16d      	bne.n	8016ec2 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8016de6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8016dea:	3b01      	subs	r3, #1
 8016dec:	2b07      	cmp	r3, #7
 8016dee:	d82d      	bhi.n	8016e4c <UART_SetConfig+0x300>
 8016df0:	a201      	add	r2, pc, #4	@ (adr r2, 8016df8 <UART_SetConfig+0x2ac>)
 8016df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016df6:	bf00      	nop
 8016df8:	08016e19 	.word	0x08016e19
 8016dfc:	08016e21 	.word	0x08016e21
 8016e00:	08016e4d 	.word	0x08016e4d
 8016e04:	08016e27 	.word	0x08016e27
 8016e08:	08016e4d 	.word	0x08016e4d
 8016e0c:	08016e4d 	.word	0x08016e4d
 8016e10:	08016e4d 	.word	0x08016e4d
 8016e14:	08016e2f 	.word	0x08016e2f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8016e18:	f7fc fcf8 	bl	801380c <HAL_RCC_GetPCLK2Freq>
 8016e1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016e1e:	e01b      	b.n	8016e58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016e20:	4b08      	ldr	r3, [pc, #32]	@ (8016e44 <UART_SetConfig+0x2f8>)
 8016e22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016e24:	e018      	b.n	8016e58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016e26:	f7fc fc5b 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8016e2a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016e2c:	e014      	b.n	8016e58 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016e2e:	f248 0306 	movw	r3, #32774	@ 0x8006
 8016e32:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016e34:	e010      	b.n	8016e58 <UART_SetConfig+0x30c>
 8016e36:	bf00      	nop
 8016e38:	cfff69f3 	.word	0xcfff69f3
 8016e3c:	40008000 	.word	0x40008000
 8016e40:	40013800 	.word	0x40013800
 8016e44:	00f42400 	.word	0x00f42400
 8016e48:	08020bbc 	.word	0x08020bbc
      default:
        pclk = 0U;
 8016e4c:	2300      	movs	r3, #0
 8016e4e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8016e50:	2301      	movs	r3, #1
 8016e52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8016e56:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8016e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	f000 8084 	beq.w	8016f68 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8016e60:	697b      	ldr	r3, [r7, #20]
 8016e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016e64:	4a4b      	ldr	r2, [pc, #300]	@ (8016f94 <UART_SetConfig+0x448>)
 8016e66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016e6a:	461a      	mov	r2, r3
 8016e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016e6e:	fbb3 f3f2 	udiv	r3, r3, r2
 8016e72:	005a      	lsls	r2, r3, #1
 8016e74:	697b      	ldr	r3, [r7, #20]
 8016e76:	685b      	ldr	r3, [r3, #4]
 8016e78:	085b      	lsrs	r3, r3, #1
 8016e7a:	441a      	add	r2, r3
 8016e7c:	697b      	ldr	r3, [r7, #20]
 8016e7e:	685b      	ldr	r3, [r3, #4]
 8016e80:	fbb2 f3f3 	udiv	r3, r2, r3
 8016e84:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016e86:	6a3b      	ldr	r3, [r7, #32]
 8016e88:	2b0f      	cmp	r3, #15
 8016e8a:	d916      	bls.n	8016eba <UART_SetConfig+0x36e>
 8016e8c:	6a3b      	ldr	r3, [r7, #32]
 8016e8e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016e92:	d212      	bcs.n	8016eba <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8016e94:	6a3b      	ldr	r3, [r7, #32]
 8016e96:	b29b      	uxth	r3, r3
 8016e98:	f023 030f 	bic.w	r3, r3, #15
 8016e9c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8016e9e:	6a3b      	ldr	r3, [r7, #32]
 8016ea0:	085b      	lsrs	r3, r3, #1
 8016ea2:	b29b      	uxth	r3, r3
 8016ea4:	f003 0307 	and.w	r3, r3, #7
 8016ea8:	b29a      	uxth	r2, r3
 8016eaa:	8bfb      	ldrh	r3, [r7, #30]
 8016eac:	4313      	orrs	r3, r2
 8016eae:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8016eb0:	697b      	ldr	r3, [r7, #20]
 8016eb2:	681b      	ldr	r3, [r3, #0]
 8016eb4:	8bfa      	ldrh	r2, [r7, #30]
 8016eb6:	60da      	str	r2, [r3, #12]
 8016eb8:	e056      	b.n	8016f68 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8016eba:	2301      	movs	r3, #1
 8016ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8016ec0:	e052      	b.n	8016f68 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8016ec2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8016ec6:	3b01      	subs	r3, #1
 8016ec8:	2b07      	cmp	r3, #7
 8016eca:	d822      	bhi.n	8016f12 <UART_SetConfig+0x3c6>
 8016ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8016ed4 <UART_SetConfig+0x388>)
 8016ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ed2:	bf00      	nop
 8016ed4:	08016ef5 	.word	0x08016ef5
 8016ed8:	08016efd 	.word	0x08016efd
 8016edc:	08016f13 	.word	0x08016f13
 8016ee0:	08016f03 	.word	0x08016f03
 8016ee4:	08016f13 	.word	0x08016f13
 8016ee8:	08016f13 	.word	0x08016f13
 8016eec:	08016f13 	.word	0x08016f13
 8016ef0:	08016f0b 	.word	0x08016f0b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8016ef4:	f7fc fc8a 	bl	801380c <HAL_RCC_GetPCLK2Freq>
 8016ef8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016efa:	e010      	b.n	8016f1e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8016efc:	4b26      	ldr	r3, [pc, #152]	@ (8016f98 <UART_SetConfig+0x44c>)
 8016efe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016f00:	e00d      	b.n	8016f1e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8016f02:	f7fc fbed 	bl	80136e0 <HAL_RCC_GetSysClockFreq>
 8016f06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8016f08:	e009      	b.n	8016f1e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8016f0a:	f248 0306 	movw	r3, #32774	@ 0x8006
 8016f0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8016f10:	e005      	b.n	8016f1e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8016f12:	2300      	movs	r3, #0
 8016f14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8016f16:	2301      	movs	r3, #1
 8016f18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8016f1c:	bf00      	nop
    }

    if (pclk != 0U)
 8016f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f20:	2b00      	cmp	r3, #0
 8016f22:	d021      	beq.n	8016f68 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8016f24:	697b      	ldr	r3, [r7, #20]
 8016f26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016f28:	4a1a      	ldr	r2, [pc, #104]	@ (8016f94 <UART_SetConfig+0x448>)
 8016f2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016f2e:	461a      	mov	r2, r3
 8016f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016f32:	fbb3 f2f2 	udiv	r2, r3, r2
 8016f36:	697b      	ldr	r3, [r7, #20]
 8016f38:	685b      	ldr	r3, [r3, #4]
 8016f3a:	085b      	lsrs	r3, r3, #1
 8016f3c:	441a      	add	r2, r3
 8016f3e:	697b      	ldr	r3, [r7, #20]
 8016f40:	685b      	ldr	r3, [r3, #4]
 8016f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8016f46:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8016f48:	6a3b      	ldr	r3, [r7, #32]
 8016f4a:	2b0f      	cmp	r3, #15
 8016f4c:	d909      	bls.n	8016f62 <UART_SetConfig+0x416>
 8016f4e:	6a3b      	ldr	r3, [r7, #32]
 8016f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016f54:	d205      	bcs.n	8016f62 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8016f56:	6a3b      	ldr	r3, [r7, #32]
 8016f58:	b29a      	uxth	r2, r3
 8016f5a:	697b      	ldr	r3, [r7, #20]
 8016f5c:	681b      	ldr	r3, [r3, #0]
 8016f5e:	60da      	str	r2, [r3, #12]
 8016f60:	e002      	b.n	8016f68 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8016f62:	2301      	movs	r3, #1
 8016f64:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8016f68:	697b      	ldr	r3, [r7, #20]
 8016f6a:	2201      	movs	r2, #1
 8016f6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8016f70:	697b      	ldr	r3, [r7, #20]
 8016f72:	2201      	movs	r2, #1
 8016f74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8016f78:	697b      	ldr	r3, [r7, #20]
 8016f7a:	2200      	movs	r2, #0
 8016f7c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8016f7e:	697b      	ldr	r3, [r7, #20]
 8016f80:	2200      	movs	r2, #0
 8016f82:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8016f84:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8016f88:	4618      	mov	r0, r3
 8016f8a:	3730      	adds	r7, #48	@ 0x30
 8016f8c:	46bd      	mov	sp, r7
 8016f8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016f92:	bf00      	nop
 8016f94:	08020bbc 	.word	0x08020bbc
 8016f98:	00f42400 	.word	0x00f42400

08016f9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8016f9c:	b480      	push	{r7}
 8016f9e:	b083      	sub	sp, #12
 8016fa0:	af00      	add	r7, sp, #0
 8016fa2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8016fa4:	687b      	ldr	r3, [r7, #4]
 8016fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016fa8:	f003 0308 	and.w	r3, r3, #8
 8016fac:	2b00      	cmp	r3, #0
 8016fae:	d00a      	beq.n	8016fc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	681b      	ldr	r3, [r3, #0]
 8016fb4:	685b      	ldr	r3, [r3, #4]
 8016fb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8016fbe:	687b      	ldr	r3, [r7, #4]
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	430a      	orrs	r2, r1
 8016fc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8016fc6:	687b      	ldr	r3, [r7, #4]
 8016fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016fca:	f003 0301 	and.w	r3, r3, #1
 8016fce:	2b00      	cmp	r3, #0
 8016fd0:	d00a      	beq.n	8016fe8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8016fd2:	687b      	ldr	r3, [r7, #4]
 8016fd4:	681b      	ldr	r3, [r3, #0]
 8016fd6:	685b      	ldr	r3, [r3, #4]
 8016fd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	681b      	ldr	r3, [r3, #0]
 8016fe4:	430a      	orrs	r2, r1
 8016fe6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8016fe8:	687b      	ldr	r3, [r7, #4]
 8016fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016fec:	f003 0302 	and.w	r3, r3, #2
 8016ff0:	2b00      	cmp	r3, #0
 8016ff2:	d00a      	beq.n	801700a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8016ff4:	687b      	ldr	r3, [r7, #4]
 8016ff6:	681b      	ldr	r3, [r3, #0]
 8016ff8:	685b      	ldr	r3, [r3, #4]
 8016ffa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8016ffe:	687b      	ldr	r3, [r7, #4]
 8017000:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8017002:	687b      	ldr	r3, [r7, #4]
 8017004:	681b      	ldr	r3, [r3, #0]
 8017006:	430a      	orrs	r2, r1
 8017008:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801700a:	687b      	ldr	r3, [r7, #4]
 801700c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801700e:	f003 0304 	and.w	r3, r3, #4
 8017012:	2b00      	cmp	r3, #0
 8017014:	d00a      	beq.n	801702c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	685b      	ldr	r3, [r3, #4]
 801701c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8017020:	687b      	ldr	r3, [r7, #4]
 8017022:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	681b      	ldr	r3, [r3, #0]
 8017028:	430a      	orrs	r2, r1
 801702a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017030:	f003 0310 	and.w	r3, r3, #16
 8017034:	2b00      	cmp	r3, #0
 8017036:	d00a      	beq.n	801704e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8017038:	687b      	ldr	r3, [r7, #4]
 801703a:	681b      	ldr	r3, [r3, #0]
 801703c:	689b      	ldr	r3, [r3, #8]
 801703e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8017046:	687b      	ldr	r3, [r7, #4]
 8017048:	681b      	ldr	r3, [r3, #0]
 801704a:	430a      	orrs	r2, r1
 801704c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801704e:	687b      	ldr	r3, [r7, #4]
 8017050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017052:	f003 0320 	and.w	r3, r3, #32
 8017056:	2b00      	cmp	r3, #0
 8017058:	d00a      	beq.n	8017070 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	689b      	ldr	r3, [r3, #8]
 8017060:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8017068:	687b      	ldr	r3, [r7, #4]
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	430a      	orrs	r2, r1
 801706e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8017070:	687b      	ldr	r3, [r7, #4]
 8017072:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017074:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017078:	2b00      	cmp	r3, #0
 801707a:	d01a      	beq.n	80170b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801707c:	687b      	ldr	r3, [r7, #4]
 801707e:	681b      	ldr	r3, [r3, #0]
 8017080:	685b      	ldr	r3, [r3, #4]
 8017082:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8017086:	687b      	ldr	r3, [r7, #4]
 8017088:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801708a:	687b      	ldr	r3, [r7, #4]
 801708c:	681b      	ldr	r3, [r3, #0]
 801708e:	430a      	orrs	r2, r1
 8017090:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017096:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801709a:	d10a      	bne.n	80170b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	681b      	ldr	r3, [r3, #0]
 80170a0:	685b      	ldr	r3, [r3, #4]
 80170a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80170aa:	687b      	ldr	r3, [r7, #4]
 80170ac:	681b      	ldr	r3, [r3, #0]
 80170ae:	430a      	orrs	r2, r1
 80170b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80170b2:	687b      	ldr	r3, [r7, #4]
 80170b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80170ba:	2b00      	cmp	r3, #0
 80170bc:	d00a      	beq.n	80170d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	681b      	ldr	r3, [r3, #0]
 80170c2:	685b      	ldr	r3, [r3, #4]
 80170c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	681b      	ldr	r3, [r3, #0]
 80170d0:	430a      	orrs	r2, r1
 80170d2:	605a      	str	r2, [r3, #4]
  }
}
 80170d4:	bf00      	nop
 80170d6:	370c      	adds	r7, #12
 80170d8:	46bd      	mov	sp, r7
 80170da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170de:	4770      	bx	lr

080170e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80170e0:	b580      	push	{r7, lr}
 80170e2:	b098      	sub	sp, #96	@ 0x60
 80170e4:	af02      	add	r7, sp, #8
 80170e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80170e8:	687b      	ldr	r3, [r7, #4]
 80170ea:	2200      	movs	r2, #0
 80170ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80170f0:	f7f9 f920 	bl	8010334 <HAL_GetTick>
 80170f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80170f6:	687b      	ldr	r3, [r7, #4]
 80170f8:	681b      	ldr	r3, [r3, #0]
 80170fa:	681b      	ldr	r3, [r3, #0]
 80170fc:	f003 0308 	and.w	r3, r3, #8
 8017100:	2b08      	cmp	r3, #8
 8017102:	d12f      	bne.n	8017164 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8017104:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8017108:	9300      	str	r3, [sp, #0]
 801710a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801710c:	2200      	movs	r2, #0
 801710e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8017112:	6878      	ldr	r0, [r7, #4]
 8017114:	f000 f88e 	bl	8017234 <UART_WaitOnFlagUntilTimeout>
 8017118:	4603      	mov	r3, r0
 801711a:	2b00      	cmp	r3, #0
 801711c:	d022      	beq.n	8017164 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801711e:	687b      	ldr	r3, [r7, #4]
 8017120:	681b      	ldr	r3, [r3, #0]
 8017122:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017126:	e853 3f00 	ldrex	r3, [r3]
 801712a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801712c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801712e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8017132:	653b      	str	r3, [r7, #80]	@ 0x50
 8017134:	687b      	ldr	r3, [r7, #4]
 8017136:	681b      	ldr	r3, [r3, #0]
 8017138:	461a      	mov	r2, r3
 801713a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801713c:	647b      	str	r3, [r7, #68]	@ 0x44
 801713e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017140:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8017142:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8017144:	e841 2300 	strex	r3, r2, [r1]
 8017148:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801714a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801714c:	2b00      	cmp	r3, #0
 801714e:	d1e6      	bne.n	801711e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8017150:	687b      	ldr	r3, [r7, #4]
 8017152:	2220      	movs	r2, #32
 8017154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	2200      	movs	r2, #0
 801715c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8017160:	2303      	movs	r3, #3
 8017162:	e063      	b.n	801722c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8017164:	687b      	ldr	r3, [r7, #4]
 8017166:	681b      	ldr	r3, [r3, #0]
 8017168:	681b      	ldr	r3, [r3, #0]
 801716a:	f003 0304 	and.w	r3, r3, #4
 801716e:	2b04      	cmp	r3, #4
 8017170:	d149      	bne.n	8017206 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8017172:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8017176:	9300      	str	r3, [sp, #0]
 8017178:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801717a:	2200      	movs	r2, #0
 801717c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8017180:	6878      	ldr	r0, [r7, #4]
 8017182:	f000 f857 	bl	8017234 <UART_WaitOnFlagUntilTimeout>
 8017186:	4603      	mov	r3, r0
 8017188:	2b00      	cmp	r3, #0
 801718a:	d03c      	beq.n	8017206 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801718c:	687b      	ldr	r3, [r7, #4]
 801718e:	681b      	ldr	r3, [r3, #0]
 8017190:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017194:	e853 3f00 	ldrex	r3, [r3]
 8017198:	623b      	str	r3, [r7, #32]
   return(result);
 801719a:	6a3b      	ldr	r3, [r7, #32]
 801719c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80171a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	681b      	ldr	r3, [r3, #0]
 80171a6:	461a      	mov	r2, r3
 80171a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80171aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80171ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80171ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80171b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80171b2:	e841 2300 	strex	r3, r2, [r1]
 80171b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80171b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80171ba:	2b00      	cmp	r3, #0
 80171bc:	d1e6      	bne.n	801718c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80171be:	687b      	ldr	r3, [r7, #4]
 80171c0:	681b      	ldr	r3, [r3, #0]
 80171c2:	3308      	adds	r3, #8
 80171c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80171c6:	693b      	ldr	r3, [r7, #16]
 80171c8:	e853 3f00 	ldrex	r3, [r3]
 80171cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80171ce:	68fb      	ldr	r3, [r7, #12]
 80171d0:	f023 0301 	bic.w	r3, r3, #1
 80171d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80171d6:	687b      	ldr	r3, [r7, #4]
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	3308      	adds	r3, #8
 80171dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80171de:	61fa      	str	r2, [r7, #28]
 80171e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80171e2:	69b9      	ldr	r1, [r7, #24]
 80171e4:	69fa      	ldr	r2, [r7, #28]
 80171e6:	e841 2300 	strex	r3, r2, [r1]
 80171ea:	617b      	str	r3, [r7, #20]
   return(result);
 80171ec:	697b      	ldr	r3, [r7, #20]
 80171ee:	2b00      	cmp	r3, #0
 80171f0:	d1e5      	bne.n	80171be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	2220      	movs	r2, #32
 80171f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	2200      	movs	r2, #0
 80171fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8017202:	2303      	movs	r3, #3
 8017204:	e012      	b.n	801722c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	2220      	movs	r2, #32
 801720a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801720e:	687b      	ldr	r3, [r7, #4]
 8017210:	2220      	movs	r2, #32
 8017212:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017216:	687b      	ldr	r3, [r7, #4]
 8017218:	2200      	movs	r2, #0
 801721a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801721c:	687b      	ldr	r3, [r7, #4]
 801721e:	2200      	movs	r2, #0
 8017220:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	2200      	movs	r2, #0
 8017226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801722a:	2300      	movs	r3, #0
}
 801722c:	4618      	mov	r0, r3
 801722e:	3758      	adds	r7, #88	@ 0x58
 8017230:	46bd      	mov	sp, r7
 8017232:	bd80      	pop	{r7, pc}

08017234 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8017234:	b580      	push	{r7, lr}
 8017236:	b084      	sub	sp, #16
 8017238:	af00      	add	r7, sp, #0
 801723a:	60f8      	str	r0, [r7, #12]
 801723c:	60b9      	str	r1, [r7, #8]
 801723e:	603b      	str	r3, [r7, #0]
 8017240:	4613      	mov	r3, r2
 8017242:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8017244:	e04f      	b.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8017246:	69bb      	ldr	r3, [r7, #24]
 8017248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801724c:	d04b      	beq.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801724e:	f7f9 f871 	bl	8010334 <HAL_GetTick>
 8017252:	4602      	mov	r2, r0
 8017254:	683b      	ldr	r3, [r7, #0]
 8017256:	1ad3      	subs	r3, r2, r3
 8017258:	69ba      	ldr	r2, [r7, #24]
 801725a:	429a      	cmp	r2, r3
 801725c:	d302      	bcc.n	8017264 <UART_WaitOnFlagUntilTimeout+0x30>
 801725e:	69bb      	ldr	r3, [r7, #24]
 8017260:	2b00      	cmp	r3, #0
 8017262:	d101      	bne.n	8017268 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8017264:	2303      	movs	r3, #3
 8017266:	e04e      	b.n	8017306 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8017268:	68fb      	ldr	r3, [r7, #12]
 801726a:	681b      	ldr	r3, [r3, #0]
 801726c:	681b      	ldr	r3, [r3, #0]
 801726e:	f003 0304 	and.w	r3, r3, #4
 8017272:	2b00      	cmp	r3, #0
 8017274:	d037      	beq.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8017276:	68bb      	ldr	r3, [r7, #8]
 8017278:	2b80      	cmp	r3, #128	@ 0x80
 801727a:	d034      	beq.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 801727c:	68bb      	ldr	r3, [r7, #8]
 801727e:	2b40      	cmp	r3, #64	@ 0x40
 8017280:	d031      	beq.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8017282:	68fb      	ldr	r3, [r7, #12]
 8017284:	681b      	ldr	r3, [r3, #0]
 8017286:	69db      	ldr	r3, [r3, #28]
 8017288:	f003 0308 	and.w	r3, r3, #8
 801728c:	2b08      	cmp	r3, #8
 801728e:	d110      	bne.n	80172b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8017290:	68fb      	ldr	r3, [r7, #12]
 8017292:	681b      	ldr	r3, [r3, #0]
 8017294:	2208      	movs	r2, #8
 8017296:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8017298:	68f8      	ldr	r0, [r7, #12]
 801729a:	f000 f99c 	bl	80175d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 801729e:	68fb      	ldr	r3, [r7, #12]
 80172a0:	2208      	movs	r2, #8
 80172a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80172a6:	68fb      	ldr	r3, [r7, #12]
 80172a8:	2200      	movs	r2, #0
 80172aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80172ae:	2301      	movs	r3, #1
 80172b0:	e029      	b.n	8017306 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80172b2:	68fb      	ldr	r3, [r7, #12]
 80172b4:	681b      	ldr	r3, [r3, #0]
 80172b6:	69db      	ldr	r3, [r3, #28]
 80172b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80172bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80172c0:	d111      	bne.n	80172e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80172c2:	68fb      	ldr	r3, [r7, #12]
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80172ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80172cc:	68f8      	ldr	r0, [r7, #12]
 80172ce:	f000 f982 	bl	80175d6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80172d2:	68fb      	ldr	r3, [r7, #12]
 80172d4:	2220      	movs	r2, #32
 80172d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80172da:	68fb      	ldr	r3, [r7, #12]
 80172dc:	2200      	movs	r2, #0
 80172de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80172e2:	2303      	movs	r3, #3
 80172e4:	e00f      	b.n	8017306 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80172e6:	68fb      	ldr	r3, [r7, #12]
 80172e8:	681b      	ldr	r3, [r3, #0]
 80172ea:	69da      	ldr	r2, [r3, #28]
 80172ec:	68bb      	ldr	r3, [r7, #8]
 80172ee:	4013      	ands	r3, r2
 80172f0:	68ba      	ldr	r2, [r7, #8]
 80172f2:	429a      	cmp	r2, r3
 80172f4:	bf0c      	ite	eq
 80172f6:	2301      	moveq	r3, #1
 80172f8:	2300      	movne	r3, #0
 80172fa:	b2db      	uxtb	r3, r3
 80172fc:	461a      	mov	r2, r3
 80172fe:	79fb      	ldrb	r3, [r7, #7]
 8017300:	429a      	cmp	r2, r3
 8017302:	d0a0      	beq.n	8017246 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8017304:	2300      	movs	r3, #0
}
 8017306:	4618      	mov	r0, r3
 8017308:	3710      	adds	r7, #16
 801730a:	46bd      	mov	sp, r7
 801730c:	bd80      	pop	{r7, pc}
	...

08017310 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8017310:	b480      	push	{r7}
 8017312:	b0a3      	sub	sp, #140	@ 0x8c
 8017314:	af00      	add	r7, sp, #0
 8017316:	60f8      	str	r0, [r7, #12]
 8017318:	60b9      	str	r1, [r7, #8]
 801731a:	4613      	mov	r3, r2
 801731c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801731e:	68fb      	ldr	r3, [r7, #12]
 8017320:	68ba      	ldr	r2, [r7, #8]
 8017322:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8017324:	68fb      	ldr	r3, [r7, #12]
 8017326:	88fa      	ldrh	r2, [r7, #6]
 8017328:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 801732c:	68fb      	ldr	r3, [r7, #12]
 801732e:	88fa      	ldrh	r2, [r7, #6]
 8017330:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8017334:	68fb      	ldr	r3, [r7, #12]
 8017336:	2200      	movs	r2, #0
 8017338:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801733a:	68fb      	ldr	r3, [r7, #12]
 801733c:	689b      	ldr	r3, [r3, #8]
 801733e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017342:	d10e      	bne.n	8017362 <UART_Start_Receive_IT+0x52>
 8017344:	68fb      	ldr	r3, [r7, #12]
 8017346:	691b      	ldr	r3, [r3, #16]
 8017348:	2b00      	cmp	r3, #0
 801734a:	d105      	bne.n	8017358 <UART_Start_Receive_IT+0x48>
 801734c:	68fb      	ldr	r3, [r7, #12]
 801734e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8017352:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8017356:	e02d      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 8017358:	68fb      	ldr	r3, [r7, #12]
 801735a:	22ff      	movs	r2, #255	@ 0xff
 801735c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8017360:	e028      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 8017362:	68fb      	ldr	r3, [r7, #12]
 8017364:	689b      	ldr	r3, [r3, #8]
 8017366:	2b00      	cmp	r3, #0
 8017368:	d10d      	bne.n	8017386 <UART_Start_Receive_IT+0x76>
 801736a:	68fb      	ldr	r3, [r7, #12]
 801736c:	691b      	ldr	r3, [r3, #16]
 801736e:	2b00      	cmp	r3, #0
 8017370:	d104      	bne.n	801737c <UART_Start_Receive_IT+0x6c>
 8017372:	68fb      	ldr	r3, [r7, #12]
 8017374:	22ff      	movs	r2, #255	@ 0xff
 8017376:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801737a:	e01b      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 801737c:	68fb      	ldr	r3, [r7, #12]
 801737e:	227f      	movs	r2, #127	@ 0x7f
 8017380:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8017384:	e016      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 8017386:	68fb      	ldr	r3, [r7, #12]
 8017388:	689b      	ldr	r3, [r3, #8]
 801738a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801738e:	d10d      	bne.n	80173ac <UART_Start_Receive_IT+0x9c>
 8017390:	68fb      	ldr	r3, [r7, #12]
 8017392:	691b      	ldr	r3, [r3, #16]
 8017394:	2b00      	cmp	r3, #0
 8017396:	d104      	bne.n	80173a2 <UART_Start_Receive_IT+0x92>
 8017398:	68fb      	ldr	r3, [r7, #12]
 801739a:	227f      	movs	r2, #127	@ 0x7f
 801739c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80173a0:	e008      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 80173a2:	68fb      	ldr	r3, [r7, #12]
 80173a4:	223f      	movs	r2, #63	@ 0x3f
 80173a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80173aa:	e003      	b.n	80173b4 <UART_Start_Receive_IT+0xa4>
 80173ac:	68fb      	ldr	r3, [r7, #12]
 80173ae:	2200      	movs	r2, #0
 80173b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	2200      	movs	r2, #0
 80173b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80173bc:	68fb      	ldr	r3, [r7, #12]
 80173be:	2222      	movs	r2, #34	@ 0x22
 80173c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80173c4:	68fb      	ldr	r3, [r7, #12]
 80173c6:	681b      	ldr	r3, [r3, #0]
 80173c8:	3308      	adds	r3, #8
 80173ca:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80173cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80173ce:	e853 3f00 	ldrex	r3, [r3]
 80173d2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80173d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80173d6:	f043 0301 	orr.w	r3, r3, #1
 80173da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80173de:	68fb      	ldr	r3, [r7, #12]
 80173e0:	681b      	ldr	r3, [r3, #0]
 80173e2:	3308      	adds	r3, #8
 80173e4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80173e8:	673a      	str	r2, [r7, #112]	@ 0x70
 80173ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80173ec:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80173ee:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80173f0:	e841 2300 	strex	r3, r2, [r1]
 80173f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 80173f6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80173f8:	2b00      	cmp	r3, #0
 80173fa:	d1e3      	bne.n	80173c4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80173fc:	68fb      	ldr	r3, [r7, #12]
 80173fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8017400:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017404:	d14f      	bne.n	80174a6 <UART_Start_Receive_IT+0x196>
 8017406:	68fb      	ldr	r3, [r7, #12]
 8017408:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 801740c:	88fa      	ldrh	r2, [r7, #6]
 801740e:	429a      	cmp	r2, r3
 8017410:	d349      	bcc.n	80174a6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8017412:	68fb      	ldr	r3, [r7, #12]
 8017414:	689b      	ldr	r3, [r3, #8]
 8017416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801741a:	d107      	bne.n	801742c <UART_Start_Receive_IT+0x11c>
 801741c:	68fb      	ldr	r3, [r7, #12]
 801741e:	691b      	ldr	r3, [r3, #16]
 8017420:	2b00      	cmp	r3, #0
 8017422:	d103      	bne.n	801742c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8017424:	68fb      	ldr	r3, [r7, #12]
 8017426:	4a47      	ldr	r2, [pc, #284]	@ (8017544 <UART_Start_Receive_IT+0x234>)
 8017428:	675a      	str	r2, [r3, #116]	@ 0x74
 801742a:	e002      	b.n	8017432 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801742c:	68fb      	ldr	r3, [r7, #12]
 801742e:	4a46      	ldr	r2, [pc, #280]	@ (8017548 <UART_Start_Receive_IT+0x238>)
 8017430:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8017432:	68fb      	ldr	r3, [r7, #12]
 8017434:	691b      	ldr	r3, [r3, #16]
 8017436:	2b00      	cmp	r3, #0
 8017438:	d01a      	beq.n	8017470 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801743a:	68fb      	ldr	r3, [r7, #12]
 801743c:	681b      	ldr	r3, [r3, #0]
 801743e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017440:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8017442:	e853 3f00 	ldrex	r3, [r3]
 8017446:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8017448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801744a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801744e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017452:	68fb      	ldr	r3, [r7, #12]
 8017454:	681b      	ldr	r3, [r3, #0]
 8017456:	461a      	mov	r2, r3
 8017458:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801745c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801745e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017460:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8017462:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8017464:	e841 2300 	strex	r3, r2, [r1]
 8017468:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 801746a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801746c:	2b00      	cmp	r3, #0
 801746e:	d1e4      	bne.n	801743a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8017470:	68fb      	ldr	r3, [r7, #12]
 8017472:	681b      	ldr	r3, [r3, #0]
 8017474:	3308      	adds	r3, #8
 8017476:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017478:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801747a:	e853 3f00 	ldrex	r3, [r3]
 801747e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017482:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017486:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8017488:	68fb      	ldr	r3, [r7, #12]
 801748a:	681b      	ldr	r3, [r3, #0]
 801748c:	3308      	adds	r3, #8
 801748e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8017490:	64ba      	str	r2, [r7, #72]	@ 0x48
 8017492:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017494:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8017496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017498:	e841 2300 	strex	r3, r2, [r1]
 801749c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 801749e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80174a0:	2b00      	cmp	r3, #0
 80174a2:	d1e5      	bne.n	8017470 <UART_Start_Receive_IT+0x160>
 80174a4:	e046      	b.n	8017534 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80174a6:	68fb      	ldr	r3, [r7, #12]
 80174a8:	689b      	ldr	r3, [r3, #8]
 80174aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80174ae:	d107      	bne.n	80174c0 <UART_Start_Receive_IT+0x1b0>
 80174b0:	68fb      	ldr	r3, [r7, #12]
 80174b2:	691b      	ldr	r3, [r3, #16]
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d103      	bne.n	80174c0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80174b8:	68fb      	ldr	r3, [r7, #12]
 80174ba:	4a24      	ldr	r2, [pc, #144]	@ (801754c <UART_Start_Receive_IT+0x23c>)
 80174bc:	675a      	str	r2, [r3, #116]	@ 0x74
 80174be:	e002      	b.n	80174c6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80174c0:	68fb      	ldr	r3, [r7, #12]
 80174c2:	4a23      	ldr	r2, [pc, #140]	@ (8017550 <UART_Start_Receive_IT+0x240>)
 80174c4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80174c6:	68fb      	ldr	r3, [r7, #12]
 80174c8:	691b      	ldr	r3, [r3, #16]
 80174ca:	2b00      	cmp	r3, #0
 80174cc:	d019      	beq.n	8017502 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	681b      	ldr	r3, [r3, #0]
 80174d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80174d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80174d6:	e853 3f00 	ldrex	r3, [r3]
 80174da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80174dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80174de:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80174e2:	677b      	str	r3, [r7, #116]	@ 0x74
 80174e4:	68fb      	ldr	r3, [r7, #12]
 80174e6:	681b      	ldr	r3, [r3, #0]
 80174e8:	461a      	mov	r2, r3
 80174ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80174ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80174ee:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80174f0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80174f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80174f4:	e841 2300 	strex	r3, r2, [r1]
 80174f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80174fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80174fc:	2b00      	cmp	r3, #0
 80174fe:	d1e6      	bne.n	80174ce <UART_Start_Receive_IT+0x1be>
 8017500:	e018      	b.n	8017534 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8017502:	68fb      	ldr	r3, [r7, #12]
 8017504:	681b      	ldr	r3, [r3, #0]
 8017506:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017508:	697b      	ldr	r3, [r7, #20]
 801750a:	e853 3f00 	ldrex	r3, [r3]
 801750e:	613b      	str	r3, [r7, #16]
   return(result);
 8017510:	693b      	ldr	r3, [r7, #16]
 8017512:	f043 0320 	orr.w	r3, r3, #32
 8017516:	67bb      	str	r3, [r7, #120]	@ 0x78
 8017518:	68fb      	ldr	r3, [r7, #12]
 801751a:	681b      	ldr	r3, [r3, #0]
 801751c:	461a      	mov	r2, r3
 801751e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8017520:	623b      	str	r3, [r7, #32]
 8017522:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017524:	69f9      	ldr	r1, [r7, #28]
 8017526:	6a3a      	ldr	r2, [r7, #32]
 8017528:	e841 2300 	strex	r3, r2, [r1]
 801752c:	61bb      	str	r3, [r7, #24]
   return(result);
 801752e:	69bb      	ldr	r3, [r7, #24]
 8017530:	2b00      	cmp	r3, #0
 8017532:	d1e6      	bne.n	8017502 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8017534:	2300      	movs	r3, #0
}
 8017536:	4618      	mov	r0, r3
 8017538:	378c      	adds	r7, #140	@ 0x8c
 801753a:	46bd      	mov	sp, r7
 801753c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017540:	4770      	bx	lr
 8017542:	bf00      	nop
 8017544:	08017f09 	.word	0x08017f09
 8017548:	08017ba5 	.word	0x08017ba5
 801754c:	080179ed 	.word	0x080179ed
 8017550:	08017835 	.word	0x08017835

08017554 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8017554:	b480      	push	{r7}
 8017556:	b08f      	sub	sp, #60	@ 0x3c
 8017558:	af00      	add	r7, sp, #0
 801755a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	681b      	ldr	r3, [r3, #0]
 8017560:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017562:	6a3b      	ldr	r3, [r7, #32]
 8017564:	e853 3f00 	ldrex	r3, [r3]
 8017568:	61fb      	str	r3, [r7, #28]
   return(result);
 801756a:	69fb      	ldr	r3, [r7, #28]
 801756c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8017570:	637b      	str	r3, [r7, #52]	@ 0x34
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	681b      	ldr	r3, [r3, #0]
 8017576:	461a      	mov	r2, r3
 8017578:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801757a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801757c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801757e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017580:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017582:	e841 2300 	strex	r3, r2, [r1]
 8017586:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801758a:	2b00      	cmp	r3, #0
 801758c:	d1e6      	bne.n	801755c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801758e:	687b      	ldr	r3, [r7, #4]
 8017590:	681b      	ldr	r3, [r3, #0]
 8017592:	3308      	adds	r3, #8
 8017594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017596:	68fb      	ldr	r3, [r7, #12]
 8017598:	e853 3f00 	ldrex	r3, [r3]
 801759c:	60bb      	str	r3, [r7, #8]
   return(result);
 801759e:	68bb      	ldr	r3, [r7, #8]
 80175a0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80175a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80175a6:	687b      	ldr	r3, [r7, #4]
 80175a8:	681b      	ldr	r3, [r3, #0]
 80175aa:	3308      	adds	r3, #8
 80175ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80175ae:	61ba      	str	r2, [r7, #24]
 80175b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80175b2:	6979      	ldr	r1, [r7, #20]
 80175b4:	69ba      	ldr	r2, [r7, #24]
 80175b6:	e841 2300 	strex	r3, r2, [r1]
 80175ba:	613b      	str	r3, [r7, #16]
   return(result);
 80175bc:	693b      	ldr	r3, [r7, #16]
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d1e5      	bne.n	801758e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	2220      	movs	r2, #32
 80175c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80175ca:	bf00      	nop
 80175cc:	373c      	adds	r7, #60	@ 0x3c
 80175ce:	46bd      	mov	sp, r7
 80175d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175d4:	4770      	bx	lr

080175d6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80175d6:	b480      	push	{r7}
 80175d8:	b095      	sub	sp, #84	@ 0x54
 80175da:	af00      	add	r7, sp, #0
 80175dc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80175e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80175e6:	e853 3f00 	ldrex	r3, [r3]
 80175ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80175ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80175ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80175f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	681b      	ldr	r3, [r3, #0]
 80175f8:	461a      	mov	r2, r3
 80175fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80175fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80175fe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017600:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017602:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017604:	e841 2300 	strex	r3, r2, [r1]
 8017608:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801760a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801760c:	2b00      	cmp	r3, #0
 801760e:	d1e6      	bne.n	80175de <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	681b      	ldr	r3, [r3, #0]
 8017614:	3308      	adds	r3, #8
 8017616:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017618:	6a3b      	ldr	r3, [r7, #32]
 801761a:	e853 3f00 	ldrex	r3, [r3]
 801761e:	61fb      	str	r3, [r7, #28]
   return(result);
 8017620:	69fb      	ldr	r3, [r7, #28]
 8017622:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017626:	f023 0301 	bic.w	r3, r3, #1
 801762a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	681b      	ldr	r3, [r3, #0]
 8017630:	3308      	adds	r3, #8
 8017632:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8017634:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8017636:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801763a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801763c:	e841 2300 	strex	r3, r2, [r1]
 8017640:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017644:	2b00      	cmp	r3, #0
 8017646:	d1e3      	bne.n	8017610 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801764c:	2b01      	cmp	r3, #1
 801764e:	d118      	bne.n	8017682 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	681b      	ldr	r3, [r3, #0]
 8017654:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	e853 3f00 	ldrex	r3, [r3]
 801765c:	60bb      	str	r3, [r7, #8]
   return(result);
 801765e:	68bb      	ldr	r3, [r7, #8]
 8017660:	f023 0310 	bic.w	r3, r3, #16
 8017664:	647b      	str	r3, [r7, #68]	@ 0x44
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	681b      	ldr	r3, [r3, #0]
 801766a:	461a      	mov	r2, r3
 801766c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801766e:	61bb      	str	r3, [r7, #24]
 8017670:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017672:	6979      	ldr	r1, [r7, #20]
 8017674:	69ba      	ldr	r2, [r7, #24]
 8017676:	e841 2300 	strex	r3, r2, [r1]
 801767a:	613b      	str	r3, [r7, #16]
   return(result);
 801767c:	693b      	ldr	r3, [r7, #16]
 801767e:	2b00      	cmp	r3, #0
 8017680:	d1e6      	bne.n	8017650 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8017682:	687b      	ldr	r3, [r7, #4]
 8017684:	2220      	movs	r2, #32
 8017686:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801768a:	687b      	ldr	r3, [r7, #4]
 801768c:	2200      	movs	r2, #0
 801768e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	2200      	movs	r2, #0
 8017694:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8017696:	bf00      	nop
 8017698:	3754      	adds	r7, #84	@ 0x54
 801769a:	46bd      	mov	sp, r7
 801769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80176a0:	4770      	bx	lr

080176a2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80176a2:	b580      	push	{r7, lr}
 80176a4:	b090      	sub	sp, #64	@ 0x40
 80176a6:	af00      	add	r7, sp, #0
 80176a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80176aa:	687b      	ldr	r3, [r7, #4]
 80176ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80176ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80176b0:	687b      	ldr	r3, [r7, #4]
 80176b2:	681b      	ldr	r3, [r3, #0]
 80176b4:	681b      	ldr	r3, [r3, #0]
 80176b6:	f003 0320 	and.w	r3, r3, #32
 80176ba:	2b00      	cmp	r3, #0
 80176bc:	d133      	bne.n	8017726 <UART_DMATransmitCplt+0x84>
  {
    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80176be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	3308      	adds	r3, #8
 80176c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80176c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80176c8:	e853 3f00 	ldrex	r3, [r3]
 80176cc:	623b      	str	r3, [r7, #32]
   return(result);
 80176ce:	6a3b      	ldr	r3, [r7, #32]
 80176d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80176d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80176d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176d8:	681b      	ldr	r3, [r3, #0]
 80176da:	3308      	adds	r3, #8
 80176dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80176de:	633a      	str	r2, [r7, #48]	@ 0x30
 80176e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80176e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80176e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80176e6:	e841 2300 	strex	r3, r2, [r1]
 80176ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80176ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80176ee:	2b00      	cmp	r3, #0
 80176f0:	d1e5      	bne.n	80176be <UART_DMATransmitCplt+0x1c>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80176f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80176f8:	693b      	ldr	r3, [r7, #16]
 80176fa:	e853 3f00 	ldrex	r3, [r3]
 80176fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8017700:	68fb      	ldr	r3, [r7, #12]
 8017702:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8017706:	637b      	str	r3, [r7, #52]	@ 0x34
 8017708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801770a:	681b      	ldr	r3, [r3, #0]
 801770c:	461a      	mov	r2, r3
 801770e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017710:	61fb      	str	r3, [r7, #28]
 8017712:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017714:	69b9      	ldr	r1, [r7, #24]
 8017716:	69fa      	ldr	r2, [r7, #28]
 8017718:	e841 2300 	strex	r3, r2, [r1]
 801771c:	617b      	str	r3, [r7, #20]
   return(result);
 801771e:	697b      	ldr	r3, [r7, #20]
 8017720:	2b00      	cmp	r3, #0
 8017722:	d1e6      	bne.n	80176f2 <UART_DMATransmitCplt+0x50>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8017724:	e002      	b.n	801772c <UART_DMATransmitCplt+0x8a>
    HAL_UART_TxCpltCallback(huart);
 8017726:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8017728:	f7eb f930 	bl	800298c <HAL_UART_TxCpltCallback>
}
 801772c:	bf00      	nop
 801772e:	3740      	adds	r7, #64	@ 0x40
 8017730:	46bd      	mov	sp, r7
 8017732:	bd80      	pop	{r7, pc}

08017734 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8017734:	b580      	push	{r7, lr}
 8017736:	b084      	sub	sp, #16
 8017738:	af00      	add	r7, sp, #0
 801773a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801773c:	687b      	ldr	r3, [r7, #4]
 801773e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017740:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8017742:	68f8      	ldr	r0, [r7, #12]
 8017744:	f7ff f9e2 	bl	8016b0c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8017748:	bf00      	nop
 801774a:	3710      	adds	r7, #16
 801774c:	46bd      	mov	sp, r7
 801774e:	bd80      	pop	{r7, pc}

08017750 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8017750:	b580      	push	{r7, lr}
 8017752:	b086      	sub	sp, #24
 8017754:	af00      	add	r7, sp, #0
 8017756:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8017758:	687b      	ldr	r3, [r7, #4]
 801775a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801775c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801775e:	697b      	ldr	r3, [r7, #20]
 8017760:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8017764:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801776c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801776e:	697b      	ldr	r3, [r7, #20]
 8017770:	681b      	ldr	r3, [r3, #0]
 8017772:	689b      	ldr	r3, [r3, #8]
 8017774:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017778:	2b80      	cmp	r3, #128	@ 0x80
 801777a:	d105      	bne.n	8017788 <UART_DMAError+0x38>
 801777c:	693b      	ldr	r3, [r7, #16]
 801777e:	2b21      	cmp	r3, #33	@ 0x21
 8017780:	d102      	bne.n	8017788 <UART_DMAError+0x38>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8017782:	6978      	ldr	r0, [r7, #20]
 8017784:	f7ff fee6 	bl	8017554 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8017788:	697b      	ldr	r3, [r7, #20]
 801778a:	681b      	ldr	r3, [r3, #0]
 801778c:	689b      	ldr	r3, [r3, #8]
 801778e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017792:	2b40      	cmp	r3, #64	@ 0x40
 8017794:	d105      	bne.n	80177a2 <UART_DMAError+0x52>
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	2b22      	cmp	r3, #34	@ 0x22
 801779a:	d102      	bne.n	80177a2 <UART_DMAError+0x52>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 801779c:	6978      	ldr	r0, [r7, #20]
 801779e:	f7ff ff1a 	bl	80175d6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80177a2:	697b      	ldr	r3, [r7, #20]
 80177a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80177a8:	f043 0210 	orr.w	r2, r3, #16
 80177ac:	697b      	ldr	r3, [r7, #20]
 80177ae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80177b2:	6978      	ldr	r0, [r7, #20]
 80177b4:	f7ff f9b4 	bl	8016b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80177b8:	bf00      	nop
 80177ba:	3718      	adds	r7, #24
 80177bc:	46bd      	mov	sp, r7
 80177be:	bd80      	pop	{r7, pc}

080177c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80177c0:	b580      	push	{r7, lr}
 80177c2:	b084      	sub	sp, #16
 80177c4:	af00      	add	r7, sp, #0
 80177c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80177c8:	687b      	ldr	r3, [r7, #4]
 80177ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80177cc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80177ce:	68f8      	ldr	r0, [r7, #12]
 80177d0:	f7ff f9a6 	bl	8016b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80177d4:	bf00      	nop
 80177d6:	3710      	adds	r7, #16
 80177d8:	46bd      	mov	sp, r7
 80177da:	bd80      	pop	{r7, pc}

080177dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80177dc:	b580      	push	{r7, lr}
 80177de:	b088      	sub	sp, #32
 80177e0:	af00      	add	r7, sp, #0
 80177e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	681b      	ldr	r3, [r3, #0]
 80177e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80177ea:	68fb      	ldr	r3, [r7, #12]
 80177ec:	e853 3f00 	ldrex	r3, [r3]
 80177f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80177f2:	68bb      	ldr	r3, [r7, #8]
 80177f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80177f8:	61fb      	str	r3, [r7, #28]
 80177fa:	687b      	ldr	r3, [r7, #4]
 80177fc:	681b      	ldr	r3, [r3, #0]
 80177fe:	461a      	mov	r2, r3
 8017800:	69fb      	ldr	r3, [r7, #28]
 8017802:	61bb      	str	r3, [r7, #24]
 8017804:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017806:	6979      	ldr	r1, [r7, #20]
 8017808:	69ba      	ldr	r2, [r7, #24]
 801780a:	e841 2300 	strex	r3, r2, [r1]
 801780e:	613b      	str	r3, [r7, #16]
   return(result);
 8017810:	693b      	ldr	r3, [r7, #16]
 8017812:	2b00      	cmp	r3, #0
 8017814:	d1e6      	bne.n	80177e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8017816:	687b      	ldr	r3, [r7, #4]
 8017818:	2220      	movs	r2, #32
 801781a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801781e:	687b      	ldr	r3, [r7, #4]
 8017820:	2200      	movs	r2, #0
 8017822:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8017824:	6878      	ldr	r0, [r7, #4]
 8017826:	f7eb f8b1 	bl	800298c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801782a:	bf00      	nop
 801782c:	3720      	adds	r7, #32
 801782e:	46bd      	mov	sp, r7
 8017830:	bd80      	pop	{r7, pc}
	...

08017834 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8017834:	b580      	push	{r7, lr}
 8017836:	b09c      	sub	sp, #112	@ 0x70
 8017838:	af00      	add	r7, sp, #0
 801783a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801783c:	687b      	ldr	r3, [r7, #4]
 801783e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017842:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801784c:	2b22      	cmp	r3, #34	@ 0x22
 801784e:	f040 80be 	bne.w	80179ce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017852:	687b      	ldr	r3, [r7, #4]
 8017854:	681b      	ldr	r3, [r3, #0]
 8017856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017858:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801785c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8017860:	b2d9      	uxtb	r1, r3
 8017862:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8017866:	b2da      	uxtb	r2, r3
 8017868:	687b      	ldr	r3, [r7, #4]
 801786a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801786c:	400a      	ands	r2, r1
 801786e:	b2d2      	uxtb	r2, r2
 8017870:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017876:	1c5a      	adds	r2, r3, #1
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017882:	b29b      	uxth	r3, r3
 8017884:	3b01      	subs	r3, #1
 8017886:	b29a      	uxth	r2, r3
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801788e:	687b      	ldr	r3, [r7, #4]
 8017890:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017894:	b29b      	uxth	r3, r3
 8017896:	2b00      	cmp	r3, #0
 8017898:	f040 80a1 	bne.w	80179de <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80178a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80178a4:	e853 3f00 	ldrex	r3, [r3]
 80178a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80178aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80178ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80178b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80178b2:	687b      	ldr	r3, [r7, #4]
 80178b4:	681b      	ldr	r3, [r3, #0]
 80178b6:	461a      	mov	r2, r3
 80178b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80178ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80178bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80178be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80178c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80178c2:	e841 2300 	strex	r3, r2, [r1]
 80178c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80178c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80178ca:	2b00      	cmp	r3, #0
 80178cc:	d1e6      	bne.n	801789c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80178ce:	687b      	ldr	r3, [r7, #4]
 80178d0:	681b      	ldr	r3, [r3, #0]
 80178d2:	3308      	adds	r3, #8
 80178d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80178d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80178d8:	e853 3f00 	ldrex	r3, [r3]
 80178dc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80178de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80178e0:	f023 0301 	bic.w	r3, r3, #1
 80178e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	681b      	ldr	r3, [r3, #0]
 80178ea:	3308      	adds	r3, #8
 80178ec:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80178ee:	647a      	str	r2, [r7, #68]	@ 0x44
 80178f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80178f2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80178f4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80178f6:	e841 2300 	strex	r3, r2, [r1]
 80178fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80178fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80178fe:	2b00      	cmp	r3, #0
 8017900:	d1e5      	bne.n	80178ce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017902:	687b      	ldr	r3, [r7, #4]
 8017904:	2220      	movs	r2, #32
 8017906:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801790a:	687b      	ldr	r3, [r7, #4]
 801790c:	2200      	movs	r2, #0
 801790e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	2200      	movs	r2, #0
 8017914:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	681b      	ldr	r3, [r3, #0]
 801791a:	4a33      	ldr	r2, [pc, #204]	@ (80179e8 <UART_RxISR_8BIT+0x1b4>)
 801791c:	4293      	cmp	r3, r2
 801791e:	d01f      	beq.n	8017960 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	681b      	ldr	r3, [r3, #0]
 8017924:	685b      	ldr	r3, [r3, #4]
 8017926:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801792a:	2b00      	cmp	r3, #0
 801792c:	d018      	beq.n	8017960 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	681b      	ldr	r3, [r3, #0]
 8017932:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017936:	e853 3f00 	ldrex	r3, [r3]
 801793a:	623b      	str	r3, [r7, #32]
   return(result);
 801793c:	6a3b      	ldr	r3, [r7, #32]
 801793e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8017942:	663b      	str	r3, [r7, #96]	@ 0x60
 8017944:	687b      	ldr	r3, [r7, #4]
 8017946:	681b      	ldr	r3, [r3, #0]
 8017948:	461a      	mov	r2, r3
 801794a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801794c:	633b      	str	r3, [r7, #48]	@ 0x30
 801794e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017950:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8017954:	e841 2300 	strex	r3, r2, [r1]
 8017958:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801795a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801795c:	2b00      	cmp	r3, #0
 801795e:	d1e6      	bne.n	801792e <UART_RxISR_8BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017964:	2b01      	cmp	r3, #1
 8017966:	d12e      	bne.n	80179c6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	2200      	movs	r2, #0
 801796c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801796e:	687b      	ldr	r3, [r7, #4]
 8017970:	681b      	ldr	r3, [r3, #0]
 8017972:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017974:	693b      	ldr	r3, [r7, #16]
 8017976:	e853 3f00 	ldrex	r3, [r3]
 801797a:	60fb      	str	r3, [r7, #12]
   return(result);
 801797c:	68fb      	ldr	r3, [r7, #12]
 801797e:	f023 0310 	bic.w	r3, r3, #16
 8017982:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	461a      	mov	r2, r3
 801798a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801798c:	61fb      	str	r3, [r7, #28]
 801798e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017990:	69b9      	ldr	r1, [r7, #24]
 8017992:	69fa      	ldr	r2, [r7, #28]
 8017994:	e841 2300 	strex	r3, r2, [r1]
 8017998:	617b      	str	r3, [r7, #20]
   return(result);
 801799a:	697b      	ldr	r3, [r7, #20]
 801799c:	2b00      	cmp	r3, #0
 801799e:	d1e6      	bne.n	801796e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80179a0:	687b      	ldr	r3, [r7, #4]
 80179a2:	681b      	ldr	r3, [r3, #0]
 80179a4:	69db      	ldr	r3, [r3, #28]
 80179a6:	f003 0310 	and.w	r3, r3, #16
 80179aa:	2b10      	cmp	r3, #16
 80179ac:	d103      	bne.n	80179b6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	681b      	ldr	r3, [r3, #0]
 80179b2:	2210      	movs	r2, #16
 80179b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80179bc:	4619      	mov	r1, r3
 80179be:	6878      	ldr	r0, [r7, #4]
 80179c0:	f7ff f8b8 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80179c4:	e00b      	b.n	80179de <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80179c6:	6878      	ldr	r0, [r7, #4]
 80179c8:	f7ea ffc2 	bl	8002950 <HAL_UART_RxCpltCallback>
}
 80179cc:	e007      	b.n	80179de <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	681b      	ldr	r3, [r3, #0]
 80179d2:	699a      	ldr	r2, [r3, #24]
 80179d4:	687b      	ldr	r3, [r7, #4]
 80179d6:	681b      	ldr	r3, [r3, #0]
 80179d8:	f042 0208 	orr.w	r2, r2, #8
 80179dc:	619a      	str	r2, [r3, #24]
}
 80179de:	bf00      	nop
 80179e0:	3770      	adds	r7, #112	@ 0x70
 80179e2:	46bd      	mov	sp, r7
 80179e4:	bd80      	pop	{r7, pc}
 80179e6:	bf00      	nop
 80179e8:	40008000 	.word	0x40008000

080179ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80179ec:	b580      	push	{r7, lr}
 80179ee:	b09c      	sub	sp, #112	@ 0x70
 80179f0:	af00      	add	r7, sp, #0
 80179f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80179fa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80179fe:	687b      	ldr	r3, [r7, #4]
 8017a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017a04:	2b22      	cmp	r3, #34	@ 0x22
 8017a06:	f040 80be 	bne.w	8017b86 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017a10:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8017a14:	687b      	ldr	r3, [r7, #4]
 8017a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017a18:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8017a1a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8017a1e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8017a22:	4013      	ands	r3, r2
 8017a24:	b29a      	uxth	r2, r3
 8017a26:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8017a28:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017a2e:	1c9a      	adds	r2, r3, #2
 8017a30:	687b      	ldr	r3, [r7, #4]
 8017a32:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017a3a:	b29b      	uxth	r3, r3
 8017a3c:	3b01      	subs	r3, #1
 8017a3e:	b29a      	uxth	r2, r3
 8017a40:	687b      	ldr	r3, [r7, #4]
 8017a42:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017a4c:	b29b      	uxth	r3, r3
 8017a4e:	2b00      	cmp	r3, #0
 8017a50:	f040 80a1 	bne.w	8017b96 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8017a54:	687b      	ldr	r3, [r7, #4]
 8017a56:	681b      	ldr	r3, [r3, #0]
 8017a58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017a5c:	e853 3f00 	ldrex	r3, [r3]
 8017a60:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8017a62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017a64:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8017a68:	667b      	str	r3, [r7, #100]	@ 0x64
 8017a6a:	687b      	ldr	r3, [r7, #4]
 8017a6c:	681b      	ldr	r3, [r3, #0]
 8017a6e:	461a      	mov	r2, r3
 8017a70:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8017a72:	657b      	str	r3, [r7, #84]	@ 0x54
 8017a74:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017a76:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017a78:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8017a7a:	e841 2300 	strex	r3, r2, [r1]
 8017a7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8017a80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d1e6      	bne.n	8017a54 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	681b      	ldr	r3, [r3, #0]
 8017a8a:	3308      	adds	r3, #8
 8017a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017a90:	e853 3f00 	ldrex	r3, [r3]
 8017a94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8017a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017a98:	f023 0301 	bic.w	r3, r3, #1
 8017a9c:	663b      	str	r3, [r7, #96]	@ 0x60
 8017a9e:	687b      	ldr	r3, [r7, #4]
 8017aa0:	681b      	ldr	r3, [r3, #0]
 8017aa2:	3308      	adds	r3, #8
 8017aa4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8017aa6:	643a      	str	r2, [r7, #64]	@ 0x40
 8017aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017aaa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017aac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017aae:	e841 2300 	strex	r3, r2, [r1]
 8017ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017ab6:	2b00      	cmp	r3, #0
 8017ab8:	d1e5      	bne.n	8017a86 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	2220      	movs	r2, #32
 8017abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8017ac2:	687b      	ldr	r3, [r7, #4]
 8017ac4:	2200      	movs	r2, #0
 8017ac6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017ac8:	687b      	ldr	r3, [r7, #4]
 8017aca:	2200      	movs	r2, #0
 8017acc:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	681b      	ldr	r3, [r3, #0]
 8017ad2:	4a33      	ldr	r2, [pc, #204]	@ (8017ba0 <UART_RxISR_16BIT+0x1b4>)
 8017ad4:	4293      	cmp	r3, r2
 8017ad6:	d01f      	beq.n	8017b18 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	681b      	ldr	r3, [r3, #0]
 8017adc:	685b      	ldr	r3, [r3, #4]
 8017ade:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017ae2:	2b00      	cmp	r3, #0
 8017ae4:	d018      	beq.n	8017b18 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8017ae6:	687b      	ldr	r3, [r7, #4]
 8017ae8:	681b      	ldr	r3, [r3, #0]
 8017aea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017aec:	6a3b      	ldr	r3, [r7, #32]
 8017aee:	e853 3f00 	ldrex	r3, [r3]
 8017af2:	61fb      	str	r3, [r7, #28]
   return(result);
 8017af4:	69fb      	ldr	r3, [r7, #28]
 8017af6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8017afa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8017afc:	687b      	ldr	r3, [r7, #4]
 8017afe:	681b      	ldr	r3, [r3, #0]
 8017b00:	461a      	mov	r2, r3
 8017b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017b04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8017b06:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017b08:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017b0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017b0c:	e841 2300 	strex	r3, r2, [r1]
 8017b10:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017b14:	2b00      	cmp	r3, #0
 8017b16:	d1e6      	bne.n	8017ae6 <UART_RxISR_16BIT+0xfa>
      }
#endif /* LPUART1 */

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017b1c:	2b01      	cmp	r3, #1
 8017b1e:	d12e      	bne.n	8017b7e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017b20:	687b      	ldr	r3, [r7, #4]
 8017b22:	2200      	movs	r2, #0
 8017b24:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	681b      	ldr	r3, [r3, #0]
 8017b2a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017b2c:	68fb      	ldr	r3, [r7, #12]
 8017b2e:	e853 3f00 	ldrex	r3, [r3]
 8017b32:	60bb      	str	r3, [r7, #8]
   return(result);
 8017b34:	68bb      	ldr	r3, [r7, #8]
 8017b36:	f023 0310 	bic.w	r3, r3, #16
 8017b3a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8017b3c:	687b      	ldr	r3, [r7, #4]
 8017b3e:	681b      	ldr	r3, [r3, #0]
 8017b40:	461a      	mov	r2, r3
 8017b42:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017b44:	61bb      	str	r3, [r7, #24]
 8017b46:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017b48:	6979      	ldr	r1, [r7, #20]
 8017b4a:	69ba      	ldr	r2, [r7, #24]
 8017b4c:	e841 2300 	strex	r3, r2, [r1]
 8017b50:	613b      	str	r3, [r7, #16]
   return(result);
 8017b52:	693b      	ldr	r3, [r7, #16]
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d1e6      	bne.n	8017b26 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	681b      	ldr	r3, [r3, #0]
 8017b5c:	69db      	ldr	r3, [r3, #28]
 8017b5e:	f003 0310 	and.w	r3, r3, #16
 8017b62:	2b10      	cmp	r3, #16
 8017b64:	d103      	bne.n	8017b6e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017b66:	687b      	ldr	r3, [r7, #4]
 8017b68:	681b      	ldr	r3, [r3, #0]
 8017b6a:	2210      	movs	r2, #16
 8017b6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017b6e:	687b      	ldr	r3, [r7, #4]
 8017b70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017b74:	4619      	mov	r1, r3
 8017b76:	6878      	ldr	r0, [r7, #4]
 8017b78:	f7fe ffdc 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017b7c:	e00b      	b.n	8017b96 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8017b7e:	6878      	ldr	r0, [r7, #4]
 8017b80:	f7ea fee6 	bl	8002950 <HAL_UART_RxCpltCallback>
}
 8017b84:	e007      	b.n	8017b96 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017b86:	687b      	ldr	r3, [r7, #4]
 8017b88:	681b      	ldr	r3, [r3, #0]
 8017b8a:	699a      	ldr	r2, [r3, #24]
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	f042 0208 	orr.w	r2, r2, #8
 8017b94:	619a      	str	r2, [r3, #24]
}
 8017b96:	bf00      	nop
 8017b98:	3770      	adds	r7, #112	@ 0x70
 8017b9a:	46bd      	mov	sp, r7
 8017b9c:	bd80      	pop	{r7, pc}
 8017b9e:	bf00      	nop
 8017ba0:	40008000 	.word	0x40008000

08017ba4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8017ba4:	b580      	push	{r7, lr}
 8017ba6:	b0ac      	sub	sp, #176	@ 0xb0
 8017ba8:	af00      	add	r7, sp, #0
 8017baa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8017bac:	687b      	ldr	r3, [r7, #4]
 8017bae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017bb2:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	681b      	ldr	r3, [r3, #0]
 8017bba:	69db      	ldr	r3, [r3, #28]
 8017bbc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	681b      	ldr	r3, [r3, #0]
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	689b      	ldr	r3, [r3, #8]
 8017bd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017bd4:	687b      	ldr	r3, [r7, #4]
 8017bd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017bda:	2b22      	cmp	r3, #34	@ 0x22
 8017bdc:	f040 8183 	bne.w	8017ee6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017be6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017bea:	e126      	b.n	8017e3a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	681b      	ldr	r3, [r3, #0]
 8017bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017bf2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8017bf6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8017bfa:	b2d9      	uxtb	r1, r3
 8017bfc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8017c00:	b2da      	uxtb	r2, r3
 8017c02:	687b      	ldr	r3, [r7, #4]
 8017c04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c06:	400a      	ands	r2, r1
 8017c08:	b2d2      	uxtb	r2, r2
 8017c0a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8017c0c:	687b      	ldr	r3, [r7, #4]
 8017c0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c10:	1c5a      	adds	r2, r3, #1
 8017c12:	687b      	ldr	r3, [r7, #4]
 8017c14:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8017c16:	687b      	ldr	r3, [r7, #4]
 8017c18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017c1c:	b29b      	uxth	r3, r3
 8017c1e:	3b01      	subs	r3, #1
 8017c20:	b29a      	uxth	r2, r3
 8017c22:	687b      	ldr	r3, [r7, #4]
 8017c24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8017c28:	687b      	ldr	r3, [r7, #4]
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	69db      	ldr	r3, [r3, #28]
 8017c2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8017c32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017c36:	f003 0307 	and.w	r3, r3, #7
 8017c3a:	2b00      	cmp	r3, #0
 8017c3c:	d053      	beq.n	8017ce6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8017c3e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017c42:	f003 0301 	and.w	r3, r3, #1
 8017c46:	2b00      	cmp	r3, #0
 8017c48:	d011      	beq.n	8017c6e <UART_RxISR_8BIT_FIFOEN+0xca>
 8017c4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8017c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017c52:	2b00      	cmp	r3, #0
 8017c54:	d00b      	beq.n	8017c6e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8017c56:	687b      	ldr	r3, [r7, #4]
 8017c58:	681b      	ldr	r3, [r3, #0]
 8017c5a:	2201      	movs	r2, #1
 8017c5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8017c5e:	687b      	ldr	r3, [r7, #4]
 8017c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017c64:	f043 0201 	orr.w	r2, r3, #1
 8017c68:	687b      	ldr	r3, [r7, #4]
 8017c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017c6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017c72:	f003 0302 	and.w	r3, r3, #2
 8017c76:	2b00      	cmp	r3, #0
 8017c78:	d011      	beq.n	8017c9e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8017c7a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8017c7e:	f003 0301 	and.w	r3, r3, #1
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d00b      	beq.n	8017c9e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8017c86:	687b      	ldr	r3, [r7, #4]
 8017c88:	681b      	ldr	r3, [r3, #0]
 8017c8a:	2202      	movs	r2, #2
 8017c8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017c94:	f043 0204 	orr.w	r2, r3, #4
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017ca2:	f003 0304 	and.w	r3, r3, #4
 8017ca6:	2b00      	cmp	r3, #0
 8017ca8:	d011      	beq.n	8017cce <UART_RxISR_8BIT_FIFOEN+0x12a>
 8017caa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8017cae:	f003 0301 	and.w	r3, r3, #1
 8017cb2:	2b00      	cmp	r3, #0
 8017cb4:	d00b      	beq.n	8017cce <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	2204      	movs	r2, #4
 8017cbc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017cc4:	f043 0202 	orr.w	r2, r3, #2
 8017cc8:	687b      	ldr	r3, [r7, #4]
 8017cca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8017cce:	687b      	ldr	r3, [r7, #4]
 8017cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017cd4:	2b00      	cmp	r3, #0
 8017cd6:	d006      	beq.n	8017ce6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8017cd8:	6878      	ldr	r0, [r7, #4]
 8017cda:	f7fe ff21 	bl	8016b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8017cde:	687b      	ldr	r3, [r7, #4]
 8017ce0:	2200      	movs	r2, #0
 8017ce2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8017ce6:	687b      	ldr	r3, [r7, #4]
 8017ce8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017cec:	b29b      	uxth	r3, r3
 8017cee:	2b00      	cmp	r3, #0
 8017cf0:	f040 80a3 	bne.w	8017e3a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017cfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8017cfc:	e853 3f00 	ldrex	r3, [r3]
 8017d00:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8017d02:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8017d04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017d08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8017d0c:	687b      	ldr	r3, [r7, #4]
 8017d0e:	681b      	ldr	r3, [r3, #0]
 8017d10:	461a      	mov	r2, r3
 8017d12:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8017d16:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8017d18:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017d1a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8017d1c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8017d1e:	e841 2300 	strex	r3, r2, [r1]
 8017d22:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8017d24:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8017d26:	2b00      	cmp	r3, #0
 8017d28:	d1e4      	bne.n	8017cf4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8017d2a:	687b      	ldr	r3, [r7, #4]
 8017d2c:	681b      	ldr	r3, [r3, #0]
 8017d2e:	3308      	adds	r3, #8
 8017d30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017d32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8017d34:	e853 3f00 	ldrex	r3, [r3]
 8017d38:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8017d3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017d3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017d40:	f023 0301 	bic.w	r3, r3, #1
 8017d44:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8017d48:	687b      	ldr	r3, [r7, #4]
 8017d4a:	681b      	ldr	r3, [r3, #0]
 8017d4c:	3308      	adds	r3, #8
 8017d4e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8017d52:	66ba      	str	r2, [r7, #104]	@ 0x68
 8017d54:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017d56:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8017d58:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8017d5a:	e841 2300 	strex	r3, r2, [r1]
 8017d5e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8017d60:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8017d62:	2b00      	cmp	r3, #0
 8017d64:	d1e1      	bne.n	8017d2a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8017d66:	687b      	ldr	r3, [r7, #4]
 8017d68:	2220      	movs	r2, #32
 8017d6a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8017d6e:	687b      	ldr	r3, [r7, #4]
 8017d70:	2200      	movs	r2, #0
 8017d72:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8017d74:	687b      	ldr	r3, [r7, #4]
 8017d76:	2200      	movs	r2, #0
 8017d78:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	681b      	ldr	r3, [r3, #0]
 8017d7e:	4a60      	ldr	r2, [pc, #384]	@ (8017f00 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8017d80:	4293      	cmp	r3, r2
 8017d82:	d021      	beq.n	8017dc8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	681b      	ldr	r3, [r3, #0]
 8017d88:	685b      	ldr	r3, [r3, #4]
 8017d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d01a      	beq.n	8017dc8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8017d92:	687b      	ldr	r3, [r7, #4]
 8017d94:	681b      	ldr	r3, [r3, #0]
 8017d96:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017d98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8017d9a:	e853 3f00 	ldrex	r3, [r3]
 8017d9e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8017da0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8017da2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8017da6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8017daa:	687b      	ldr	r3, [r7, #4]
 8017dac:	681b      	ldr	r3, [r3, #0]
 8017dae:	461a      	mov	r2, r3
 8017db0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8017db4:	657b      	str	r3, [r7, #84]	@ 0x54
 8017db6:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017db8:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8017dba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8017dbc:	e841 2300 	strex	r3, r2, [r1]
 8017dc0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8017dc2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d1e4      	bne.n	8017d92 <UART_RxISR_8BIT_FIFOEN+0x1ee>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8017dc8:	687b      	ldr	r3, [r7, #4]
 8017dca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017dcc:	2b01      	cmp	r3, #1
 8017dce:	d130      	bne.n	8017e32 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	2200      	movs	r2, #0
 8017dd4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8017dd6:	687b      	ldr	r3, [r7, #4]
 8017dd8:	681b      	ldr	r3, [r3, #0]
 8017dda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017ddc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8017dde:	e853 3f00 	ldrex	r3, [r3]
 8017de2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8017de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017de6:	f023 0310 	bic.w	r3, r3, #16
 8017dea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	681b      	ldr	r3, [r3, #0]
 8017df2:	461a      	mov	r2, r3
 8017df4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8017df8:	643b      	str	r3, [r7, #64]	@ 0x40
 8017dfa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017dfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8017dfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8017e00:	e841 2300 	strex	r3, r2, [r1]
 8017e04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8017e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017e08:	2b00      	cmp	r3, #0
 8017e0a:	d1e4      	bne.n	8017dd6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8017e0c:	687b      	ldr	r3, [r7, #4]
 8017e0e:	681b      	ldr	r3, [r3, #0]
 8017e10:	69db      	ldr	r3, [r3, #28]
 8017e12:	f003 0310 	and.w	r3, r3, #16
 8017e16:	2b10      	cmp	r3, #16
 8017e18:	d103      	bne.n	8017e22 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8017e1a:	687b      	ldr	r3, [r7, #4]
 8017e1c:	681b      	ldr	r3, [r3, #0]
 8017e1e:	2210      	movs	r2, #16
 8017e20:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8017e22:	687b      	ldr	r3, [r7, #4]
 8017e24:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8017e28:	4619      	mov	r1, r3
 8017e2a:	6878      	ldr	r0, [r7, #4]
 8017e2c:	f7fe fe82 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8017e30:	e00e      	b.n	8017e50 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8017e32:	6878      	ldr	r0, [r7, #4]
 8017e34:	f7ea fd8c 	bl	8002950 <HAL_UART_RxCpltCallback>
        break;
 8017e38:	e00a      	b.n	8017e50 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017e3a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8017e3e:	2b00      	cmp	r3, #0
 8017e40:	d006      	beq.n	8017e50 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8017e42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017e46:	f003 0320 	and.w	r3, r3, #32
 8017e4a:	2b00      	cmp	r3, #0
 8017e4c:	f47f aece 	bne.w	8017bec <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8017e50:	687b      	ldr	r3, [r7, #4]
 8017e52:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017e56:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8017e5a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8017e5e:	2b00      	cmp	r3, #0
 8017e60:	d049      	beq.n	8017ef6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8017e62:	687b      	ldr	r3, [r7, #4]
 8017e64:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017e68:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8017e6c:	429a      	cmp	r2, r3
 8017e6e:	d242      	bcs.n	8017ef6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	681b      	ldr	r3, [r3, #0]
 8017e74:	3308      	adds	r3, #8
 8017e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017e78:	6a3b      	ldr	r3, [r7, #32]
 8017e7a:	e853 3f00 	ldrex	r3, [r3]
 8017e7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8017e80:	69fb      	ldr	r3, [r7, #28]
 8017e82:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017e86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8017e8a:	687b      	ldr	r3, [r7, #4]
 8017e8c:	681b      	ldr	r3, [r3, #0]
 8017e8e:	3308      	adds	r3, #8
 8017e90:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8017e94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8017e96:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017e98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017e9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e9c:	e841 2300 	strex	r3, r2, [r1]
 8017ea0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8017ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ea4:	2b00      	cmp	r3, #0
 8017ea6:	d1e3      	bne.n	8017e70 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	4a16      	ldr	r2, [pc, #88]	@ (8017f04 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8017eac:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8017eae:	687b      	ldr	r3, [r7, #4]
 8017eb0:	681b      	ldr	r3, [r3, #0]
 8017eb2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8017eb4:	68fb      	ldr	r3, [r7, #12]
 8017eb6:	e853 3f00 	ldrex	r3, [r3]
 8017eba:	60bb      	str	r3, [r7, #8]
   return(result);
 8017ebc:	68bb      	ldr	r3, [r7, #8]
 8017ebe:	f043 0320 	orr.w	r3, r3, #32
 8017ec2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8017ec6:	687b      	ldr	r3, [r7, #4]
 8017ec8:	681b      	ldr	r3, [r3, #0]
 8017eca:	461a      	mov	r2, r3
 8017ecc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8017ed0:	61bb      	str	r3, [r7, #24]
 8017ed2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8017ed4:	6979      	ldr	r1, [r7, #20]
 8017ed6:	69ba      	ldr	r2, [r7, #24]
 8017ed8:	e841 2300 	strex	r3, r2, [r1]
 8017edc:	613b      	str	r3, [r7, #16]
   return(result);
 8017ede:	693b      	ldr	r3, [r7, #16]
 8017ee0:	2b00      	cmp	r3, #0
 8017ee2:	d1e4      	bne.n	8017eae <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8017ee4:	e007      	b.n	8017ef6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	681b      	ldr	r3, [r3, #0]
 8017eea:	699a      	ldr	r2, [r3, #24]
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	681b      	ldr	r3, [r3, #0]
 8017ef0:	f042 0208 	orr.w	r2, r2, #8
 8017ef4:	619a      	str	r2, [r3, #24]
}
 8017ef6:	bf00      	nop
 8017ef8:	37b0      	adds	r7, #176	@ 0xb0
 8017efa:	46bd      	mov	sp, r7
 8017efc:	bd80      	pop	{r7, pc}
 8017efe:	bf00      	nop
 8017f00:	40008000 	.word	0x40008000
 8017f04:	08017835 	.word	0x08017835

08017f08 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8017f08:	b580      	push	{r7, lr}
 8017f0a:	b0ae      	sub	sp, #184	@ 0xb8
 8017f0c:	af00      	add	r7, sp, #0
 8017f0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8017f16:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8017f1a:	687b      	ldr	r3, [r7, #4]
 8017f1c:	681b      	ldr	r3, [r3, #0]
 8017f1e:	69db      	ldr	r3, [r3, #28]
 8017f20:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	681b      	ldr	r3, [r3, #0]
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8017f2e:	687b      	ldr	r3, [r7, #4]
 8017f30:	681b      	ldr	r3, [r3, #0]
 8017f32:	689b      	ldr	r3, [r3, #8]
 8017f34:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8017f38:	687b      	ldr	r3, [r7, #4]
 8017f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017f3e:	2b22      	cmp	r3, #34	@ 0x22
 8017f40:	f040 8187 	bne.w	8018252 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8017f44:	687b      	ldr	r3, [r7, #4]
 8017f46:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8017f4a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8017f4e:	e12a      	b.n	80181a6 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	681b      	ldr	r3, [r3, #0]
 8017f54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017f56:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8017f5a:	687b      	ldr	r3, [r7, #4]
 8017f5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017f5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8017f62:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8017f66:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8017f6a:	4013      	ands	r3, r2
 8017f6c:	b29a      	uxth	r2, r3
 8017f6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8017f72:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8017f74:	687b      	ldr	r3, [r7, #4]
 8017f76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017f78:	1c9a      	adds	r2, r3, #2
 8017f7a:	687b      	ldr	r3, [r7, #4]
 8017f7c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8017f84:	b29b      	uxth	r3, r3
 8017f86:	3b01      	subs	r3, #1
 8017f88:	b29a      	uxth	r2, r3
 8017f8a:	687b      	ldr	r3, [r7, #4]
 8017f8c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8017f90:	687b      	ldr	r3, [r7, #4]
 8017f92:	681b      	ldr	r3, [r3, #0]
 8017f94:	69db      	ldr	r3, [r3, #28]
 8017f96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8017f9a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8017f9e:	f003 0307 	and.w	r3, r3, #7
 8017fa2:	2b00      	cmp	r3, #0
 8017fa4:	d053      	beq.n	801804e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8017fa6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8017faa:	f003 0301 	and.w	r3, r3, #1
 8017fae:	2b00      	cmp	r3, #0
 8017fb0:	d011      	beq.n	8017fd6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8017fb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8017fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d00b      	beq.n	8017fd6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	681b      	ldr	r3, [r3, #0]
 8017fc2:	2201      	movs	r2, #1
 8017fc4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8017fc6:	687b      	ldr	r3, [r7, #4]
 8017fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017fcc:	f043 0201 	orr.w	r2, r3, #1
 8017fd0:	687b      	ldr	r3, [r7, #4]
 8017fd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8017fd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8017fda:	f003 0302 	and.w	r3, r3, #2
 8017fde:	2b00      	cmp	r3, #0
 8017fe0:	d011      	beq.n	8018006 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8017fe2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8017fe6:	f003 0301 	and.w	r3, r3, #1
 8017fea:	2b00      	cmp	r3, #0
 8017fec:	d00b      	beq.n	8018006 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	681b      	ldr	r3, [r3, #0]
 8017ff2:	2202      	movs	r2, #2
 8017ff4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8017ff6:	687b      	ldr	r3, [r7, #4]
 8017ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017ffc:	f043 0204 	orr.w	r2, r3, #4
 8018000:	687b      	ldr	r3, [r7, #4]
 8018002:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8018006:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801800a:	f003 0304 	and.w	r3, r3, #4
 801800e:	2b00      	cmp	r3, #0
 8018010:	d011      	beq.n	8018036 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8018012:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8018016:	f003 0301 	and.w	r3, r3, #1
 801801a:	2b00      	cmp	r3, #0
 801801c:	d00b      	beq.n	8018036 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801801e:	687b      	ldr	r3, [r7, #4]
 8018020:	681b      	ldr	r3, [r3, #0]
 8018022:	2204      	movs	r2, #4
 8018024:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8018026:	687b      	ldr	r3, [r7, #4]
 8018028:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801802c:	f043 0202 	orr.w	r2, r3, #2
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8018036:	687b      	ldr	r3, [r7, #4]
 8018038:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801803c:	2b00      	cmp	r3, #0
 801803e:	d006      	beq.n	801804e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8018040:	6878      	ldr	r0, [r7, #4]
 8018042:	f7fe fd6d 	bl	8016b20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8018046:	687b      	ldr	r3, [r7, #4]
 8018048:	2200      	movs	r2, #0
 801804a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8018054:	b29b      	uxth	r3, r3
 8018056:	2b00      	cmp	r3, #0
 8018058:	f040 80a5 	bne.w	80181a6 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801805c:	687b      	ldr	r3, [r7, #4]
 801805e:	681b      	ldr	r3, [r3, #0]
 8018060:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018062:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8018064:	e853 3f00 	ldrex	r3, [r3]
 8018068:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 801806a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801806c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018070:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8018074:	687b      	ldr	r3, [r7, #4]
 8018076:	681b      	ldr	r3, [r3, #0]
 8018078:	461a      	mov	r2, r3
 801807a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 801807e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8018082:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018084:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8018086:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 801808a:	e841 2300 	strex	r3, r2, [r1]
 801808e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8018090:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8018092:	2b00      	cmp	r3, #0
 8018094:	d1e2      	bne.n	801805c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	3308      	adds	r3, #8
 801809c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801809e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80180a0:	e853 3f00 	ldrex	r3, [r3]
 80180a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80180a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80180a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80180ac:	f023 0301 	bic.w	r3, r3, #1
 80180b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80180b4:	687b      	ldr	r3, [r7, #4]
 80180b6:	681b      	ldr	r3, [r3, #0]
 80180b8:	3308      	adds	r3, #8
 80180ba:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80180be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80180c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80180c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80180c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80180c6:	e841 2300 	strex	r3, r2, [r1]
 80180ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80180cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80180ce:	2b00      	cmp	r3, #0
 80180d0:	d1e1      	bne.n	8018096 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80180d2:	687b      	ldr	r3, [r7, #4]
 80180d4:	2220      	movs	r2, #32
 80180d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80180da:	687b      	ldr	r3, [r7, #4]
 80180dc:	2200      	movs	r2, #0
 80180de:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80180e0:	687b      	ldr	r3, [r7, #4]
 80180e2:	2200      	movs	r2, #0
 80180e4:	671a      	str	r2, [r3, #112]	@ 0x70

#if defined(LPUART1)
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80180e6:	687b      	ldr	r3, [r7, #4]
 80180e8:	681b      	ldr	r3, [r3, #0]
 80180ea:	4a60      	ldr	r2, [pc, #384]	@ (801826c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80180ec:	4293      	cmp	r3, r2
 80180ee:	d021      	beq.n	8018134 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80180f0:	687b      	ldr	r3, [r7, #4]
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	685b      	ldr	r3, [r3, #4]
 80180f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80180fa:	2b00      	cmp	r3, #0
 80180fc:	d01a      	beq.n	8018134 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80180fe:	687b      	ldr	r3, [r7, #4]
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8018106:	e853 3f00 	ldrex	r3, [r3]
 801810a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801810c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801810e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8018112:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	681b      	ldr	r3, [r3, #0]
 801811a:	461a      	mov	r2, r3
 801811c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8018120:	65bb      	str	r3, [r7, #88]	@ 0x58
 8018122:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018124:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8018126:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8018128:	e841 2300 	strex	r3, r2, [r1]
 801812c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801812e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8018130:	2b00      	cmp	r3, #0
 8018132:	d1e4      	bne.n	80180fe <UART_RxISR_16BIT_FIFOEN+0x1f6>
        }
#endif /* LPUART1 */

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8018134:	687b      	ldr	r3, [r7, #4]
 8018136:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8018138:	2b01      	cmp	r3, #1
 801813a:	d130      	bne.n	801819e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801813c:	687b      	ldr	r3, [r7, #4]
 801813e:	2200      	movs	r2, #0
 8018140:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8018142:	687b      	ldr	r3, [r7, #4]
 8018144:	681b      	ldr	r3, [r3, #0]
 8018146:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801814a:	e853 3f00 	ldrex	r3, [r3]
 801814e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8018150:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8018152:	f023 0310 	bic.w	r3, r3, #16
 8018156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801815a:	687b      	ldr	r3, [r7, #4]
 801815c:	681b      	ldr	r3, [r3, #0]
 801815e:	461a      	mov	r2, r3
 8018160:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8018164:	647b      	str	r3, [r7, #68]	@ 0x44
 8018166:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018168:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801816a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801816c:	e841 2300 	strex	r3, r2, [r1]
 8018170:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8018172:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8018174:	2b00      	cmp	r3, #0
 8018176:	d1e4      	bne.n	8018142 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8018178:	687b      	ldr	r3, [r7, #4]
 801817a:	681b      	ldr	r3, [r3, #0]
 801817c:	69db      	ldr	r3, [r3, #28]
 801817e:	f003 0310 	and.w	r3, r3, #16
 8018182:	2b10      	cmp	r3, #16
 8018184:	d103      	bne.n	801818e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8018186:	687b      	ldr	r3, [r7, #4]
 8018188:	681b      	ldr	r3, [r3, #0]
 801818a:	2210      	movs	r2, #16
 801818c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801818e:	687b      	ldr	r3, [r7, #4]
 8018190:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8018194:	4619      	mov	r1, r3
 8018196:	6878      	ldr	r0, [r7, #4]
 8018198:	f7fe fccc 	bl	8016b34 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 801819c:	e00e      	b.n	80181bc <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 801819e:	6878      	ldr	r0, [r7, #4]
 80181a0:	f7ea fbd6 	bl	8002950 <HAL_UART_RxCpltCallback>
        break;
 80181a4:	e00a      	b.n	80181bc <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80181a6:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80181aa:	2b00      	cmp	r3, #0
 80181ac:	d006      	beq.n	80181bc <UART_RxISR_16BIT_FIFOEN+0x2b4>
 80181ae:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80181b2:	f003 0320 	and.w	r3, r3, #32
 80181b6:	2b00      	cmp	r3, #0
 80181b8:	f47f aeca 	bne.w	8017f50 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80181bc:	687b      	ldr	r3, [r7, #4]
 80181be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80181c2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80181c6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80181ca:	2b00      	cmp	r3, #0
 80181cc:	d049      	beq.n	8018262 <UART_RxISR_16BIT_FIFOEN+0x35a>
 80181ce:	687b      	ldr	r3, [r7, #4]
 80181d0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80181d4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80181d8:	429a      	cmp	r2, r3
 80181da:	d242      	bcs.n	8018262 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80181dc:	687b      	ldr	r3, [r7, #4]
 80181de:	681b      	ldr	r3, [r3, #0]
 80181e0:	3308      	adds	r3, #8
 80181e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80181e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80181e6:	e853 3f00 	ldrex	r3, [r3]
 80181ea:	623b      	str	r3, [r7, #32]
   return(result);
 80181ec:	6a3b      	ldr	r3, [r7, #32]
 80181ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80181f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80181f6:	687b      	ldr	r3, [r7, #4]
 80181f8:	681b      	ldr	r3, [r3, #0]
 80181fa:	3308      	adds	r3, #8
 80181fc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8018200:	633a      	str	r2, [r7, #48]	@ 0x30
 8018202:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018204:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8018206:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8018208:	e841 2300 	strex	r3, r2, [r1]
 801820c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801820e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8018210:	2b00      	cmp	r3, #0
 8018212:	d1e3      	bne.n	80181dc <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	4a16      	ldr	r2, [pc, #88]	@ (8018270 <UART_RxISR_16BIT_FIFOEN+0x368>)
 8018218:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	681b      	ldr	r3, [r3, #0]
 801821e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8018220:	693b      	ldr	r3, [r7, #16]
 8018222:	e853 3f00 	ldrex	r3, [r3]
 8018226:	60fb      	str	r3, [r7, #12]
   return(result);
 8018228:	68fb      	ldr	r3, [r7, #12]
 801822a:	f043 0320 	orr.w	r3, r3, #32
 801822e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8018232:	687b      	ldr	r3, [r7, #4]
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	461a      	mov	r2, r3
 8018238:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 801823c:	61fb      	str	r3, [r7, #28]
 801823e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8018240:	69b9      	ldr	r1, [r7, #24]
 8018242:	69fa      	ldr	r2, [r7, #28]
 8018244:	e841 2300 	strex	r3, r2, [r1]
 8018248:	617b      	str	r3, [r7, #20]
   return(result);
 801824a:	697b      	ldr	r3, [r7, #20]
 801824c:	2b00      	cmp	r3, #0
 801824e:	d1e4      	bne.n	801821a <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8018250:	e007      	b.n	8018262 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8018252:	687b      	ldr	r3, [r7, #4]
 8018254:	681b      	ldr	r3, [r3, #0]
 8018256:	699a      	ldr	r2, [r3, #24]
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	681b      	ldr	r3, [r3, #0]
 801825c:	f042 0208 	orr.w	r2, r2, #8
 8018260:	619a      	str	r2, [r3, #24]
}
 8018262:	bf00      	nop
 8018264:	37b8      	adds	r7, #184	@ 0xb8
 8018266:	46bd      	mov	sp, r7
 8018268:	bd80      	pop	{r7, pc}
 801826a:	bf00      	nop
 801826c:	40008000 	.word	0x40008000
 8018270:	080179ed 	.word	0x080179ed

08018274 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8018274:	b480      	push	{r7}
 8018276:	b083      	sub	sp, #12
 8018278:	af00      	add	r7, sp, #0
 801827a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801827c:	bf00      	nop
 801827e:	370c      	adds	r7, #12
 8018280:	46bd      	mov	sp, r7
 8018282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018286:	4770      	bx	lr

08018288 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8018288:	b480      	push	{r7}
 801828a:	b083      	sub	sp, #12
 801828c:	af00      	add	r7, sp, #0
 801828e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8018290:	bf00      	nop
 8018292:	370c      	adds	r7, #12
 8018294:	46bd      	mov	sp, r7
 8018296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801829a:	4770      	bx	lr

0801829c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801829c:	b480      	push	{r7}
 801829e:	b083      	sub	sp, #12
 80182a0:	af00      	add	r7, sp, #0
 80182a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80182a4:	bf00      	nop
 80182a6:	370c      	adds	r7, #12
 80182a8:	46bd      	mov	sp, r7
 80182aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182ae:	4770      	bx	lr

080182b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80182b0:	b480      	push	{r7}
 80182b2:	b085      	sub	sp, #20
 80182b4:	af00      	add	r7, sp, #0
 80182b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80182be:	2b01      	cmp	r3, #1
 80182c0:	d101      	bne.n	80182c6 <HAL_UARTEx_DisableFifoMode+0x16>
 80182c2:	2302      	movs	r3, #2
 80182c4:	e027      	b.n	8018316 <HAL_UARTEx_DisableFifoMode+0x66>
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	2201      	movs	r2, #1
 80182ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	2224      	movs	r2, #36	@ 0x24
 80182d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	681b      	ldr	r3, [r3, #0]
 80182dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80182de:	687b      	ldr	r3, [r7, #4]
 80182e0:	681b      	ldr	r3, [r3, #0]
 80182e2:	681a      	ldr	r2, [r3, #0]
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	f022 0201 	bic.w	r2, r2, #1
 80182ec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80182ee:	68fb      	ldr	r3, [r7, #12]
 80182f0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80182f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	2200      	movs	r2, #0
 80182fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80182fc:	687b      	ldr	r3, [r7, #4]
 80182fe:	681b      	ldr	r3, [r3, #0]
 8018300:	68fa      	ldr	r2, [r7, #12]
 8018302:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8018304:	687b      	ldr	r3, [r7, #4]
 8018306:	2220      	movs	r2, #32
 8018308:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801830c:	687b      	ldr	r3, [r7, #4]
 801830e:	2200      	movs	r2, #0
 8018310:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8018314:	2300      	movs	r3, #0
}
 8018316:	4618      	mov	r0, r3
 8018318:	3714      	adds	r7, #20
 801831a:	46bd      	mov	sp, r7
 801831c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018320:	4770      	bx	lr

08018322 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8018322:	b580      	push	{r7, lr}
 8018324:	b084      	sub	sp, #16
 8018326:	af00      	add	r7, sp, #0
 8018328:	6078      	str	r0, [r7, #4]
 801832a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8018332:	2b01      	cmp	r3, #1
 8018334:	d101      	bne.n	801833a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8018336:	2302      	movs	r3, #2
 8018338:	e02d      	b.n	8018396 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	2201      	movs	r2, #1
 801833e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8018342:	687b      	ldr	r3, [r7, #4]
 8018344:	2224      	movs	r2, #36	@ 0x24
 8018346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	681b      	ldr	r3, [r3, #0]
 801834e:	681b      	ldr	r3, [r3, #0]
 8018350:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8018352:	687b      	ldr	r3, [r7, #4]
 8018354:	681b      	ldr	r3, [r3, #0]
 8018356:	681a      	ldr	r2, [r3, #0]
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	681b      	ldr	r3, [r3, #0]
 801835c:	f022 0201 	bic.w	r2, r2, #1
 8018360:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8018362:	687b      	ldr	r3, [r7, #4]
 8018364:	681b      	ldr	r3, [r3, #0]
 8018366:	689b      	ldr	r3, [r3, #8]
 8018368:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	683a      	ldr	r2, [r7, #0]
 8018372:	430a      	orrs	r2, r1
 8018374:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8018376:	6878      	ldr	r0, [r7, #4]
 8018378:	f000 f850 	bl	801841c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	681b      	ldr	r3, [r3, #0]
 8018380:	68fa      	ldr	r2, [r7, #12]
 8018382:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	2220      	movs	r2, #32
 8018388:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	2200      	movs	r2, #0
 8018390:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8018394:	2300      	movs	r3, #0
}
 8018396:	4618      	mov	r0, r3
 8018398:	3710      	adds	r7, #16
 801839a:	46bd      	mov	sp, r7
 801839c:	bd80      	pop	{r7, pc}

0801839e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801839e:	b580      	push	{r7, lr}
 80183a0:	b084      	sub	sp, #16
 80183a2:	af00      	add	r7, sp, #0
 80183a4:	6078      	str	r0, [r7, #4]
 80183a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80183a8:	687b      	ldr	r3, [r7, #4]
 80183aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80183ae:	2b01      	cmp	r3, #1
 80183b0:	d101      	bne.n	80183b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80183b2:	2302      	movs	r3, #2
 80183b4:	e02d      	b.n	8018412 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	2201      	movs	r2, #1
 80183ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80183be:	687b      	ldr	r3, [r7, #4]
 80183c0:	2224      	movs	r2, #36	@ 0x24
 80183c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80183c6:	687b      	ldr	r3, [r7, #4]
 80183c8:	681b      	ldr	r3, [r3, #0]
 80183ca:	681b      	ldr	r3, [r3, #0]
 80183cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80183ce:	687b      	ldr	r3, [r7, #4]
 80183d0:	681b      	ldr	r3, [r3, #0]
 80183d2:	681a      	ldr	r2, [r3, #0]
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	f022 0201 	bic.w	r2, r2, #1
 80183dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80183de:	687b      	ldr	r3, [r7, #4]
 80183e0:	681b      	ldr	r3, [r3, #0]
 80183e2:	689b      	ldr	r3, [r3, #8]
 80183e4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	683a      	ldr	r2, [r7, #0]
 80183ee:	430a      	orrs	r2, r1
 80183f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80183f2:	6878      	ldr	r0, [r7, #4]
 80183f4:	f000 f812 	bl	801841c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80183f8:	687b      	ldr	r3, [r7, #4]
 80183fa:	681b      	ldr	r3, [r3, #0]
 80183fc:	68fa      	ldr	r2, [r7, #12]
 80183fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8018400:	687b      	ldr	r3, [r7, #4]
 8018402:	2220      	movs	r2, #32
 8018404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	2200      	movs	r2, #0
 801840c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8018410:	2300      	movs	r3, #0
}
 8018412:	4618      	mov	r0, r3
 8018414:	3710      	adds	r7, #16
 8018416:	46bd      	mov	sp, r7
 8018418:	bd80      	pop	{r7, pc}
	...

0801841c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801841c:	b480      	push	{r7}
 801841e:	b085      	sub	sp, #20
 8018420:	af00      	add	r7, sp, #0
 8018422:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8018424:	687b      	ldr	r3, [r7, #4]
 8018426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8018428:	2b00      	cmp	r3, #0
 801842a:	d108      	bne.n	801843e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 801842c:	687b      	ldr	r3, [r7, #4]
 801842e:	2201      	movs	r2, #1
 8018430:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8018434:	687b      	ldr	r3, [r7, #4]
 8018436:	2201      	movs	r2, #1
 8018438:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801843c:	e031      	b.n	80184a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801843e:	2308      	movs	r3, #8
 8018440:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8018442:	2308      	movs	r3, #8
 8018444:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8018446:	687b      	ldr	r3, [r7, #4]
 8018448:	681b      	ldr	r3, [r3, #0]
 801844a:	689b      	ldr	r3, [r3, #8]
 801844c:	0e5b      	lsrs	r3, r3, #25
 801844e:	b2db      	uxtb	r3, r3
 8018450:	f003 0307 	and.w	r3, r3, #7
 8018454:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8018456:	687b      	ldr	r3, [r7, #4]
 8018458:	681b      	ldr	r3, [r3, #0]
 801845a:	689b      	ldr	r3, [r3, #8]
 801845c:	0f5b      	lsrs	r3, r3, #29
 801845e:	b2db      	uxtb	r3, r3
 8018460:	f003 0307 	and.w	r3, r3, #7
 8018464:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8018466:	7bbb      	ldrb	r3, [r7, #14]
 8018468:	7b3a      	ldrb	r2, [r7, #12]
 801846a:	4911      	ldr	r1, [pc, #68]	@ (80184b0 <UARTEx_SetNbDataToProcess+0x94>)
 801846c:	5c8a      	ldrb	r2, [r1, r2]
 801846e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8018472:	7b3a      	ldrb	r2, [r7, #12]
 8018474:	490f      	ldr	r1, [pc, #60]	@ (80184b4 <UARTEx_SetNbDataToProcess+0x98>)
 8018476:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8018478:	fb93 f3f2 	sdiv	r3, r3, r2
 801847c:	b29a      	uxth	r2, r3
 801847e:	687b      	ldr	r3, [r7, #4]
 8018480:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8018484:	7bfb      	ldrb	r3, [r7, #15]
 8018486:	7b7a      	ldrb	r2, [r7, #13]
 8018488:	4909      	ldr	r1, [pc, #36]	@ (80184b0 <UARTEx_SetNbDataToProcess+0x94>)
 801848a:	5c8a      	ldrb	r2, [r1, r2]
 801848c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8018490:	7b7a      	ldrb	r2, [r7, #13]
 8018492:	4908      	ldr	r1, [pc, #32]	@ (80184b4 <UARTEx_SetNbDataToProcess+0x98>)
 8018494:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8018496:	fb93 f3f2 	sdiv	r3, r3, r2
 801849a:	b29a      	uxth	r2, r3
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80184a2:	bf00      	nop
 80184a4:	3714      	adds	r7, #20
 80184a6:	46bd      	mov	sp, r7
 80184a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184ac:	4770      	bx	lr
 80184ae:	bf00      	nop
 80184b0:	08020bd4 	.word	0x08020bd4
 80184b4:	08020bdc 	.word	0x08020bdc

080184b8 <aci_gap_set_non_discoverable>:
 */

#include "auto/ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80184b8:	b580      	push	{r7, lr}
 80184ba:	b088      	sub	sp, #32
 80184bc:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80184be:	2300      	movs	r3, #0
 80184c0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80184c2:	f107 0308 	add.w	r3, r7, #8
 80184c6:	2218      	movs	r2, #24
 80184c8:	2100      	movs	r1, #0
 80184ca:	4618      	mov	r0, r3
 80184cc:	f001 fbc2 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80184d0:	233f      	movs	r3, #63	@ 0x3f
 80184d2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80184d4:	2381      	movs	r3, #129	@ 0x81
 80184d6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80184d8:	1dfb      	adds	r3, r7, #7
 80184da:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80184dc:	2301      	movs	r3, #1
 80184de:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80184e0:	f107 0308 	add.w	r3, r7, #8
 80184e4:	2100      	movs	r1, #0
 80184e6:	4618      	mov	r0, r3
 80184e8:	f001 fa72 	bl	80199d0 <hci_send_req>
 80184ec:	4603      	mov	r3, r0
 80184ee:	2b00      	cmp	r3, #0
 80184f0:	da01      	bge.n	80184f6 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 80184f2:	23ff      	movs	r3, #255	@ 0xff
 80184f4:	e000      	b.n	80184f8 <aci_gap_set_non_discoverable+0x40>
  return status;
 80184f6:	79fb      	ldrb	r3, [r7, #7]
}
 80184f8:	4618      	mov	r0, r3
 80184fa:	3720      	adds	r7, #32
 80184fc:	46bd      	mov	sp, r7
 80184fe:	bd80      	pop	{r7, pc}

08018500 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 8018500:	b5b0      	push	{r4, r5, r7, lr}
 8018502:	b0ce      	sub	sp, #312	@ 0x138
 8018504:	af00      	add	r7, sp, #0
 8018506:	4605      	mov	r5, r0
 8018508:	460c      	mov	r4, r1
 801850a:	4610      	mov	r0, r2
 801850c:	4619      	mov	r1, r3
 801850e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018512:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8018516:	462a      	mov	r2, r5
 8018518:	701a      	strb	r2, [r3, #0]
 801851a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801851e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8018522:	4622      	mov	r2, r4
 8018524:	801a      	strh	r2, [r3, #0]
 8018526:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801852a:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 801852e:	4602      	mov	r2, r0
 8018530:	801a      	strh	r2, [r3, #0]
 8018532:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018536:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 801853a:	460a      	mov	r2, r1
 801853c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 801853e:	f107 0310 	add.w	r3, r7, #16
 8018542:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8018546:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 801854a:	3308      	adds	r3, #8
 801854c:	f107 0210 	add.w	r2, r7, #16
 8018550:	4413      	add	r3, r2
 8018552:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8018556:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 801855a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 801855e:	4413      	add	r3, r2
 8018560:	3309      	adds	r3, #9
 8018562:	f107 0210 	add.w	r2, r7, #16
 8018566:	4413      	add	r3, r2
 8018568:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801856c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018570:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018574:	2200      	movs	r2, #0
 8018576:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8018578:	2300      	movs	r3, #0
 801857a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 801857e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018582:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8018586:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 801858a:	7812      	ldrb	r2, [r2, #0]
 801858c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801858e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018592:	3301      	adds	r3, #1
 8018594:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8018598:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801859c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80185a0:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 80185a4:	8812      	ldrh	r2, [r2, #0]
 80185a6:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 80185aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80185ae:	3302      	adds	r3, #2
 80185b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80185b4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80185b8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80185bc:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 80185c0:	8812      	ldrh	r2, [r2, #0]
 80185c2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80185c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80185ca:	3302      	adds	r3, #2
 80185cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 80185d0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80185d4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80185d8:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80185dc:	7812      	ldrb	r2, [r2, #0]
 80185de:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80185e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80185e4:	3301      	adds	r3, #1
 80185e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80185ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80185ee:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80185f2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80185f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80185f8:	3301      	adds	r3, #1
 80185fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 80185fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018602:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 8018606:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8018608:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801860c:	3301      	adds	r3, #1
 801860e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8018612:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018616:	3308      	adds	r3, #8
 8018618:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 801861c:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8018620:	4618      	mov	r0, r3
 8018622:	f001 fb07 	bl	8019c34 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8018626:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 801862a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801862e:	4413      	add	r3, r2
 8018630:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8018634:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018638:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 801863c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 801863e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018642:	3301      	adds	r3, #1
 8018644:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8018648:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801864c:	3301      	adds	r3, #1
 801864e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8018652:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8018656:	4618      	mov	r0, r3
 8018658:	f001 faec 	bl	8019c34 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 801865c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8018660:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8018664:	4413      	add	r3, r2
 8018666:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 801866a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801866e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8018672:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8018674:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018678:	3302      	adds	r3, #2
 801867a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 801867e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018682:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8018686:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8018688:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801868c:	3302      	adds	r3, #2
 801868e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018692:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018696:	2218      	movs	r2, #24
 8018698:	2100      	movs	r1, #0
 801869a:	4618      	mov	r0, r3
 801869c:	f001 fada 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80186a0:	233f      	movs	r3, #63	@ 0x3f
 80186a2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 80186a6:	2383      	movs	r3, #131	@ 0x83
 80186a8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80186ac:	f107 0310 	add.w	r3, r7, #16
 80186b0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80186b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80186b8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80186bc:	f107 030f 	add.w	r3, r7, #15
 80186c0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80186c4:	2301      	movs	r3, #1
 80186c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80186ca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80186ce:	2100      	movs	r1, #0
 80186d0:	4618      	mov	r0, r3
 80186d2:	f001 f97d 	bl	80199d0 <hci_send_req>
 80186d6:	4603      	mov	r3, r0
 80186d8:	2b00      	cmp	r3, #0
 80186da:	da01      	bge.n	80186e0 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80186dc:	23ff      	movs	r3, #255	@ 0xff
 80186de:	e004      	b.n	80186ea <aci_gap_set_discoverable+0x1ea>
  return status;
 80186e0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80186e4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80186e8:	781b      	ldrb	r3, [r3, #0]
}
 80186ea:	4618      	mov	r0, r3
 80186ec:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80186f0:	46bd      	mov	sp, r7
 80186f2:	bdb0      	pop	{r4, r5, r7, pc}

080186f4 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 80186f4:	b580      	push	{r7, lr}
 80186f6:	b0cc      	sub	sp, #304	@ 0x130
 80186f8:	af00      	add	r7, sp, #0
 80186fa:	4602      	mov	r2, r0
 80186fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018700:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018704:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8018706:	f107 0310 	add.w	r3, r7, #16
 801870a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801870e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018712:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018716:	2200      	movs	r2, #0
 8018718:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801871a:	2300      	movs	r3, #0
 801871c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8018720:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018724:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018728:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801872c:	7812      	ldrb	r2, [r2, #0]
 801872e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8018730:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018734:	3301      	adds	r3, #1
 8018736:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801873a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801873e:	2218      	movs	r2, #24
 8018740:	2100      	movs	r1, #0
 8018742:	4618      	mov	r0, r3
 8018744:	f001 fa86 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018748:	233f      	movs	r3, #63	@ 0x3f
 801874a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 801874e:	2385      	movs	r3, #133	@ 0x85
 8018750:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8018754:	f107 0310 	add.w	r3, r7, #16
 8018758:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801875c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018760:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8018764:	f107 030f 	add.w	r3, r7, #15
 8018768:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801876c:	2301      	movs	r3, #1
 801876e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018772:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018776:	2100      	movs	r1, #0
 8018778:	4618      	mov	r0, r3
 801877a:	f001 f929 	bl	80199d0 <hci_send_req>
 801877e:	4603      	mov	r3, r0
 8018780:	2b00      	cmp	r3, #0
 8018782:	da01      	bge.n	8018788 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8018784:	23ff      	movs	r3, #255	@ 0xff
 8018786:	e004      	b.n	8018792 <aci_gap_set_io_capability+0x9e>
  return status;
 8018788:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801878c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018790:	781b      	ldrb	r3, [r3, #0]
}
 8018792:	4618      	mov	r0, r3
 8018794:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8018798:	46bd      	mov	sp, r7
 801879a:	bd80      	pop	{r7, pc}

0801879c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 801879c:	b5b0      	push	{r4, r5, r7, lr}
 801879e:	b0cc      	sub	sp, #304	@ 0x130
 80187a0:	af00      	add	r7, sp, #0
 80187a2:	4605      	mov	r5, r0
 80187a4:	460c      	mov	r4, r1
 80187a6:	4610      	mov	r0, r2
 80187a8:	4619      	mov	r1, r3
 80187aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187ae:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80187b2:	462a      	mov	r2, r5
 80187b4:	701a      	strb	r2, [r3, #0]
 80187b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187ba:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80187be:	4622      	mov	r2, r4
 80187c0:	701a      	strb	r2, [r3, #0]
 80187c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187c6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80187ca:	4602      	mov	r2, r0
 80187cc:	701a      	strb	r2, [r3, #0]
 80187ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187d2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80187d6:	460a      	mov	r2, r1
 80187d8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80187da:	f107 0310 	add.w	r3, r7, #16
 80187de:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80187e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80187e6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80187ea:	2200      	movs	r2, #0
 80187ec:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80187ee:	2300      	movs	r3, #0
 80187f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80187f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80187f8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80187fc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8018800:	7812      	ldrb	r2, [r2, #0]
 8018802:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8018804:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018808:	3301      	adds	r3, #1
 801880a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 801880e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018812:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018816:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801881a:	7812      	ldrb	r2, [r2, #0]
 801881c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801881e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018822:	3301      	adds	r3, #1
 8018824:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8018828:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801882c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018830:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8018834:	7812      	ldrb	r2, [r2, #0]
 8018836:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8018838:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801883c:	3301      	adds	r3, #1
 801883e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8018842:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018846:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801884a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 801884e:	7812      	ldrb	r2, [r2, #0]
 8018850:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8018852:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018856:	3301      	adds	r3, #1
 8018858:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 801885c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018860:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8018864:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8018866:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801886a:	3301      	adds	r3, #1
 801886c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8018870:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018874:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8018878:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 801887a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801887e:	3301      	adds	r3, #1
 8018880:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8018884:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018888:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 801888c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 801888e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018892:	3301      	adds	r3, #1
 8018894:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8018898:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801889c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80188a0:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80188a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80188a8:	3304      	adds	r3, #4
 80188aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 80188ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80188b2:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80188b6:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80188b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80188bc:	3301      	adds	r3, #1
 80188be:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80188c2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80188c6:	2218      	movs	r2, #24
 80188c8:	2100      	movs	r1, #0
 80188ca:	4618      	mov	r0, r3
 80188cc:	f001 f9c2 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80188d0:	233f      	movs	r3, #63	@ 0x3f
 80188d2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80188d6:	2386      	movs	r3, #134	@ 0x86
 80188d8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80188dc:	f107 0310 	add.w	r3, r7, #16
 80188e0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80188e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80188e8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80188ec:	f107 030f 	add.w	r3, r7, #15
 80188f0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80188f4:	2301      	movs	r3, #1
 80188f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80188fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80188fe:	2100      	movs	r1, #0
 8018900:	4618      	mov	r0, r3
 8018902:	f001 f865 	bl	80199d0 <hci_send_req>
 8018906:	4603      	mov	r3, r0
 8018908:	2b00      	cmp	r3, #0
 801890a:	da01      	bge.n	8018910 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 801890c:	23ff      	movs	r3, #255	@ 0xff
 801890e:	e004      	b.n	801891a <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8018910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018914:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018918:	781b      	ldrb	r3, [r3, #0]
}
 801891a:	4618      	mov	r0, r3
 801891c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8018920:	46bd      	mov	sp, r7
 8018922:	bdb0      	pop	{r4, r5, r7, pc}

08018924 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8018924:	b590      	push	{r4, r7, lr}
 8018926:	b0cd      	sub	sp, #308	@ 0x134
 8018928:	af00      	add	r7, sp, #0
 801892a:	4604      	mov	r4, r0
 801892c:	4608      	mov	r0, r1
 801892e:	4611      	mov	r1, r2
 8018930:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018934:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8018938:	6013      	str	r3, [r2, #0]
 801893a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801893e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018942:	4622      	mov	r2, r4
 8018944:	701a      	strb	r2, [r3, #0]
 8018946:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801894a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801894e:	4602      	mov	r2, r0
 8018950:	701a      	strb	r2, [r3, #0]
 8018952:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018956:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 801895a:	460a      	mov	r2, r1
 801895c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 801895e:	f107 0310 	add.w	r3, r7, #16
 8018962:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8018966:	f107 0308 	add.w	r3, r7, #8
 801896a:	2207      	movs	r2, #7
 801896c:	2100      	movs	r1, #0
 801896e:	4618      	mov	r0, r3
 8018970:	f001 f970 	bl	8019c54 <Osal_MemSet>
  int index_input = 0;
 8018974:	2300      	movs	r3, #0
 8018976:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 801897a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801897e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018982:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8018986:	7812      	ldrb	r2, [r2, #0]
 8018988:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801898a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801898e:	3301      	adds	r3, #1
 8018990:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8018994:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018998:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801899c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80189a0:	7812      	ldrb	r2, [r2, #0]
 80189a2:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80189a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80189a8:	3301      	adds	r3, #1
 80189aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 80189ae:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80189b2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80189b6:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80189ba:	7812      	ldrb	r2, [r2, #0]
 80189bc:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80189be:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80189c2:	3301      	adds	r3, #1
 80189c4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80189c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80189cc:	2218      	movs	r2, #24
 80189ce:	2100      	movs	r1, #0
 80189d0:	4618      	mov	r0, r3
 80189d2:	f001 f93f 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80189d6:	233f      	movs	r3, #63	@ 0x3f
 80189d8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 80189dc:	238a      	movs	r3, #138	@ 0x8a
 80189de:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80189e2:	f107 0310 	add.w	r3, r7, #16
 80189e6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80189ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80189ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80189f2:	f107 0308 	add.w	r3, r7, #8
 80189f6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80189fa:	2307      	movs	r3, #7
 80189fc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018a00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018a04:	2100      	movs	r1, #0
 8018a06:	4618      	mov	r0, r3
 8018a08:	f000 ffe2 	bl	80199d0 <hci_send_req>
 8018a0c:	4603      	mov	r3, r0
 8018a0e:	2b00      	cmp	r3, #0
 8018a10:	da01      	bge.n	8018a16 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8018a12:	23ff      	movs	r3, #255	@ 0xff
 8018a14:	e02e      	b.n	8018a74 <aci_gap_init+0x150>
  if ( resp.Status )
 8018a16:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a1a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018a1e:	781b      	ldrb	r3, [r3, #0]
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	d005      	beq.n	8018a30 <aci_gap_init+0x10c>
    return resp.Status;
 8018a24:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a28:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018a2c:	781b      	ldrb	r3, [r3, #0]
 8018a2e:	e021      	b.n	8018a74 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8018a30:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a34:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018a38:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8018a3c:	b29a      	uxth	r2, r3
 8018a3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a42:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8018a46:	681b      	ldr	r3, [r3, #0]
 8018a48:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8018a4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a4e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018a52:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8018a56:	b29a      	uxth	r2, r3
 8018a58:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8018a5c:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8018a5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a62:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8018a66:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8018a6a:	b29a      	uxth	r2, r3
 8018a6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8018a70:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8018a72:	2300      	movs	r3, #0
}
 8018a74:	4618      	mov	r0, r3
 8018a76:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8018a7a:	46bd      	mov	sp, r7
 8018a7c:	bd90      	pop	{r4, r7, pc}

08018a7e <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8018a7e:	b580      	push	{r7, lr}
 8018a80:	b0cc      	sub	sp, #304	@ 0x130
 8018a82:	af00      	add	r7, sp, #0
 8018a84:	4602      	mov	r2, r0
 8018a86:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a8a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8018a8e:	6019      	str	r1, [r3, #0]
 8018a90:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018a94:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018a98:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8018a9a:	f107 0310 	add.w	r3, r7, #16
 8018a9e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8018aa2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018aa6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018aaa:	2200      	movs	r2, #0
 8018aac:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8018aae:	2300      	movs	r3, #0
 8018ab0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8018ab4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018ab8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8018abc:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8018ac0:	7812      	ldrb	r2, [r2, #0]
 8018ac2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8018ac4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018ac8:	3301      	adds	r3, #1
 8018aca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8018ace:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018ad2:	1c58      	adds	r0, r3, #1
 8018ad4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018ad8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018adc:	781a      	ldrb	r2, [r3, #0]
 8018ade:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018ae2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8018ae6:	6819      	ldr	r1, [r3, #0]
 8018ae8:	f001 f8a4 	bl	8019c34 <Osal_MemCpy>
  index_input += AdvDataLen;
 8018aec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018af0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8018af4:	781b      	ldrb	r3, [r3, #0]
 8018af6:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8018afa:	4413      	add	r3, r2
 8018afc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018b00:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018b04:	2218      	movs	r2, #24
 8018b06:	2100      	movs	r1, #0
 8018b08:	4618      	mov	r0, r3
 8018b0a:	f001 f8a3 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018b0e:	233f      	movs	r3, #63	@ 0x3f
 8018b10:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8018b14:	238e      	movs	r3, #142	@ 0x8e
 8018b16:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8018b1a:	f107 0310 	add.w	r3, r7, #16
 8018b1e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8018b22:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018b26:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8018b2a:	f107 030f 	add.w	r3, r7, #15
 8018b2e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8018b32:	2301      	movs	r3, #1
 8018b34:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018b38:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018b3c:	2100      	movs	r1, #0
 8018b3e:	4618      	mov	r0, r3
 8018b40:	f000 ff46 	bl	80199d0 <hci_send_req>
 8018b44:	4603      	mov	r3, r0
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	da01      	bge.n	8018b4e <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8018b4a:	23ff      	movs	r3, #255	@ 0xff
 8018b4c:	e004      	b.n	8018b58 <aci_gap_update_adv_data+0xda>
  return status;
 8018b4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018b52:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018b56:	781b      	ldrb	r3, [r3, #0]
}
 8018b58:	4618      	mov	r0, r3
 8018b5a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8018b5e:	46bd      	mov	sp, r7
 8018b60:	bd80      	pop	{r7, pc}

08018b62 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8018b62:	b580      	push	{r7, lr}
 8018b64:	b088      	sub	sp, #32
 8018b66:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8018b68:	2300      	movs	r3, #0
 8018b6a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018b6c:	f107 0308 	add.w	r3, r7, #8
 8018b70:	2218      	movs	r2, #24
 8018b72:	2100      	movs	r1, #0
 8018b74:	4618      	mov	r0, r3
 8018b76:	f001 f86d 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018b7a:	233f      	movs	r3, #63	@ 0x3f
 8018b7c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8018b7e:	2392      	movs	r3, #146	@ 0x92
 8018b80:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8018b82:	1dfb      	adds	r3, r7, #7
 8018b84:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8018b86:	2301      	movs	r3, #1
 8018b88:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018b8a:	f107 0308 	add.w	r3, r7, #8
 8018b8e:	2100      	movs	r1, #0
 8018b90:	4618      	mov	r0, r3
 8018b92:	f000 ff1d 	bl	80199d0 <hci_send_req>
 8018b96:	4603      	mov	r3, r0
 8018b98:	2b00      	cmp	r3, #0
 8018b9a:	da01      	bge.n	8018ba0 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8018b9c:	23ff      	movs	r3, #255	@ 0xff
 8018b9e:	e000      	b.n	8018ba2 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8018ba0:	79fb      	ldrb	r3, [r7, #7]
}
 8018ba2:	4618      	mov	r0, r3
 8018ba4:	3720      	adds	r7, #32
 8018ba6:	46bd      	mov	sp, r7
 8018ba8:	bd80      	pop	{r7, pc}

08018baa <aci_gatt_init>:
 */

#include "auto/ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8018baa:	b580      	push	{r7, lr}
 8018bac:	b088      	sub	sp, #32
 8018bae:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8018bb0:	2300      	movs	r3, #0
 8018bb2:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018bb4:	f107 0308 	add.w	r3, r7, #8
 8018bb8:	2218      	movs	r2, #24
 8018bba:	2100      	movs	r1, #0
 8018bbc:	4618      	mov	r0, r3
 8018bbe:	f001 f849 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018bc2:	233f      	movs	r3, #63	@ 0x3f
 8018bc4:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8018bc6:	f240 1301 	movw	r3, #257	@ 0x101
 8018bca:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8018bcc:	1dfb      	adds	r3, r7, #7
 8018bce:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8018bd0:	2301      	movs	r3, #1
 8018bd2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018bd4:	f107 0308 	add.w	r3, r7, #8
 8018bd8:	2100      	movs	r1, #0
 8018bda:	4618      	mov	r0, r3
 8018bdc:	f000 fef8 	bl	80199d0 <hci_send_req>
 8018be0:	4603      	mov	r3, r0
 8018be2:	2b00      	cmp	r3, #0
 8018be4:	da01      	bge.n	8018bea <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8018be6:	23ff      	movs	r3, #255	@ 0xff
 8018be8:	e000      	b.n	8018bec <aci_gatt_init+0x42>
  return status;
 8018bea:	79fb      	ldrb	r3, [r7, #7]
}
 8018bec:	4618      	mov	r0, r3
 8018bee:	3720      	adds	r7, #32
 8018bf0:	46bd      	mov	sp, r7
 8018bf2:	bd80      	pop	{r7, pc}

08018bf4 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8018bf4:	b590      	push	{r4, r7, lr}
 8018bf6:	b0cf      	sub	sp, #316	@ 0x13c
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	4604      	mov	r4, r0
 8018bfc:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8018c00:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8018c04:	6001      	str	r1, [r0, #0]
 8018c06:	4610      	mov	r0, r2
 8018c08:	4619      	mov	r1, r3
 8018c0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c0e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8018c12:	4622      	mov	r2, r4
 8018c14:	701a      	strb	r2, [r3, #0]
 8018c16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c1a:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8018c1e:	4602      	mov	r2, r0
 8018c20:	701a      	strb	r2, [r3, #0]
 8018c22:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c26:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8018c2a:	460a      	mov	r2, r1
 8018c2c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8018c2e:	f107 0310 	add.w	r3, r7, #16
 8018c32:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8018c36:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c3a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8018c3e:	781b      	ldrb	r3, [r3, #0]
 8018c40:	2b01      	cmp	r3, #1
 8018c42:	d00a      	beq.n	8018c5a <aci_gatt_add_service+0x66>
 8018c44:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c48:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8018c4c:	781b      	ldrb	r3, [r3, #0]
 8018c4e:	2b02      	cmp	r3, #2
 8018c50:	d101      	bne.n	8018c56 <aci_gatt_add_service+0x62>
 8018c52:	2311      	movs	r3, #17
 8018c54:	e002      	b.n	8018c5c <aci_gatt_add_service+0x68>
 8018c56:	2301      	movs	r3, #1
 8018c58:	e000      	b.n	8018c5c <aci_gatt_add_service+0x68>
 8018c5a:	2303      	movs	r3, #3
 8018c5c:	f107 0210 	add.w	r2, r7, #16
 8018c60:	4413      	add	r3, r2
 8018c62:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8018c66:	f107 030c 	add.w	r3, r7, #12
 8018c6a:	2203      	movs	r2, #3
 8018c6c:	2100      	movs	r1, #0
 8018c6e:	4618      	mov	r0, r3
 8018c70:	f000 fff0 	bl	8019c54 <Osal_MemSet>
  int index_input = 0;
 8018c74:	2300      	movs	r3, #0
 8018c76:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8018c7a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018c7e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8018c82:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8018c86:	7812      	ldrb	r2, [r2, #0]
 8018c88:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8018c8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018c8e:	3301      	adds	r3, #1
 8018c90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8018c94:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018c98:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8018c9c:	781b      	ldrb	r3, [r3, #0]
 8018c9e:	2b01      	cmp	r3, #1
 8018ca0:	d002      	beq.n	8018ca8 <aci_gatt_add_service+0xb4>
 8018ca2:	2b02      	cmp	r3, #2
 8018ca4:	d004      	beq.n	8018cb0 <aci_gatt_add_service+0xbc>
 8018ca6:	e007      	b.n	8018cb8 <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8018ca8:	2302      	movs	r3, #2
 8018caa:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8018cae:	e005      	b.n	8018cbc <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8018cb0:	2310      	movs	r3, #16
 8018cb2:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8018cb6:	e001      	b.n	8018cbc <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8018cb8:	2397      	movs	r3, #151	@ 0x97
 8018cba:	e06c      	b.n	8018d96 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8018cbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018cc0:	1c58      	adds	r0, r3, #1
 8018cc2:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8018cc6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018cca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8018cce:	6819      	ldr	r1, [r3, #0]
 8018cd0:	f000 ffb0 	bl	8019c34 <Osal_MemCpy>
    index_input += size;
 8018cd4:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8018cd8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8018cdc:	4413      	add	r3, r2
 8018cde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8018ce2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018ce6:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8018cea:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8018cee:	7812      	ldrb	r2, [r2, #0]
 8018cf0:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8018cf2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018cf6:	3301      	adds	r3, #1
 8018cf8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8018cfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8018d00:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8018d04:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8018d08:	7812      	ldrb	r2, [r2, #0]
 8018d0a:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8018d0c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018d10:	3301      	adds	r3, #1
 8018d12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018d16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018d1a:	2218      	movs	r2, #24
 8018d1c:	2100      	movs	r1, #0
 8018d1e:	4618      	mov	r0, r3
 8018d20:	f000 ff98 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018d24:	233f      	movs	r3, #63	@ 0x3f
 8018d26:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8018d2a:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8018d2e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8018d32:	f107 0310 	add.w	r3, r7, #16
 8018d36:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8018d3a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8018d3e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8018d42:	f107 030c 	add.w	r3, r7, #12
 8018d46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8018d4a:	2303      	movs	r3, #3
 8018d4c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018d50:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8018d54:	2100      	movs	r1, #0
 8018d56:	4618      	mov	r0, r3
 8018d58:	f000 fe3a 	bl	80199d0 <hci_send_req>
 8018d5c:	4603      	mov	r3, r0
 8018d5e:	2b00      	cmp	r3, #0
 8018d60:	da01      	bge.n	8018d66 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8018d62:	23ff      	movs	r3, #255	@ 0xff
 8018d64:	e017      	b.n	8018d96 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8018d66:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018d6a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018d6e:	781b      	ldrb	r3, [r3, #0]
 8018d70:	2b00      	cmp	r3, #0
 8018d72:	d005      	beq.n	8018d80 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8018d74:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018d78:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018d7c:	781b      	ldrb	r3, [r3, #0]
 8018d7e:	e00a      	b.n	8018d96 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8018d80:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8018d84:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018d88:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8018d8c:	b29a      	uxth	r2, r3
 8018d8e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8018d92:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8018d94:	2300      	movs	r3, #0
}
 8018d96:	4618      	mov	r0, r3
 8018d98:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8018d9c:	46bd      	mov	sp, r7
 8018d9e:	bd90      	pop	{r4, r7, pc}

08018da0 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8018da0:	b590      	push	{r4, r7, lr}
 8018da2:	b0d1      	sub	sp, #324	@ 0x144
 8018da4:	af00      	add	r7, sp, #0
 8018da6:	4604      	mov	r4, r0
 8018da8:	4608      	mov	r0, r1
 8018daa:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8018dae:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8018db2:	600a      	str	r2, [r1, #0]
 8018db4:	4619      	mov	r1, r3
 8018db6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018dba:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8018dbe:	4622      	mov	r2, r4
 8018dc0:	801a      	strh	r2, [r3, #0]
 8018dc2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018dc6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8018dca:	4602      	mov	r2, r0
 8018dcc:	701a      	strb	r2, [r3, #0]
 8018dce:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018dd2:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8018dd6:	460a      	mov	r2, r1
 8018dd8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8018dda:	f107 0318 	add.w	r3, r7, #24
 8018dde:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8018de2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018de6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8018dea:	781b      	ldrb	r3, [r3, #0]
 8018dec:	2b01      	cmp	r3, #1
 8018dee:	d00a      	beq.n	8018e06 <aci_gatt_add_char+0x66>
 8018df0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018df4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8018df8:	781b      	ldrb	r3, [r3, #0]
 8018dfa:	2b02      	cmp	r3, #2
 8018dfc:	d101      	bne.n	8018e02 <aci_gatt_add_char+0x62>
 8018dfe:	2313      	movs	r3, #19
 8018e00:	e002      	b.n	8018e08 <aci_gatt_add_char+0x68>
 8018e02:	2303      	movs	r3, #3
 8018e04:	e000      	b.n	8018e08 <aci_gatt_add_char+0x68>
 8018e06:	2305      	movs	r3, #5
 8018e08:	f107 0218 	add.w	r2, r7, #24
 8018e0c:	4413      	add	r3, r2
 8018e0e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8018e12:	f107 0314 	add.w	r3, r7, #20
 8018e16:	2203      	movs	r2, #3
 8018e18:	2100      	movs	r1, #0
 8018e1a:	4618      	mov	r0, r3
 8018e1c:	f000 ff1a 	bl	8019c54 <Osal_MemSet>
  int index_input = 0;
 8018e20:	2300      	movs	r3, #0
 8018e22:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8018e26:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8018e2a:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8018e2e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8018e32:	8812      	ldrh	r2, [r2, #0]
 8018e34:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8018e36:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018e3a:	3302      	adds	r3, #2
 8018e3c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8018e40:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8018e44:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8018e48:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8018e4c:	7812      	ldrb	r2, [r2, #0]
 8018e4e:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8018e50:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018e54:	3301      	adds	r3, #1
 8018e56:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8018e5a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018e5e:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8018e62:	781b      	ldrb	r3, [r3, #0]
 8018e64:	2b01      	cmp	r3, #1
 8018e66:	d002      	beq.n	8018e6e <aci_gatt_add_char+0xce>
 8018e68:	2b02      	cmp	r3, #2
 8018e6a:	d004      	beq.n	8018e76 <aci_gatt_add_char+0xd6>
 8018e6c:	e007      	b.n	8018e7e <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8018e6e:	2302      	movs	r3, #2
 8018e70:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8018e74:	e005      	b.n	8018e82 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8018e76:	2310      	movs	r3, #16
 8018e78:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8018e7c:	e001      	b.n	8018e82 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8018e7e:	2397      	movs	r3, #151	@ 0x97
 8018e80:	e091      	b.n	8018fa6 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8018e82:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8018e86:	1cd8      	adds	r0, r3, #3
 8018e88:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8018e8c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018e90:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8018e94:	6819      	ldr	r1, [r3, #0]
 8018e96:	f000 fecd 	bl	8019c34 <Osal_MemCpy>
    index_input += size;
 8018e9a:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8018e9e:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8018ea2:	4413      	add	r3, r2
 8018ea4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8018ea8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018eac:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8018eb0:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8018eb4:	8812      	ldrh	r2, [r2, #0]
 8018eb6:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8018eb8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018ebc:	3302      	adds	r3, #2
 8018ebe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8018ec2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018ec6:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8018eca:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8018ecc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018ed0:	3301      	adds	r3, #1
 8018ed2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8018ed6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018eda:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8018ede:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8018ee0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018ee4:	3301      	adds	r3, #1
 8018ee6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8018eea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018eee:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 8018ef2:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 8018ef4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018ef8:	3301      	adds	r3, #1
 8018efa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8018efe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018f02:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 8018f06:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 8018f08:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018f0c:	3301      	adds	r3, #1
 8018f0e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8018f12:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8018f16:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 8018f1a:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8018f1c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018f20:	3301      	adds	r3, #1
 8018f22:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8018f26:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8018f2a:	2218      	movs	r2, #24
 8018f2c:	2100      	movs	r1, #0
 8018f2e:	4618      	mov	r0, r3
 8018f30:	f000 fe90 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8018f34:	233f      	movs	r3, #63	@ 0x3f
 8018f36:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 8018f3a:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8018f3e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8018f42:	f107 0318 	add.w	r3, r7, #24
 8018f46:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8018f4a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8018f4e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8018f52:	f107 0314 	add.w	r3, r7, #20
 8018f56:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8018f5a:	2303      	movs	r3, #3
 8018f5c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8018f60:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8018f64:	2100      	movs	r1, #0
 8018f66:	4618      	mov	r0, r3
 8018f68:	f000 fd32 	bl	80199d0 <hci_send_req>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	da01      	bge.n	8018f76 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8018f72:	23ff      	movs	r3, #255	@ 0xff
 8018f74:	e017      	b.n	8018fa6 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8018f76:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018f7a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018f7e:	781b      	ldrb	r3, [r3, #0]
 8018f80:	2b00      	cmp	r3, #0
 8018f82:	d005      	beq.n	8018f90 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8018f84:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018f88:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018f8c:	781b      	ldrb	r3, [r3, #0]
 8018f8e:	e00a      	b.n	8018fa6 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8018f90:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8018f94:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018f98:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8018f9c:	b29a      	uxth	r2, r3
 8018f9e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8018fa2:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8018fa4:	2300      	movs	r3, #0
}
 8018fa6:	4618      	mov	r0, r3
 8018fa8:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8018fac:	46bd      	mov	sp, r7
 8018fae:	bd90      	pop	{r4, r7, pc}

08018fb0 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8018fb0:	b5b0      	push	{r4, r5, r7, lr}
 8018fb2:	b0cc      	sub	sp, #304	@ 0x130
 8018fb4:	af00      	add	r7, sp, #0
 8018fb6:	4605      	mov	r5, r0
 8018fb8:	460c      	mov	r4, r1
 8018fba:	4610      	mov	r0, r2
 8018fbc:	4619      	mov	r1, r3
 8018fbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018fc2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8018fc6:	462a      	mov	r2, r5
 8018fc8:	801a      	strh	r2, [r3, #0]
 8018fca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018fce:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8018fd2:	4622      	mov	r2, r4
 8018fd4:	801a      	strh	r2, [r3, #0]
 8018fd6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018fda:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8018fde:	4602      	mov	r2, r0
 8018fe0:	701a      	strb	r2, [r3, #0]
 8018fe2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018fe6:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8018fea:	460a      	mov	r2, r1
 8018fec:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8018fee:	f107 0310 	add.w	r3, r7, #16
 8018ff2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8018ff6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8018ffa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8018ffe:	2200      	movs	r2, #0
 8019000:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8019002:	2300      	movs	r3, #0
 8019004:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 8019008:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801900c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019010:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8019014:	8812      	ldrh	r2, [r2, #0]
 8019016:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8019018:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801901c:	3302      	adds	r3, #2
 801901e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 8019022:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019026:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801902a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 801902e:	8812      	ldrh	r2, [r2, #0]
 8019030:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8019032:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019036:	3302      	adds	r3, #2
 8019038:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 801903c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019040:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019044:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8019048:	7812      	ldrb	r2, [r2, #0]
 801904a:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 801904c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019050:	3301      	adds	r3, #1
 8019052:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8019056:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801905a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801905e:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8019062:	7812      	ldrb	r2, [r2, #0]
 8019064:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8019066:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801906a:	3301      	adds	r3, #1
 801906c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8019070:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019074:	1d98      	adds	r0, r3, #6
 8019076:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801907a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 801907e:	781b      	ldrb	r3, [r3, #0]
 8019080:	461a      	mov	r2, r3
 8019082:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8019086:	f000 fdd5 	bl	8019c34 <Osal_MemCpy>
  index_input += Char_Value_Length;
 801908a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801908e:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8019092:	781b      	ldrb	r3, [r3, #0]
 8019094:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8019098:	4413      	add	r3, r2
 801909a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801909e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80190a2:	2218      	movs	r2, #24
 80190a4:	2100      	movs	r1, #0
 80190a6:	4618      	mov	r0, r3
 80190a8:	f000 fdd4 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80190ac:	233f      	movs	r3, #63	@ 0x3f
 80190ae:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 80190b2:	f44f 7383 	mov.w	r3, #262	@ 0x106
 80190b6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80190ba:	f107 0310 	add.w	r3, r7, #16
 80190be:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80190c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80190c6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80190ca:	f107 030f 	add.w	r3, r7, #15
 80190ce:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80190d2:	2301      	movs	r3, #1
 80190d4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80190d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80190dc:	2100      	movs	r1, #0
 80190de:	4618      	mov	r0, r3
 80190e0:	f000 fc76 	bl	80199d0 <hci_send_req>
 80190e4:	4603      	mov	r3, r0
 80190e6:	2b00      	cmp	r3, #0
 80190e8:	da01      	bge.n	80190ee <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 80190ea:	23ff      	movs	r3, #255	@ 0xff
 80190ec:	e004      	b.n	80190f8 <aci_gatt_update_char_value+0x148>
  return status;
 80190ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80190f2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80190f6:	781b      	ldrb	r3, [r3, #0]
}
 80190f8:	4618      	mov	r0, r3
 80190fa:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80190fe:	46bd      	mov	sp, r7
 8019100:	bdb0      	pop	{r4, r5, r7, pc}

08019102 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8019102:	b580      	push	{r7, lr}
 8019104:	b0cc      	sub	sp, #304	@ 0x130
 8019106:	af00      	add	r7, sp, #0
 8019108:	4602      	mov	r2, r0
 801910a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801910e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8019112:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8019114:	f107 0310 	add.w	r3, r7, #16
 8019118:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801911c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019120:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8019124:	2200      	movs	r2, #0
 8019126:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8019128:	2300      	movs	r3, #0
 801912a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 801912e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019132:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019136:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801913a:	8812      	ldrh	r2, [r2, #0]
 801913c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801913e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019142:	3302      	adds	r3, #2
 8019144:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8019148:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801914c:	2218      	movs	r2, #24
 801914e:	2100      	movs	r1, #0
 8019150:	4618      	mov	r0, r3
 8019152:	f000 fd7f 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8019156:	233f      	movs	r3, #63	@ 0x3f
 8019158:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 801915c:	f240 1325 	movw	r3, #293	@ 0x125
 8019160:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019164:	f107 0310 	add.w	r3, r7, #16
 8019168:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801916c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019170:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8019174:	f107 030f 	add.w	r3, r7, #15
 8019178:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801917c:	2301      	movs	r3, #1
 801917e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8019182:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8019186:	2100      	movs	r1, #0
 8019188:	4618      	mov	r0, r3
 801918a:	f000 fc21 	bl	80199d0 <hci_send_req>
 801918e:	4603      	mov	r3, r0
 8019190:	2b00      	cmp	r3, #0
 8019192:	da01      	bge.n	8019198 <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8019194:	23ff      	movs	r3, #255	@ 0xff
 8019196:	e004      	b.n	80191a2 <aci_gatt_confirm_indication+0xa0>
  return status;
 8019198:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801919c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80191a0:	781b      	ldrb	r3, [r3, #0]
}
 80191a2:	4618      	mov	r0, r3
 80191a4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80191a8:	46bd      	mov	sp, r7
 80191aa:	bd80      	pop	{r7, pc}

080191ac <aci_gatt_permit_read>:

tBleStatus aci_gatt_permit_read( uint16_t Connection_Handle,
                                 uint8_t Read_status,
                                 uint8_t Error_Code,
                                 uint16_t Attr_Handle )
{
 80191ac:	b5b0      	push	{r4, r5, r7, lr}
 80191ae:	b0cc      	sub	sp, #304	@ 0x130
 80191b0:	af00      	add	r7, sp, #0
 80191b2:	4605      	mov	r5, r0
 80191b4:	460c      	mov	r4, r1
 80191b6:	4610      	mov	r0, r2
 80191b8:	4619      	mov	r1, r3
 80191ba:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80191be:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80191c2:	462a      	mov	r2, r5
 80191c4:	801a      	strh	r2, [r3, #0]
 80191c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80191ca:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80191ce:	4622      	mov	r2, r4
 80191d0:	701a      	strb	r2, [r3, #0]
 80191d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80191d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80191da:	4602      	mov	r2, r0
 80191dc:	701a      	strb	r2, [r3, #0]
 80191de:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80191e2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80191e6:	460a      	mov	r2, r1
 80191e8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_permit_read_cp0 *cp0 = (aci_gatt_permit_read_cp0*)(cmd_buffer);
 80191ea:	f107 0310 	add.w	r3, r7, #16
 80191ee:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80191f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80191f6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80191fa:	2200      	movs	r2, #0
 80191fc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80191fe:	2300      	movs	r3, #0
 8019200:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8019204:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019208:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801920c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8019210:	8812      	ldrh	r2, [r2, #0]
 8019212:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8019214:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019218:	3302      	adds	r3, #2
 801921a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Read_status = Read_status;
 801921e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019222:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019226:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801922a:	7812      	ldrb	r2, [r2, #0]
 801922c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 801922e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019232:	3301      	adds	r3, #1
 8019234:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 8019238:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801923c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019240:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8019244:	7812      	ldrb	r2, [r2, #0]
 8019246:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8019248:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801924c:	3301      	adds	r3, #1
 801924e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 8019252:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019256:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801925a:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 801925e:	8812      	ldrh	r2, [r2, #0]
 8019260:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 8019262:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019266:	3302      	adds	r3, #2
 8019268:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801926c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8019270:	2218      	movs	r2, #24
 8019272:	2100      	movs	r1, #0
 8019274:	4618      	mov	r0, r3
 8019276:	f000 fced 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 801927a:	233f      	movs	r3, #63	@ 0x3f
 801927c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x127;
 8019280:	f240 1327 	movw	r3, #295	@ 0x127
 8019284:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019288:	f107 0310 	add.w	r3, r7, #16
 801928c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8019290:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019294:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8019298:	f107 030f 	add.w	r3, r7, #15
 801929c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80192a0:	2301      	movs	r3, #1
 80192a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80192a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80192aa:	2100      	movs	r1, #0
 80192ac:	4618      	mov	r0, r3
 80192ae:	f000 fb8f 	bl	80199d0 <hci_send_req>
 80192b2:	4603      	mov	r3, r0
 80192b4:	2b00      	cmp	r3, #0
 80192b6:	da01      	bge.n	80192bc <aci_gatt_permit_read+0x110>
    return BLE_STATUS_TIMEOUT;
 80192b8:	23ff      	movs	r3, #255	@ 0xff
 80192ba:	e004      	b.n	80192c6 <aci_gatt_permit_read+0x11a>
  return status;
 80192bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80192c0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80192c4:	781b      	ldrb	r3, [r3, #0]
}
 80192c6:	4618      	mov	r0, r3
 80192c8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80192cc:	46bd      	mov	sp, r7
 80192ce:	bdb0      	pop	{r4, r5, r7, pc}

080192d0 <aci_hal_write_config_data>:
#include "auto/ble_hal_aci.h"

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 80192d0:	b580      	push	{r7, lr}
 80192d2:	b0cc      	sub	sp, #304	@ 0x130
 80192d4:	af00      	add	r7, sp, #0
 80192d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80192da:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80192de:	601a      	str	r2, [r3, #0]
 80192e0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80192e4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80192e8:	4602      	mov	r2, r0
 80192ea:	701a      	strb	r2, [r3, #0]
 80192ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80192f0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80192f4:	460a      	mov	r2, r1
 80192f6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80192f8:	f107 0310 	add.w	r3, r7, #16
 80192fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8019300:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019304:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8019308:	2200      	movs	r2, #0
 801930a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801930c:	2300      	movs	r3, #0
 801930e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8019312:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019316:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801931a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801931e:	7812      	ldrb	r2, [r2, #0]
 8019320:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8019322:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019326:	3301      	adds	r3, #1
 8019328:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 801932c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019330:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019334:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8019338:	7812      	ldrb	r2, [r2, #0]
 801933a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801933c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019340:	3301      	adds	r3, #1
 8019342:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8019346:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801934a:	1c98      	adds	r0, r3, #2
 801934c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019350:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8019354:	781a      	ldrb	r2, [r3, #0]
 8019356:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801935a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801935e:	6819      	ldr	r1, [r3, #0]
 8019360:	f000 fc68 	bl	8019c34 <Osal_MemCpy>
  index_input += Length;
 8019364:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019368:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801936c:	781b      	ldrb	r3, [r3, #0]
 801936e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8019372:	4413      	add	r3, r2
 8019374:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8019378:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801937c:	2218      	movs	r2, #24
 801937e:	2100      	movs	r1, #0
 8019380:	4618      	mov	r0, r3
 8019382:	f000 fc67 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8019386:	233f      	movs	r3, #63	@ 0x3f
 8019388:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 801938c:	230c      	movs	r3, #12
 801938e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019392:	f107 0310 	add.w	r3, r7, #16
 8019396:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801939a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801939e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80193a2:	f107 030f 	add.w	r3, r7, #15
 80193a6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80193aa:	2301      	movs	r3, #1
 80193ac:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80193b0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80193b4:	2100      	movs	r1, #0
 80193b6:	4618      	mov	r0, r3
 80193b8:	f000 fb0a 	bl	80199d0 <hci_send_req>
 80193bc:	4603      	mov	r3, r0
 80193be:	2b00      	cmp	r3, #0
 80193c0:	da01      	bge.n	80193c6 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 80193c2:	23ff      	movs	r3, #255	@ 0xff
 80193c4:	e004      	b.n	80193d0 <aci_hal_write_config_data+0x100>
  return status;
 80193c6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80193ca:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80193ce:	781b      	ldrb	r3, [r3, #0]
}
 80193d0:	4618      	mov	r0, r3
 80193d2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80193d6:	46bd      	mov	sp, r7
 80193d8:	bd80      	pop	{r7, pc}

080193da <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80193da:	b580      	push	{r7, lr}
 80193dc:	b0cc      	sub	sp, #304	@ 0x130
 80193de:	af00      	add	r7, sp, #0
 80193e0:	4602      	mov	r2, r0
 80193e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80193e6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80193ea:	701a      	strb	r2, [r3, #0]
 80193ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80193f0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80193f4:	460a      	mov	r2, r1
 80193f6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80193f8:	f107 0310 	add.w	r3, r7, #16
 80193fc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8019400:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019404:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8019408:	2200      	movs	r2, #0
 801940a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801940c:	2300      	movs	r3, #0
 801940e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8019412:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019416:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801941a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801941e:	7812      	ldrb	r2, [r2, #0]
 8019420:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8019422:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019426:	3301      	adds	r3, #1
 8019428:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 801942c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019430:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019434:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8019438:	7812      	ldrb	r2, [r2, #0]
 801943a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801943c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019440:	3301      	adds	r3, #1
 8019442:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8019446:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801944a:	2218      	movs	r2, #24
 801944c:	2100      	movs	r1, #0
 801944e:	4618      	mov	r0, r3
 8019450:	f000 fc00 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 8019454:	233f      	movs	r3, #63	@ 0x3f
 8019456:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 801945a:	230f      	movs	r3, #15
 801945c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019460:	f107 0310 	add.w	r3, r7, #16
 8019464:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8019468:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801946c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8019470:	f107 030f 	add.w	r3, r7, #15
 8019474:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8019478:	2301      	movs	r3, #1
 801947a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801947e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8019482:	2100      	movs	r1, #0
 8019484:	4618      	mov	r0, r3
 8019486:	f000 faa3 	bl	80199d0 <hci_send_req>
 801948a:	4603      	mov	r3, r0
 801948c:	2b00      	cmp	r3, #0
 801948e:	da01      	bge.n	8019494 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8019490:	23ff      	movs	r3, #255	@ 0xff
 8019492:	e004      	b.n	801949e <aci_hal_set_tx_power_level+0xc4>
  return status;
 8019494:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019498:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801949c:	781b      	ldrb	r3, [r3, #0]
}
 801949e:	4618      	mov	r0, r3
 80194a0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80194a4:	46bd      	mov	sp, r7
 80194a6:	bd80      	pop	{r7, pc}

080194a8 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 80194a8:	b580      	push	{r7, lr}
 80194aa:	b0cc      	sub	sp, #304	@ 0x130
 80194ac:	af00      	add	r7, sp, #0
 80194ae:	4602      	mov	r2, r0
 80194b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80194b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80194b8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 80194ba:	f107 0310 	add.w	r3, r7, #16
 80194be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80194c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80194c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80194ca:	2200      	movs	r2, #0
 80194cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80194ce:	2300      	movs	r3, #0
 80194d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 80194d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80194d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80194dc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80194e0:	8812      	ldrh	r2, [r2, #0]
 80194e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80194e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80194e8:	3302      	adds	r3, #2
 80194ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80194ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80194f2:	2218      	movs	r2, #24
 80194f4:	2100      	movs	r1, #0
 80194f6:	4618      	mov	r0, r3
 80194f8:	f000 fbac 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x3f;
 80194fc:	233f      	movs	r3, #63	@ 0x3f
 80194fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 8019502:	2318      	movs	r3, #24
 8019504:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019508:	f107 0310 	add.w	r3, r7, #16
 801950c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8019510:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019514:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8019518:	f107 030f 	add.w	r3, r7, #15
 801951c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8019520:	2301      	movs	r3, #1
 8019522:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8019526:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801952a:	2100      	movs	r1, #0
 801952c:	4618      	mov	r0, r3
 801952e:	f000 fa4f 	bl	80199d0 <hci_send_req>
 8019532:	4603      	mov	r3, r0
 8019534:	2b00      	cmp	r3, #0
 8019536:	da01      	bge.n	801953c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 8019538:	23ff      	movs	r3, #255	@ 0xff
 801953a:	e004      	b.n	8019546 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 801953c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8019540:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8019544:	781b      	ldrb	r3, [r3, #0]
}
 8019546:	4618      	mov	r0, r3
 8019548:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801954c:	46bd      	mov	sp, r7
 801954e:	bd80      	pop	{r7, pc}

08019550 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8019550:	b580      	push	{r7, lr}
 8019552:	b088      	sub	sp, #32
 8019554:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8019556:	2300      	movs	r3, #0
 8019558:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801955a:	f107 0308 	add.w	r3, r7, #8
 801955e:	2218      	movs	r2, #24
 8019560:	2100      	movs	r1, #0
 8019562:	4618      	mov	r0, r3
 8019564:	f000 fb76 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x03;
 8019568:	2303      	movs	r3, #3
 801956a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 801956c:	2303      	movs	r3, #3
 801956e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8019570:	1dfb      	adds	r3, r7, #7
 8019572:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8019574:	2301      	movs	r3, #1
 8019576:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8019578:	f107 0308 	add.w	r3, r7, #8
 801957c:	2100      	movs	r1, #0
 801957e:	4618      	mov	r0, r3
 8019580:	f000 fa26 	bl	80199d0 <hci_send_req>
 8019584:	4603      	mov	r3, r0
 8019586:	2b00      	cmp	r3, #0
 8019588:	da01      	bge.n	801958e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 801958a:	23ff      	movs	r3, #255	@ 0xff
 801958c:	e000      	b.n	8019590 <hci_reset+0x40>
  return status;
 801958e:	79fb      	ldrb	r3, [r7, #7]
}
 8019590:	4618      	mov	r0, r3
 8019592:	3720      	adds	r7, #32
 8019594:	46bd      	mov	sp, r7
 8019596:	bd80      	pop	{r7, pc}

08019598 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8019598:	b580      	push	{r7, lr}
 801959a:	b0ce      	sub	sp, #312	@ 0x138
 801959c:	af00      	add	r7, sp, #0
 801959e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80195a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80195a6:	6019      	str	r1, [r3, #0]
 80195a8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80195ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80195b0:	601a      	str	r2, [r3, #0]
 80195b2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80195b6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80195ba:	4602      	mov	r2, r0
 80195bc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 80195be:	f107 0318 	add.w	r3, r7, #24
 80195c2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80195c6:	f107 0310 	add.w	r3, r7, #16
 80195ca:	2205      	movs	r2, #5
 80195cc:	2100      	movs	r1, #0
 80195ce:	4618      	mov	r0, r3
 80195d0:	f000 fb40 	bl	8019c54 <Osal_MemSet>
  int index_input = 0;
 80195d4:	2300      	movs	r3, #0
 80195d6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 80195da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80195de:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80195e2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80195e6:	8812      	ldrh	r2, [r2, #0]
 80195e8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80195ea:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80195ee:	3302      	adds	r3, #2
 80195f0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80195f4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80195f8:	2218      	movs	r2, #24
 80195fa:	2100      	movs	r1, #0
 80195fc:	4618      	mov	r0, r3
 80195fe:	f000 fb29 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x08;
 8019602:	2308      	movs	r3, #8
 8019604:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 8019608:	2330      	movs	r3, #48	@ 0x30
 801960a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 801960e:	f107 0318 	add.w	r3, r7, #24
 8019612:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8019616:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801961a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 801961e:	f107 0310 	add.w	r3, r7, #16
 8019622:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8019626:	2305      	movs	r3, #5
 8019628:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 801962c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8019630:	2100      	movs	r1, #0
 8019632:	4618      	mov	r0, r3
 8019634:	f000 f9cc 	bl	80199d0 <hci_send_req>
 8019638:	4603      	mov	r3, r0
 801963a:	2b00      	cmp	r3, #0
 801963c:	da01      	bge.n	8019642 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 801963e:	23ff      	movs	r3, #255	@ 0xff
 8019640:	e023      	b.n	801968a <hci_le_read_phy+0xf2>
  if ( resp.Status )
 8019642:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8019646:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801964a:	781b      	ldrb	r3, [r3, #0]
 801964c:	2b00      	cmp	r3, #0
 801964e:	d005      	beq.n	801965c <hci_le_read_phy+0xc4>
    return resp.Status;
 8019650:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8019654:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8019658:	781b      	ldrb	r3, [r3, #0]
 801965a:	e016      	b.n	801968a <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 801965c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8019660:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8019664:	78da      	ldrb	r2, [r3, #3]
 8019666:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801966a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801966e:	681b      	ldr	r3, [r3, #0]
 8019670:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8019672:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8019676:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801967a:	791a      	ldrb	r2, [r3, #4]
 801967c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8019680:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8019684:	681b      	ldr	r3, [r3, #0]
 8019686:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8019688:	2300      	movs	r3, #0
}
 801968a:	4618      	mov	r0, r3
 801968c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8019690:	46bd      	mov	sp, r7
 8019692:	bd80      	pop	{r7, pc}

08019694 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8019694:	b590      	push	{r4, r7, lr}
 8019696:	b0cd      	sub	sp, #308	@ 0x134
 8019698:	af00      	add	r7, sp, #0
 801969a:	4604      	mov	r4, r0
 801969c:	4608      	mov	r0, r1
 801969e:	4611      	mov	r1, r2
 80196a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80196a4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80196a8:	4622      	mov	r2, r4
 80196aa:	701a      	strb	r2, [r3, #0]
 80196ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80196b0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80196b4:	4602      	mov	r2, r0
 80196b6:	701a      	strb	r2, [r3, #0]
 80196b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80196bc:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80196c0:	460a      	mov	r2, r1
 80196c2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 80196c4:	f107 0310 	add.w	r3, r7, #16
 80196c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80196cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80196d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80196d4:	2200      	movs	r2, #0
 80196d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80196d8:	2300      	movs	r3, #0
 80196da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 80196de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80196e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80196e6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80196ea:	7812      	ldrb	r2, [r2, #0]
 80196ec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80196ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80196f2:	3301      	adds	r3, #1
 80196f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 80196f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80196fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8019700:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8019704:	7812      	ldrb	r2, [r2, #0]
 8019706:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8019708:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801970c:	3301      	adds	r3, #1
 801970e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8019712:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8019716:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801971a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801971e:	7812      	ldrb	r2, [r2, #0]
 8019720:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8019722:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019726:	3301      	adds	r3, #1
 8019728:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801972c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8019730:	2218      	movs	r2, #24
 8019732:	2100      	movs	r1, #0
 8019734:	4618      	mov	r0, r3
 8019736:	f000 fa8d 	bl	8019c54 <Osal_MemSet>
  rq.ogf = 0x08;
 801973a:	2308      	movs	r3, #8
 801973c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8019740:	2331      	movs	r3, #49	@ 0x31
 8019742:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8019746:	f107 0310 	add.w	r3, r7, #16
 801974a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801974e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8019752:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8019756:	f107 030f 	add.w	r3, r7, #15
 801975a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801975e:	2301      	movs	r3, #1
 8019760:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8019764:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8019768:	2100      	movs	r1, #0
 801976a:	4618      	mov	r0, r3
 801976c:	f000 f930 	bl	80199d0 <hci_send_req>
 8019770:	4603      	mov	r3, r0
 8019772:	2b00      	cmp	r3, #0
 8019774:	da01      	bge.n	801977a <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 8019776:	23ff      	movs	r3, #255	@ 0xff
 8019778:	e004      	b.n	8019784 <hci_le_set_default_phy+0xf0>
  return status;
 801977a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801977e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8019782:	781b      	ldrb	r3, [r3, #0]
}
 8019784:	4618      	mov	r0, r3
 8019786:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 801978a:	46bd      	mov	sp, r7
 801978c:	bd90      	pop	{r4, r7, pc}
	...

08019790 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 8019790:	b580      	push	{r7, lr}
 8019792:	b086      	sub	sp, #24
 8019794:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019796:	f3ef 8310 	mrs	r3, PRIMASK
 801979a:	60fb      	str	r3, [r7, #12]
  return(result);
 801979c:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 801979e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80197a0:	b672      	cpsid	i
}
 80197a2:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 80197a4:	1cbb      	adds	r3, r7, #2
 80197a6:	4619      	mov	r1, r3
 80197a8:	4812      	ldr	r0, [pc, #72]	@ (80197f4 <DbgTrace_TxCpltCallback+0x64>)
 80197aa:	f001 f8f1 	bl	801a990 <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 80197ae:	1cbb      	adds	r3, r7, #2
 80197b0:	4619      	mov	r1, r3
 80197b2:	4810      	ldr	r0, [pc, #64]	@ (80197f4 <DbgTrace_TxCpltCallback+0x64>)
 80197b4:	f001 f9db 	bl	801ab6e <CircularQueue_Sense>
 80197b8:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 80197ba:	693b      	ldr	r3, [r7, #16]
 80197bc:	2b00      	cmp	r3, #0
 80197be:	d00c      	beq.n	80197da <DbgTrace_TxCpltCallback+0x4a>
 80197c0:	697b      	ldr	r3, [r7, #20]
 80197c2:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80197c4:	68bb      	ldr	r3, [r7, #8]
 80197c6:	f383 8810 	msr	PRIMASK, r3
}
 80197ca:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 80197cc:	887b      	ldrh	r3, [r7, #2]
 80197ce:	4a0a      	ldr	r2, [pc, #40]	@ (80197f8 <DbgTrace_TxCpltCallback+0x68>)
 80197d0:	4619      	mov	r1, r3
 80197d2:	6938      	ldr	r0, [r7, #16]
 80197d4:	f7e7 fd1b 	bl	800120e <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 80197d8:	e008      	b.n	80197ec <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 80197da:	4b08      	ldr	r3, [pc, #32]	@ (80197fc <DbgTrace_TxCpltCallback+0x6c>)
 80197dc:	2201      	movs	r2, #1
 80197de:	701a      	strb	r2, [r3, #0]
 80197e0:	697b      	ldr	r3, [r7, #20]
 80197e2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	f383 8810 	msr	PRIMASK, r3
}
 80197ea:	bf00      	nop
}
 80197ec:	bf00      	nop
 80197ee:	3718      	adds	r7, #24
 80197f0:	46bd      	mov	sp, r7
 80197f2:	bd80      	pop	{r7, pc}
 80197f4:	20001c1c 	.word	0x20001c1c
 80197f8:	08019791 	.word	0x08019791
 80197fc:	20000589 	.word	0x20000589

08019800 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 8019800:	b580      	push	{r7, lr}
 8019802:	b082      	sub	sp, #8
 8019804:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 8019806:	f7e7 fcfc 	bl	8001202 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 801980a:	2302      	movs	r3, #2
 801980c:	9300      	str	r3, [sp, #0]
 801980e:	2300      	movs	r3, #0
 8019810:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8019814:	4903      	ldr	r1, [pc, #12]	@ (8019824 <DbgTraceInit+0x24>)
 8019816:	4804      	ldr	r0, [pc, #16]	@ (8019828 <DbgTraceInit+0x28>)
 8019818:	f000 fe62 	bl	801a4e0 <CircularQueue_Init>
#endif 
#endif
  return;
 801981c:	bf00      	nop
}
 801981e:	46bd      	mov	sp, r7
 8019820:	bd80      	pop	{r7, pc}
 8019822:	bf00      	nop
 8019824:	20001c3c 	.word	0x20001c3c
 8019828:	20001c1c 	.word	0x20001c1c

0801982c <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 801982c:	b580      	push	{r7, lr}
 801982e:	b084      	sub	sp, #16
 8019830:	af00      	add	r7, sp, #0
 8019832:	60f8      	str	r0, [r7, #12]
 8019834:	60b9      	str	r1, [r7, #8]
 8019836:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 8019838:	687a      	ldr	r2, [r7, #4]
 801983a:	68b9      	ldr	r1, [r7, #8]
 801983c:	68f8      	ldr	r0, [r7, #12]
 801983e:	f000 f805 	bl	801984c <DbgTraceWrite>
 8019842:	4603      	mov	r3, r0
}
 8019844:	4618      	mov	r0, r3
 8019846:	3710      	adds	r7, #16
 8019848:	46bd      	mov	sp, r7
 801984a:	bd80      	pop	{r7, pc}

0801984c <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 801984c:	b580      	push	{r7, lr}
 801984e:	b08a      	sub	sp, #40	@ 0x28
 8019850:	af00      	add	r7, sp, #0
 8019852:	60f8      	str	r0, [r7, #12]
 8019854:	60b9      	str	r1, [r7, #8]
 8019856:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 8019858:	2300      	movs	r3, #0
 801985a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801985c:	f3ef 8310 	mrs	r3, PRIMASK
 8019860:	61bb      	str	r3, [r7, #24]
  return(result);
 8019862:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 8019864:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 8019866:	68fb      	ldr	r3, [r7, #12]
 8019868:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801986c:	d102      	bne.n	8019874 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 801986e:	2300      	movs	r3, #0
 8019870:	627b      	str	r3, [r7, #36]	@ 0x24
 8019872:	e037      	b.n	80198e4 <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 8019874:	68fb      	ldr	r3, [r7, #12]
 8019876:	2b01      	cmp	r3, #1
 8019878:	d006      	beq.n	8019888 <DbgTraceWrite+0x3c>
 801987a:	68fb      	ldr	r3, [r7, #12]
 801987c:	2b02      	cmp	r3, #2
 801987e:	d003      	beq.n	8019888 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 8019880:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8019884:	627b      	str	r3, [r7, #36]	@ 0x24
 8019886:	e02d      	b.n	80198e4 <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 8019888:	687b      	ldr	r3, [r7, #4]
 801988a:	2b00      	cmp	r3, #0
 801988c:	d02a      	beq.n	80198e4 <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8019892:	b672      	cpsid	i
}
 8019894:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 8019896:	687b      	ldr	r3, [r7, #4]
 8019898:	b29a      	uxth	r2, r3
 801989a:	2301      	movs	r3, #1
 801989c:	68b9      	ldr	r1, [r7, #8]
 801989e:	4814      	ldr	r0, [pc, #80]	@ (80198f0 <DbgTraceWrite+0xa4>)
 80198a0:	f000 fe50 	bl	801a544 <CircularQueue_Add>
 80198a4:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 80198a6:	69fb      	ldr	r3, [r7, #28]
 80198a8:	2b00      	cmp	r3, #0
 80198aa:	d015      	beq.n	80198d8 <DbgTraceWrite+0x8c>
 80198ac:	4b11      	ldr	r3, [pc, #68]	@ (80198f4 <DbgTraceWrite+0xa8>)
 80198ae:	781b      	ldrb	r3, [r3, #0]
 80198b0:	b2db      	uxtb	r3, r3
 80198b2:	2b00      	cmp	r3, #0
 80198b4:	d010      	beq.n	80198d8 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 80198b6:	4b0f      	ldr	r3, [pc, #60]	@ (80198f4 <DbgTraceWrite+0xa8>)
 80198b8:	2200      	movs	r2, #0
 80198ba:	701a      	strb	r2, [r3, #0]
 80198bc:	6a3b      	ldr	r3, [r7, #32]
 80198be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80198c0:	697b      	ldr	r3, [r7, #20]
 80198c2:	f383 8810 	msr	PRIMASK, r3
}
 80198c6:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 80198c8:	687b      	ldr	r3, [r7, #4]
 80198ca:	b29b      	uxth	r3, r3
 80198cc:	4a0a      	ldr	r2, [pc, #40]	@ (80198f8 <DbgTraceWrite+0xac>)
 80198ce:	4619      	mov	r1, r3
 80198d0:	69f8      	ldr	r0, [r7, #28]
 80198d2:	f7e7 fc9c 	bl	800120e <DbgOutputTraces>
 80198d6:	e005      	b.n	80198e4 <DbgTraceWrite+0x98>
 80198d8:	6a3b      	ldr	r3, [r7, #32]
 80198da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80198dc:	693b      	ldr	r3, [r7, #16]
 80198de:	f383 8810 	msr	PRIMASK, r3
}
 80198e2:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 80198e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80198e6:	4618      	mov	r0, r3
 80198e8:	3728      	adds	r7, #40	@ 0x28
 80198ea:	46bd      	mov	sp, r7
 80198ec:	bd80      	pop	{r7, pc}
 80198ee:	bf00      	nop
 80198f0:	20001c1c 	.word	0x20001c1c
 80198f4:	20000589 	.word	0x20000589
 80198f8:	08019791 	.word	0x08019791

080198fc <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80198fc:	b580      	push	{r7, lr}
 80198fe:	b082      	sub	sp, #8
 8019900:	af00      	add	r7, sp, #0
 8019902:	6078      	str	r0, [r7, #4]
 8019904:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8019906:	683b      	ldr	r3, [r7, #0]
 8019908:	685b      	ldr	r3, [r3, #4]
 801990a:	4a08      	ldr	r2, [pc, #32]	@ (801992c <hci_init+0x30>)
 801990c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 801990e:	4a08      	ldr	r2, [pc, #32]	@ (8019930 <hci_init+0x34>)
 8019910:	687b      	ldr	r3, [r7, #4]
 8019912:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8019914:	4806      	ldr	r0, [pc, #24]	@ (8019930 <hci_init+0x34>)
 8019916:	f000 f979 	bl	8019c0c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801991a:	683b      	ldr	r3, [r7, #0]
 801991c:	681b      	ldr	r3, [r3, #0]
 801991e:	4618      	mov	r0, r3
 8019920:	f000 f8da 	bl	8019ad8 <TlInit>

  return;
 8019924:	bf00      	nop
}
 8019926:	3708      	adds	r7, #8
 8019928:	46bd      	mov	sp, r7
 801992a:	bd80      	pop	{r7, pc}
 801992c:	20002c64 	.word	0x20002c64
 8019930:	20002c3c 	.word	0x20002c3c

08019934 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8019934:	b580      	push	{r7, lr}
 8019936:	b084      	sub	sp, #16
 8019938:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 801993a:	4822      	ldr	r0, [pc, #136]	@ (80199c4 <hci_user_evt_proc+0x90>)
 801993c:	f000 fd22 	bl	801a384 <LST_is_empty>
 8019940:	4603      	mov	r3, r0
 8019942:	2b00      	cmp	r3, #0
 8019944:	d12b      	bne.n	801999e <hci_user_evt_proc+0x6a>
 8019946:	4b20      	ldr	r3, [pc, #128]	@ (80199c8 <hci_user_evt_proc+0x94>)
 8019948:	781b      	ldrb	r3, [r3, #0]
 801994a:	2b00      	cmp	r3, #0
 801994c:	d027      	beq.n	801999e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801994e:	f107 030c 	add.w	r3, r7, #12
 8019952:	4619      	mov	r1, r3
 8019954:	481b      	ldr	r0, [pc, #108]	@ (80199c4 <hci_user_evt_proc+0x90>)
 8019956:	f000 fda4 	bl	801a4a2 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 801995a:	4b1c      	ldr	r3, [pc, #112]	@ (80199cc <hci_user_evt_proc+0x98>)
 801995c:	69db      	ldr	r3, [r3, #28]
 801995e:	2b00      	cmp	r3, #0
 8019960:	d00c      	beq.n	801997c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8019962:	68fb      	ldr	r3, [r7, #12]
 8019964:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8019966:	2301      	movs	r3, #1
 8019968:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 801996a:	4b18      	ldr	r3, [pc, #96]	@ (80199cc <hci_user_evt_proc+0x98>)
 801996c:	69db      	ldr	r3, [r3, #28]
 801996e:	1d3a      	adds	r2, r7, #4
 8019970:	4610      	mov	r0, r2
 8019972:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8019974:	793a      	ldrb	r2, [r7, #4]
 8019976:	4b14      	ldr	r3, [pc, #80]	@ (80199c8 <hci_user_evt_proc+0x94>)
 8019978:	701a      	strb	r2, [r3, #0]
 801997a:	e002      	b.n	8019982 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 801997c:	4b12      	ldr	r3, [pc, #72]	@ (80199c8 <hci_user_evt_proc+0x94>)
 801997e:	2201      	movs	r2, #1
 8019980:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8019982:	4b11      	ldr	r3, [pc, #68]	@ (80199c8 <hci_user_evt_proc+0x94>)
 8019984:	781b      	ldrb	r3, [r3, #0]
 8019986:	2b00      	cmp	r3, #0
 8019988:	d004      	beq.n	8019994 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801998a:	68fb      	ldr	r3, [r7, #12]
 801998c:	4618      	mov	r0, r3
 801998e:	f001 fc41 	bl	801b214 <TL_MM_EvtDone>
 8019992:	e004      	b.n	801999e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8019994:	68fb      	ldr	r3, [r7, #12]
 8019996:	4619      	mov	r1, r3
 8019998:	480a      	ldr	r0, [pc, #40]	@ (80199c4 <hci_user_evt_proc+0x90>)
 801999a:	f000 fd15 	bl	801a3c8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 801999e:	4809      	ldr	r0, [pc, #36]	@ (80199c4 <hci_user_evt_proc+0x90>)
 80199a0:	f000 fcf0 	bl	801a384 <LST_is_empty>
 80199a4:	4603      	mov	r3, r0
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d107      	bne.n	80199ba <hci_user_evt_proc+0x86>
 80199aa:	4b07      	ldr	r3, [pc, #28]	@ (80199c8 <hci_user_evt_proc+0x94>)
 80199ac:	781b      	ldrb	r3, [r3, #0]
 80199ae:	2b00      	cmp	r3, #0
 80199b0:	d003      	beq.n	80199ba <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 80199b2:	4804      	ldr	r0, [pc, #16]	@ (80199c4 <hci_user_evt_proc+0x90>)
 80199b4:	f7ef fcf9 	bl	80093aa <hci_notify_asynch_evt>
  }


  return;
 80199b8:	bf00      	nop
 80199ba:	bf00      	nop
}
 80199bc:	3710      	adds	r7, #16
 80199be:	46bd      	mov	sp, r7
 80199c0:	bd80      	pop	{r7, pc}
 80199c2:	bf00      	nop
 80199c4:	20000768 	.word	0x20000768
 80199c8:	20000774 	.word	0x20000774
 80199cc:	20002c3c 	.word	0x20002c3c

080199d0 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 80199d0:	b580      	push	{r7, lr}
 80199d2:	b088      	sub	sp, #32
 80199d4:	af00      	add	r7, sp, #0
 80199d6:	6078      	str	r0, [r7, #4]
 80199d8:	460b      	mov	r3, r1
 80199da:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 80199dc:	2000      	movs	r0, #0
 80199de:	f000 f8d1 	bl	8019b84 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 80199e2:	2300      	movs	r3, #0
 80199e4:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80199e6:	687b      	ldr	r3, [r7, #4]
 80199e8:	885b      	ldrh	r3, [r3, #2]
 80199ea:	b21b      	sxth	r3, r3
 80199ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80199f0:	b21a      	sxth	r2, r3
 80199f2:	687b      	ldr	r3, [r7, #4]
 80199f4:	881b      	ldrh	r3, [r3, #0]
 80199f6:	b21b      	sxth	r3, r3
 80199f8:	029b      	lsls	r3, r3, #10
 80199fa:	b21b      	sxth	r3, r3
 80199fc:	4313      	orrs	r3, r2
 80199fe:	b21b      	sxth	r3, r3
 8019a00:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8019a02:	4b33      	ldr	r3, [pc, #204]	@ (8019ad0 <hci_send_req+0x100>)
 8019a04:	2201      	movs	r2, #1
 8019a06:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8019a08:	687b      	ldr	r3, [r7, #4]
 8019a0a:	68db      	ldr	r3, [r3, #12]
 8019a0c:	b2d9      	uxtb	r1, r3
 8019a0e:	687b      	ldr	r3, [r7, #4]
 8019a10:	689a      	ldr	r2, [r3, #8]
 8019a12:	8bbb      	ldrh	r3, [r7, #28]
 8019a14:	4618      	mov	r0, r3
 8019a16:	f000 f88f 	bl	8019b38 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8019a1a:	e04e      	b.n	8019aba <hci_send_req+0xea>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8019a1c:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8019a20:	f7ef fcda 	bl	80093d8 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8019a24:	e043      	b.n	8019aae <hci_send_req+0xde>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8019a26:	f107 030c 	add.w	r3, r7, #12
 8019a2a:	4619      	mov	r1, r3
 8019a2c:	4829      	ldr	r0, [pc, #164]	@ (8019ad4 <hci_send_req+0x104>)
 8019a2e:	f000 fd38 	bl	801a4a2 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8019a32:	68fb      	ldr	r3, [r7, #12]
 8019a34:	7a5b      	ldrb	r3, [r3, #9]
 8019a36:	2b0f      	cmp	r3, #15
 8019a38:	d114      	bne.n	8019a64 <hci_send_req+0x94>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	330b      	adds	r3, #11
 8019a3e:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8019a40:	693b      	ldr	r3, [r7, #16]
 8019a42:	885b      	ldrh	r3, [r3, #2]
 8019a44:	b29b      	uxth	r3, r3
 8019a46:	8bba      	ldrh	r2, [r7, #28]
 8019a48:	429a      	cmp	r2, r3
 8019a4a:	d104      	bne.n	8019a56 <hci_send_req+0x86>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8019a4c:	687b      	ldr	r3, [r7, #4]
 8019a4e:	691b      	ldr	r3, [r3, #16]
 8019a50:	693a      	ldr	r2, [r7, #16]
 8019a52:	7812      	ldrb	r2, [r2, #0]
 8019a54:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8019a56:	693b      	ldr	r3, [r7, #16]
 8019a58:	785b      	ldrb	r3, [r3, #1]
 8019a5a:	2b00      	cmp	r3, #0
 8019a5c:	d027      	beq.n	8019aae <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8019a5e:	2301      	movs	r3, #1
 8019a60:	77fb      	strb	r3, [r7, #31]
 8019a62:	e024      	b.n	8019aae <hci_send_req+0xde>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8019a64:	68fb      	ldr	r3, [r7, #12]
 8019a66:	330b      	adds	r3, #11
 8019a68:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8019a6a:	69bb      	ldr	r3, [r7, #24]
 8019a6c:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8019a70:	b29b      	uxth	r3, r3
 8019a72:	8bba      	ldrh	r2, [r7, #28]
 8019a74:	429a      	cmp	r2, r3
 8019a76:	d114      	bne.n	8019aa2 <hci_send_req+0xd2>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8019a78:	68fb      	ldr	r3, [r7, #12]
 8019a7a:	7a9b      	ldrb	r3, [r3, #10]
 8019a7c:	3b03      	subs	r3, #3
 8019a7e:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8019a80:	687b      	ldr	r3, [r7, #4]
 8019a82:	695a      	ldr	r2, [r3, #20]
 8019a84:	7dfb      	ldrb	r3, [r7, #23]
 8019a86:	429a      	cmp	r2, r3
 8019a88:	bfa8      	it	ge
 8019a8a:	461a      	movge	r2, r3
 8019a8c:	687b      	ldr	r3, [r7, #4]
 8019a8e:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8019a90:	687b      	ldr	r3, [r7, #4]
 8019a92:	6918      	ldr	r0, [r3, #16]
 8019a94:	69bb      	ldr	r3, [r7, #24]
 8019a96:	1cd9      	adds	r1, r3, #3
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	695b      	ldr	r3, [r3, #20]
 8019a9c:	461a      	mov	r2, r3
 8019a9e:	f003 fa36 	bl	801cf0e <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8019aa2:	69bb      	ldr	r3, [r7, #24]
 8019aa4:	781b      	ldrb	r3, [r3, #0]
 8019aa6:	2b00      	cmp	r3, #0
 8019aa8:	d001      	beq.n	8019aae <hci_send_req+0xde>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8019aaa:	2301      	movs	r3, #1
 8019aac:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8019aae:	4809      	ldr	r0, [pc, #36]	@ (8019ad4 <hci_send_req+0x104>)
 8019ab0:	f000 fc68 	bl	801a384 <LST_is_empty>
 8019ab4:	4603      	mov	r3, r0
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	d0b5      	beq.n	8019a26 <hci_send_req+0x56>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8019aba:	7ffb      	ldrb	r3, [r7, #31]
 8019abc:	2b00      	cmp	r3, #0
 8019abe:	d0ad      	beq.n	8019a1c <hci_send_req+0x4c>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8019ac0:	2001      	movs	r0, #1
 8019ac2:	f000 f85f 	bl	8019b84 <NotifyCmdStatus>

  return 0;
 8019ac6:	2300      	movs	r3, #0
}
 8019ac8:	4618      	mov	r0, r3
 8019aca:	3720      	adds	r7, #32
 8019acc:	46bd      	mov	sp, r7
 8019ace:	bd80      	pop	{r7, pc}
 8019ad0:	20002c68 	.word	0x20002c68
 8019ad4:	20002c5c 	.word	0x20002c5c

08019ad8 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8019ad8:	b580      	push	{r7, lr}
 8019ada:	b086      	sub	sp, #24
 8019adc:	af00      	add	r7, sp, #0
 8019ade:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8019ae0:	480f      	ldr	r0, [pc, #60]	@ (8019b20 <TlInit+0x48>)
 8019ae2:	f000 fc3f 	bl	801a364 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8019ae6:	4a0f      	ldr	r2, [pc, #60]	@ (8019b24 <TlInit+0x4c>)
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8019aec:	480e      	ldr	r0, [pc, #56]	@ (8019b28 <TlInit+0x50>)
 8019aee:	f000 fc39 	bl	801a364 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8019af2:	4b0e      	ldr	r3, [pc, #56]	@ (8019b2c <TlInit+0x54>)
 8019af4:	2201      	movs	r2, #1
 8019af6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8019af8:	4b0d      	ldr	r3, [pc, #52]	@ (8019b30 <TlInit+0x58>)
 8019afa:	681b      	ldr	r3, [r3, #0]
 8019afc:	2b00      	cmp	r3, #0
 8019afe:	d00a      	beq.n	8019b16 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8019b00:	687b      	ldr	r3, [r7, #4]
 8019b02:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8019b04:	4b0b      	ldr	r3, [pc, #44]	@ (8019b34 <TlInit+0x5c>)
 8019b06:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8019b08:	4b09      	ldr	r3, [pc, #36]	@ (8019b30 <TlInit+0x58>)
 8019b0a:	681b      	ldr	r3, [r3, #0]
 8019b0c:	f107 0208 	add.w	r2, r7, #8
 8019b10:	4610      	mov	r0, r2
 8019b12:	4798      	blx	r3
  }

  return;
 8019b14:	bf00      	nop
 8019b16:	bf00      	nop
}
 8019b18:	3718      	adds	r7, #24
 8019b1a:	46bd      	mov	sp, r7
 8019b1c:	bd80      	pop	{r7, pc}
 8019b1e:	bf00      	nop
 8019b20:	20002c5c 	.word	0x20002c5c
 8019b24:	20000770 	.word	0x20000770
 8019b28:	20000768 	.word	0x20000768
 8019b2c:	20000774 	.word	0x20000774
 8019b30:	20002c3c 	.word	0x20002c3c
 8019b34:	08019bc5 	.word	0x08019bc5

08019b38 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8019b38:	b580      	push	{r7, lr}
 8019b3a:	b082      	sub	sp, #8
 8019b3c:	af00      	add	r7, sp, #0
 8019b3e:	4603      	mov	r3, r0
 8019b40:	603a      	str	r2, [r7, #0]
 8019b42:	80fb      	strh	r3, [r7, #6]
 8019b44:	460b      	mov	r3, r1
 8019b46:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8019b48:	4b0c      	ldr	r3, [pc, #48]	@ (8019b7c <SendCmd+0x44>)
 8019b4a:	681b      	ldr	r3, [r3, #0]
 8019b4c:	88fa      	ldrh	r2, [r7, #6]
 8019b4e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8019b52:	4b0a      	ldr	r3, [pc, #40]	@ (8019b7c <SendCmd+0x44>)
 8019b54:	681b      	ldr	r3, [r3, #0]
 8019b56:	797a      	ldrb	r2, [r7, #5]
 8019b58:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8019b5a:	4b08      	ldr	r3, [pc, #32]	@ (8019b7c <SendCmd+0x44>)
 8019b5c:	681b      	ldr	r3, [r3, #0]
 8019b5e:	330c      	adds	r3, #12
 8019b60:	797a      	ldrb	r2, [r7, #5]
 8019b62:	6839      	ldr	r1, [r7, #0]
 8019b64:	4618      	mov	r0, r3
 8019b66:	f003 f9d2 	bl	801cf0e <memcpy>

  hciContext.io.Send(0,0);
 8019b6a:	4b05      	ldr	r3, [pc, #20]	@ (8019b80 <SendCmd+0x48>)
 8019b6c:	691b      	ldr	r3, [r3, #16]
 8019b6e:	2100      	movs	r1, #0
 8019b70:	2000      	movs	r0, #0
 8019b72:	4798      	blx	r3

  return;
 8019b74:	bf00      	nop
}
 8019b76:	3708      	adds	r7, #8
 8019b78:	46bd      	mov	sp, r7
 8019b7a:	bd80      	pop	{r7, pc}
 8019b7c:	20000770 	.word	0x20000770
 8019b80:	20002c3c 	.word	0x20002c3c

08019b84 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8019b84:	b580      	push	{r7, lr}
 8019b86:	b082      	sub	sp, #8
 8019b88:	af00      	add	r7, sp, #0
 8019b8a:	4603      	mov	r3, r0
 8019b8c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8019b8e:	79fb      	ldrb	r3, [r7, #7]
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d108      	bne.n	8019ba6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8019b94:	4b0a      	ldr	r3, [pc, #40]	@ (8019bc0 <NotifyCmdStatus+0x3c>)
 8019b96:	681b      	ldr	r3, [r3, #0]
 8019b98:	2b00      	cmp	r3, #0
 8019b9a:	d00d      	beq.n	8019bb8 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8019b9c:	4b08      	ldr	r3, [pc, #32]	@ (8019bc0 <NotifyCmdStatus+0x3c>)
 8019b9e:	681b      	ldr	r3, [r3, #0]
 8019ba0:	2000      	movs	r0, #0
 8019ba2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8019ba4:	e008      	b.n	8019bb8 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8019ba6:	4b06      	ldr	r3, [pc, #24]	@ (8019bc0 <NotifyCmdStatus+0x3c>)
 8019ba8:	681b      	ldr	r3, [r3, #0]
 8019baa:	2b00      	cmp	r3, #0
 8019bac:	d004      	beq.n	8019bb8 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8019bae:	4b04      	ldr	r3, [pc, #16]	@ (8019bc0 <NotifyCmdStatus+0x3c>)
 8019bb0:	681b      	ldr	r3, [r3, #0]
 8019bb2:	2001      	movs	r0, #1
 8019bb4:	4798      	blx	r3
  return;
 8019bb6:	bf00      	nop
 8019bb8:	bf00      	nop
}
 8019bba:	3708      	adds	r7, #8
 8019bbc:	46bd      	mov	sp, r7
 8019bbe:	bd80      	pop	{r7, pc}
 8019bc0:	20002c64 	.word	0x20002c64

08019bc4 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b082      	sub	sp, #8
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	7a5b      	ldrb	r3, [r3, #9]
 8019bd0:	2b0f      	cmp	r3, #15
 8019bd2:	d003      	beq.n	8019bdc <TlEvtReceived+0x18>
 8019bd4:	687b      	ldr	r3, [r7, #4]
 8019bd6:	7a5b      	ldrb	r3, [r3, #9]
 8019bd8:	2b0e      	cmp	r3, #14
 8019bda:	d107      	bne.n	8019bec <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8019bdc:	6879      	ldr	r1, [r7, #4]
 8019bde:	4809      	ldr	r0, [pc, #36]	@ (8019c04 <TlEvtReceived+0x40>)
 8019be0:	f000 fc18 	bl	801a414 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8019be4:	2000      	movs	r0, #0
 8019be6:	f7ef fbec 	bl	80093c2 <hci_cmd_resp_release>
 8019bea:	e006      	b.n	8019bfa <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8019bec:	6879      	ldr	r1, [r7, #4]
 8019bee:	4806      	ldr	r0, [pc, #24]	@ (8019c08 <TlEvtReceived+0x44>)
 8019bf0:	f000 fc10 	bl	801a414 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8019bf4:	4804      	ldr	r0, [pc, #16]	@ (8019c08 <TlEvtReceived+0x44>)
 8019bf6:	f7ef fbd8 	bl	80093aa <hci_notify_asynch_evt>
  }

  return;
 8019bfa:	bf00      	nop
}
 8019bfc:	3708      	adds	r7, #8
 8019bfe:	46bd      	mov	sp, r7
 8019c00:	bd80      	pop	{r7, pc}
 8019c02:	bf00      	nop
 8019c04:	20002c5c 	.word	0x20002c5c
 8019c08:	20000768 	.word	0x20000768

08019c0c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8019c0c:	b480      	push	{r7}
 8019c0e:	b083      	sub	sp, #12
 8019c10:	af00      	add	r7, sp, #0
 8019c12:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8019c14:	687b      	ldr	r3, [r7, #4]
 8019c16:	4a05      	ldr	r2, [pc, #20]	@ (8019c2c <hci_register_io_bus+0x20>)
 8019c18:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8019c1a:	687b      	ldr	r3, [r7, #4]
 8019c1c:	4a04      	ldr	r2, [pc, #16]	@ (8019c30 <hci_register_io_bus+0x24>)
 8019c1e:	611a      	str	r2, [r3, #16]

  return;
 8019c20:	bf00      	nop
}
 8019c22:	370c      	adds	r7, #12
 8019c24:	46bd      	mov	sp, r7
 8019c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019c2a:	4770      	bx	lr
 8019c2c:	0801af85 	.word	0x0801af85
 8019c30:	0801afed 	.word	0x0801afed

08019c34 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8019c34:	b580      	push	{r7, lr}
 8019c36:	b084      	sub	sp, #16
 8019c38:	af00      	add	r7, sp, #0
 8019c3a:	60f8      	str	r0, [r7, #12]
 8019c3c:	60b9      	str	r1, [r7, #8]
 8019c3e:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8019c40:	687a      	ldr	r2, [r7, #4]
 8019c42:	68b9      	ldr	r1, [r7, #8]
 8019c44:	68f8      	ldr	r0, [r7, #12]
 8019c46:	f003 f962 	bl	801cf0e <memcpy>
 8019c4a:	4603      	mov	r3, r0
}
 8019c4c:	4618      	mov	r0, r3
 8019c4e:	3710      	adds	r7, #16
 8019c50:	46bd      	mov	sp, r7
 8019c52:	bd80      	pop	{r7, pc}

08019c54 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8019c54:	b580      	push	{r7, lr}
 8019c56:	b084      	sub	sp, #16
 8019c58:	af00      	add	r7, sp, #0
 8019c5a:	60f8      	str	r0, [r7, #12]
 8019c5c:	60b9      	str	r1, [r7, #8]
 8019c5e:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8019c60:	687a      	ldr	r2, [r7, #4]
 8019c62:	68b9      	ldr	r1, [r7, #8]
 8019c64:	68f8      	ldr	r0, [r7, #12]
 8019c66:	f003 f8cb 	bl	801ce00 <memset>
 8019c6a:	4603      	mov	r3, r0
}
 8019c6c:	4618      	mov	r0, r3
 8019c6e:	3710      	adds	r7, #16
 8019c70:	46bd      	mov	sp, r7
 8019c72:	bd80      	pop	{r7, pc}

08019c74 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8019c74:	b480      	push	{r7}
 8019c76:	b085      	sub	sp, #20
 8019c78:	af00      	add	r7, sp, #0
 8019c7a:	4603      	mov	r3, r0
 8019c7c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8019c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8019cbc <OTP_Read+0x48>)
 8019c80:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8019c82:	e002      	b.n	8019c8a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8019c84:	68fb      	ldr	r3, [r7, #12]
 8019c86:	3b08      	subs	r3, #8
 8019c88:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8019c8a:	68fb      	ldr	r3, [r7, #12]
 8019c8c:	3307      	adds	r3, #7
 8019c8e:	781b      	ldrb	r3, [r3, #0]
 8019c90:	79fa      	ldrb	r2, [r7, #7]
 8019c92:	429a      	cmp	r2, r3
 8019c94:	d003      	beq.n	8019c9e <OTP_Read+0x2a>
 8019c96:	68fb      	ldr	r3, [r7, #12]
 8019c98:	4a09      	ldr	r2, [pc, #36]	@ (8019cc0 <OTP_Read+0x4c>)
 8019c9a:	4293      	cmp	r3, r2
 8019c9c:	d1f2      	bne.n	8019c84 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8019c9e:	68fb      	ldr	r3, [r7, #12]
 8019ca0:	3307      	adds	r3, #7
 8019ca2:	781b      	ldrb	r3, [r3, #0]
 8019ca4:	79fa      	ldrb	r2, [r7, #7]
 8019ca6:	429a      	cmp	r2, r3
 8019ca8:	d001      	beq.n	8019cae <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8019caa:	2300      	movs	r3, #0
 8019cac:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8019cae:	68fb      	ldr	r3, [r7, #12]
}
 8019cb0:	4618      	mov	r0, r3
 8019cb2:	3714      	adds	r7, #20
 8019cb4:	46bd      	mov	sp, r7
 8019cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019cba:	4770      	bx	lr
 8019cbc:	1fff73f8 	.word	0x1fff73f8
 8019cc0:	1fff7000 	.word	0x1fff7000

08019cc4 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 8019cc4:	b580      	push	{r7, lr}
 8019cc6:	b08a      	sub	sp, #40	@ 0x28
 8019cc8:	af00      	add	r7, sp, #0
 8019cca:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 8019ccc:	2300      	movs	r3, #0
 8019cce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8019cd2:	687b      	ldr	r3, [r7, #4]
 8019cd4:	3301      	adds	r3, #1
 8019cd6:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 8019cd8:	6a3b      	ldr	r3, [r7, #32]
 8019cda:	781b      	ldrb	r3, [r3, #0]
 8019cdc:	2bff      	cmp	r3, #255	@ 0xff
 8019cde:	d14c      	bne.n	8019d7a <PeerToPeer_Event_Handler+0xb6>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8019ce0:	6a3b      	ldr	r3, [r7, #32]
 8019ce2:	3302      	adds	r3, #2
 8019ce4:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 8019ce6:	69fb      	ldr	r3, [r7, #28]
 8019ce8:	881b      	ldrh	r3, [r3, #0]
 8019cea:	b29b      	uxth	r3, r3
 8019cec:	461a      	mov	r2, r3
 8019cee:	f640 4301 	movw	r3, #3073	@ 0xc01
 8019cf2:	429a      	cmp	r2, r3
 8019cf4:	d13d      	bne.n	8019d72 <PeerToPeer_Event_Handler+0xae>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8019cf6:	69fb      	ldr	r3, [r7, #28]
 8019cf8:	3302      	adds	r3, #2
 8019cfa:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 8019cfc:	69bb      	ldr	r3, [r7, #24]
 8019cfe:	885b      	ldrh	r3, [r3, #2]
 8019d00:	b29b      	uxth	r3, r3
 8019d02:	461a      	mov	r2, r3
 8019d04:	4b20      	ldr	r3, [pc, #128]	@ (8019d88 <PeerToPeer_Event_Handler+0xc4>)
 8019d06:	889b      	ldrh	r3, [r3, #4]
 8019d08:	3302      	adds	r3, #2
 8019d0a:	429a      	cmp	r2, r3
 8019d0c:	d118      	bne.n	8019d40 <PeerToPeer_Event_Handler+0x7c>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 8019d0e:	2301      	movs	r3, #1
 8019d10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8019d14:	69bb      	ldr	r3, [r7, #24]
 8019d16:	7a1b      	ldrb	r3, [r3, #8]
 8019d18:	f003 0301 	and.w	r3, r3, #1
 8019d1c:	2b00      	cmp	r3, #0
 8019d1e:	d007      	beq.n	8019d30 <PeerToPeer_Event_Handler+0x6c>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 8019d20:	2300      	movs	r3, #0
 8019d22:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8019d24:	f107 0308 	add.w	r3, r7, #8
 8019d28:	4618      	mov	r0, r3
 8019d2a:	f7ef ffc7 	bl	8009cbc <P2PS_STM_App_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              P2PS_STM_App_Notification(&Notification);
            }
#endif
        }
        break;
 8019d2e:	e022      	b.n	8019d76 <PeerToPeer_Event_Handler+0xb2>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 8019d30:	2301      	movs	r3, #1
 8019d32:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8019d34:	f107 0308 	add.w	r3, r7, #8
 8019d38:	4618      	mov	r0, r3
 8019d3a:	f7ef ffbf 	bl	8009cbc <P2PS_STM_App_Notification>
        break;
 8019d3e:	e01a      	b.n	8019d76 <PeerToPeer_Event_Handler+0xb2>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 8019d40:	69bb      	ldr	r3, [r7, #24]
 8019d42:	885b      	ldrh	r3, [r3, #2]
 8019d44:	b29b      	uxth	r3, r3
 8019d46:	461a      	mov	r2, r3
 8019d48:	4b0f      	ldr	r3, [pc, #60]	@ (8019d88 <PeerToPeer_Event_Handler+0xc4>)
 8019d4a:	885b      	ldrh	r3, [r3, #2]
 8019d4c:	3301      	adds	r3, #1
 8019d4e:	429a      	cmp	r2, r3
 8019d50:	d111      	bne.n	8019d76 <PeerToPeer_Event_Handler+0xb2>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 8019d52:	2303      	movs	r3, #3
 8019d54:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8019d56:	69bb      	ldr	r3, [r7, #24]
 8019d58:	88db      	ldrh	r3, [r3, #6]
 8019d5a:	b29b      	uxth	r3, r3
 8019d5c:	b2db      	uxtb	r3, r3
 8019d5e:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8019d60:	69bb      	ldr	r3, [r7, #24]
 8019d62:	3308      	adds	r3, #8
 8019d64:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 8019d66:	f107 0308 	add.w	r3, r7, #8
 8019d6a:	4618      	mov	r0, r3
 8019d6c:	f7ef ffa6 	bl	8009cbc <P2PS_STM_App_Notification>
        break;
 8019d70:	e001      	b.n	8019d76 <PeerToPeer_Event_Handler+0xb2>

        default:
          break;
 8019d72:	bf00      	nop
 8019d74:	e002      	b.n	8019d7c <PeerToPeer_Event_Handler+0xb8>
        break;
 8019d76:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8019d78:	e000      	b.n	8019d7c <PeerToPeer_Event_Handler+0xb8>

    default:
      break;
 8019d7a:	bf00      	nop
  }

  return(return_value);
 8019d7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 8019d80:	4618      	mov	r0, r3
 8019d82:	3728      	adds	r7, #40	@ 0x28
 8019d84:	46bd      	mov	sp, r7
 8019d86:	bd80      	pop	{r7, pc}
 8019d88:	20000778 	.word	0x20000778

08019d8c <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 8019d8c:	b580      	push	{r7, lr}
 8019d8e:	b08a      	sub	sp, #40	@ 0x28
 8019d90:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 8019d92:	484a      	ldr	r0, [pc, #296]	@ (8019ebc <P2PS_STM_Init+0x130>)
 8019d94:	f001 f848 	bl	801ae28 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 8019d98:	238f      	movs	r3, #143	@ 0x8f
 8019d9a:	703b      	strb	r3, [r7, #0]
 8019d9c:	23e5      	movs	r3, #229	@ 0xe5
 8019d9e:	707b      	strb	r3, [r7, #1]
 8019da0:	23b3      	movs	r3, #179	@ 0xb3
 8019da2:	70bb      	strb	r3, [r7, #2]
 8019da4:	23d5      	movs	r3, #213	@ 0xd5
 8019da6:	70fb      	strb	r3, [r7, #3]
 8019da8:	232e      	movs	r3, #46	@ 0x2e
 8019daa:	713b      	strb	r3, [r7, #4]
 8019dac:	237f      	movs	r3, #127	@ 0x7f
 8019dae:	717b      	strb	r3, [r7, #5]
 8019db0:	234a      	movs	r3, #74	@ 0x4a
 8019db2:	71bb      	strb	r3, [r7, #6]
 8019db4:	2398      	movs	r3, #152	@ 0x98
 8019db6:	71fb      	strb	r3, [r7, #7]
 8019db8:	232a      	movs	r3, #42	@ 0x2a
 8019dba:	723b      	strb	r3, [r7, #8]
 8019dbc:	2348      	movs	r3, #72	@ 0x48
 8019dbe:	727b      	strb	r3, [r7, #9]
 8019dc0:	237a      	movs	r3, #122	@ 0x7a
 8019dc2:	72bb      	strb	r3, [r7, #10]
 8019dc4:	23cc      	movs	r3, #204	@ 0xcc
 8019dc6:	72fb      	strb	r3, [r7, #11]
 8019dc8:	2340      	movs	r3, #64	@ 0x40
 8019dca:	733b      	strb	r3, [r7, #12]
 8019dcc:	23fe      	movs	r3, #254	@ 0xfe
 8019dce:	737b      	strb	r3, [r7, #13]
 8019dd0:	2300      	movs	r3, #0
 8019dd2:	73bb      	strb	r3, [r7, #14]
 8019dd4:	2300      	movs	r3, #0
 8019dd6:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 8019dd8:	4639      	mov	r1, r7
 8019dda:	4b39      	ldr	r3, [pc, #228]	@ (8019ec0 <P2PS_STM_Init+0x134>)
 8019ddc:	9300      	str	r3, [sp, #0]
 8019dde:	2306      	movs	r3, #6
 8019de0:	2201      	movs	r2, #1
 8019de2:	2002      	movs	r0, #2
 8019de4:	f7fe ff06 	bl	8018bf4 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 8019de8:	2319      	movs	r3, #25
 8019dea:	703b      	strb	r3, [r7, #0]
 8019dec:	23ed      	movs	r3, #237	@ 0xed
 8019dee:	707b      	strb	r3, [r7, #1]
 8019df0:	2382      	movs	r3, #130	@ 0x82
 8019df2:	70bb      	strb	r3, [r7, #2]
 8019df4:	23ae      	movs	r3, #174	@ 0xae
 8019df6:	70fb      	strb	r3, [r7, #3]
 8019df8:	23ed      	movs	r3, #237	@ 0xed
 8019dfa:	713b      	strb	r3, [r7, #4]
 8019dfc:	2321      	movs	r3, #33	@ 0x21
 8019dfe:	717b      	strb	r3, [r7, #5]
 8019e00:	234c      	movs	r3, #76	@ 0x4c
 8019e02:	71bb      	strb	r3, [r7, #6]
 8019e04:	239d      	movs	r3, #157	@ 0x9d
 8019e06:	71fb      	strb	r3, [r7, #7]
 8019e08:	2341      	movs	r3, #65	@ 0x41
 8019e0a:	723b      	strb	r3, [r7, #8]
 8019e0c:	2345      	movs	r3, #69	@ 0x45
 8019e0e:	727b      	strb	r3, [r7, #9]
 8019e10:	2322      	movs	r3, #34	@ 0x22
 8019e12:	72bb      	strb	r3, [r7, #10]
 8019e14:	238e      	movs	r3, #142	@ 0x8e
 8019e16:	72fb      	strb	r3, [r7, #11]
 8019e18:	2341      	movs	r3, #65	@ 0x41
 8019e1a:	733b      	strb	r3, [r7, #12]
 8019e1c:	23fe      	movs	r3, #254	@ 0xfe
 8019e1e:	737b      	strb	r3, [r7, #13]
 8019e20:	2300      	movs	r3, #0
 8019e22:	73bb      	strb	r3, [r7, #14]
 8019e24:	2300      	movs	r3, #0
 8019e26:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8019e28:	4b25      	ldr	r3, [pc, #148]	@ (8019ec0 <P2PS_STM_Init+0x134>)
 8019e2a:	8818      	ldrh	r0, [r3, #0]
 8019e2c:	463a      	mov	r2, r7
 8019e2e:	4b25      	ldr	r3, [pc, #148]	@ (8019ec4 <P2PS_STM_Init+0x138>)
 8019e30:	9305      	str	r3, [sp, #20]
 8019e32:	2301      	movs	r3, #1
 8019e34:	9304      	str	r3, [sp, #16]
 8019e36:	230a      	movs	r3, #10
 8019e38:	9303      	str	r3, [sp, #12]
 8019e3a:	2301      	movs	r3, #1
 8019e3c:	9302      	str	r3, [sp, #8]
 8019e3e:	2300      	movs	r3, #0
 8019e40:	9301      	str	r3, [sp, #4]
 8019e42:	2306      	movs	r3, #6
 8019e44:	9300      	str	r3, [sp, #0]
 8019e46:	2302      	movs	r3, #2
 8019e48:	2102      	movs	r1, #2
 8019e4a:	f7fe ffa9 	bl	8018da0 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 8019e4e:	2319      	movs	r3, #25
 8019e50:	703b      	strb	r3, [r7, #0]
 8019e52:	23ed      	movs	r3, #237	@ 0xed
 8019e54:	707b      	strb	r3, [r7, #1]
 8019e56:	2382      	movs	r3, #130	@ 0x82
 8019e58:	70bb      	strb	r3, [r7, #2]
 8019e5a:	23ae      	movs	r3, #174	@ 0xae
 8019e5c:	70fb      	strb	r3, [r7, #3]
 8019e5e:	23ed      	movs	r3, #237	@ 0xed
 8019e60:	713b      	strb	r3, [r7, #4]
 8019e62:	2321      	movs	r3, #33	@ 0x21
 8019e64:	717b      	strb	r3, [r7, #5]
 8019e66:	234c      	movs	r3, #76	@ 0x4c
 8019e68:	71bb      	strb	r3, [r7, #6]
 8019e6a:	239d      	movs	r3, #157	@ 0x9d
 8019e6c:	71fb      	strb	r3, [r7, #7]
 8019e6e:	2341      	movs	r3, #65	@ 0x41
 8019e70:	723b      	strb	r3, [r7, #8]
 8019e72:	2345      	movs	r3, #69	@ 0x45
 8019e74:	727b      	strb	r3, [r7, #9]
 8019e76:	2322      	movs	r3, #34	@ 0x22
 8019e78:	72bb      	strb	r3, [r7, #10]
 8019e7a:	238e      	movs	r3, #142	@ 0x8e
 8019e7c:	72fb      	strb	r3, [r7, #11]
 8019e7e:	2342      	movs	r3, #66	@ 0x42
 8019e80:	733b      	strb	r3, [r7, #12]
 8019e82:	23fe      	movs	r3, #254	@ 0xfe
 8019e84:	737b      	strb	r3, [r7, #13]
 8019e86:	2300      	movs	r3, #0
 8019e88:	73bb      	strb	r3, [r7, #14]
 8019e8a:	2300      	movs	r3, #0
 8019e8c:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8019e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8019ec0 <P2PS_STM_Init+0x134>)
 8019e90:	8818      	ldrh	r0, [r3, #0]
 8019e92:	463a      	mov	r2, r7
 8019e94:	4b0c      	ldr	r3, [pc, #48]	@ (8019ec8 <P2PS_STM_Init+0x13c>)
 8019e96:	9305      	str	r3, [sp, #20]
 8019e98:	2301      	movs	r3, #1
 8019e9a:	9304      	str	r3, [sp, #16]
 8019e9c:	230a      	movs	r3, #10
 8019e9e:	9303      	str	r3, [sp, #12]
 8019ea0:	2301      	movs	r3, #1
 8019ea2:	9302      	str	r3, [sp, #8]
 8019ea4:	2300      	movs	r3, #0
 8019ea6:	9301      	str	r3, [sp, #4]
 8019ea8:	2310      	movs	r3, #16
 8019eaa:	9300      	str	r3, [sp, #0]
 8019eac:	2302      	movs	r3, #2
 8019eae:	2102      	movs	r1, #2
 8019eb0:	f7fe ff76 	bl	8018da0 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 8019eb4:	bf00      	nop
}
 8019eb6:	3710      	adds	r7, #16
 8019eb8:	46bd      	mov	sp, r7
 8019eba:	bd80      	pop	{r7, pc}
 8019ebc:	08019cc5 	.word	0x08019cc5
 8019ec0:	20000778 	.word	0x20000778
 8019ec4:	2000077a 	.word	0x2000077a
 8019ec8:	2000077c 	.word	0x2000077c

08019ecc <P2PS_STM_App_Update_Char>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) 
{
 8019ecc:	b580      	push	{r7, lr}
 8019ece:	b086      	sub	sp, #24
 8019ed0:	af02      	add	r7, sp, #8
 8019ed2:	4603      	mov	r3, r0
 8019ed4:	6039      	str	r1, [r7, #0]
 8019ed6:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 8019ed8:	2392      	movs	r3, #146	@ 0x92
 8019eda:	73fb      	strb	r3, [r7, #15]
  switch(UUID)
 8019edc:	88fb      	ldrh	r3, [r7, #6]
 8019ede:	f64f 6242 	movw	r2, #65090	@ 0xfe42
 8019ee2:	4293      	cmp	r3, r2
 8019ee4:	d10c      	bne.n	8019f00 <P2PS_STM_App_Update_Char+0x34>
  {
    case P2P_NOTIFY_CHAR_UUID:
      
     result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle,
 8019ee6:	4b09      	ldr	r3, [pc, #36]	@ (8019f0c <P2PS_STM_App_Update_Char+0x40>)
 8019ee8:	8818      	ldrh	r0, [r3, #0]
 8019eea:	4b08      	ldr	r3, [pc, #32]	@ (8019f0c <P2PS_STM_App_Update_Char+0x40>)
 8019eec:	8899      	ldrh	r1, [r3, #4]
 8019eee:	683b      	ldr	r3, [r7, #0]
 8019ef0:	9300      	str	r3, [sp, #0]
 8019ef2:	2302      	movs	r3, #2
 8019ef4:	2200      	movs	r2, #0
 8019ef6:	f7ff f85b 	bl	8018fb0 <aci_gatt_update_char_value>
 8019efa:	4603      	mov	r3, r0
 8019efc:	73fb      	strb	r3, [r7, #15]
                             aPeerToPeerContext.P2PNotifyServerToClientCharHdle,
                              0, /* charValOffset */
                             2, /* charValueLen */
                             (uint8_t *)  pPayload);
    
      break;
 8019efe:	e000      	b.n	8019f02 <P2PS_STM_App_Update_Char+0x36>

    default:
      break;
 8019f00:	bf00      	nop
  }

  return result;
 8019f02:	7bfb      	ldrb	r3, [r7, #15]
}/* end P2PS_STM_Init() */
 8019f04:	4618      	mov	r0, r3
 8019f06:	3710      	adds	r7, #16
 8019f08:	46bd      	mov	sp, r7
 8019f0a:	bd80      	pop	{r7, pc}
 8019f0c:	20000778 	.word	0x20000778

08019f10 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8019f10:	b580      	push	{r7, lr}
 8019f12:	b088      	sub	sp, #32
 8019f14:	af00      	add	r7, sp, #0
 8019f16:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8019f18:	f107 030c 	add.w	r3, r7, #12
 8019f1c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8019f1e:	687b      	ldr	r3, [r7, #4]
 8019f20:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8019f24:	69fb      	ldr	r3, [r7, #28]
 8019f26:	2137      	movs	r1, #55	@ 0x37
 8019f28:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8019f2c:	f000 f94c 	bl	801a1c8 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8019f30:	69fb      	ldr	r3, [r7, #28]
 8019f32:	330b      	adds	r3, #11
 8019f34:	78db      	ldrb	r3, [r3, #3]
}
 8019f36:	4618      	mov	r0, r3
 8019f38:	3720      	adds	r7, #32
 8019f3a:	46bd      	mov	sp, r7
 8019f3c:	bd80      	pop	{r7, pc}

08019f3e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8019f3e:	b580      	push	{r7, lr}
 8019f40:	b088      	sub	sp, #32
 8019f42:	af00      	add	r7, sp, #0
 8019f44:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8019f46:	f107 030c 	add.w	r3, r7, #12
 8019f4a:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8019f4c:	687b      	ldr	r3, [r7, #4]
 8019f4e:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8019f52:	69fb      	ldr	r3, [r7, #28]
 8019f54:	210f      	movs	r1, #15
 8019f56:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8019f5a:	f000 f935 	bl	801a1c8 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8019f5e:	69fb      	ldr	r3, [r7, #28]
 8019f60:	330b      	adds	r3, #11
 8019f62:	78db      	ldrb	r3, [r3, #3]
}
 8019f64:	4618      	mov	r0, r3
 8019f66:	3720      	adds	r7, #32
 8019f68:	46bd      	mov	sp, r7
 8019f6a:	bd80      	pop	{r7, pc}

08019f6c <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8019f6c:	b580      	push	{r7, lr}
 8019f6e:	b088      	sub	sp, #32
 8019f70:	af00      	add	r7, sp, #0
 8019f72:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8019f74:	f107 030c 	add.w	r3, r7, #12
 8019f78:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8019f7a:	69fb      	ldr	r3, [r7, #28]
 8019f7c:	687a      	ldr	r2, [r7, #4]
 8019f7e:	2110      	movs	r1, #16
 8019f80:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8019f84:	f000 f920 	bl	801a1c8 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8019f88:	69fb      	ldr	r3, [r7, #28]
 8019f8a:	330b      	adds	r3, #11
 8019f8c:	78db      	ldrb	r3, [r3, #3]
}
 8019f8e:	4618      	mov	r0, r3
 8019f90:	3720      	adds	r7, #32
 8019f92:	46bd      	mov	sp, r7
 8019f94:	bd80      	pop	{r7, pc}
	...

08019f98 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8019f98:	b480      	push	{r7}
 8019f9a:	b08b      	sub	sp, #44	@ 0x2c
 8019f9c:	af00      	add	r7, sp, #0
 8019f9e:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8019fa0:	2300      	movs	r3, #0
 8019fa2:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8019fa4:	2300      	movs	r3, #0
 8019fa6:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8019fa8:	2300      	movs	r3, #0
 8019faa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8019fac:	2300      	movs	r3, #0
 8019fae:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8019fb0:	2300      	movs	r3, #0
 8019fb2:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8019fb4:	2300      	movs	r3, #0
 8019fb6:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8019fb8:	2300      	movs	r3, #0
 8019fba:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8019fbc:	2300      	movs	r3, #0
 8019fbe:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8019fc0:	4b4a      	ldr	r3, [pc, #296]	@ (801a0ec <SHCI_GetWirelessFwInfo+0x154>)
 8019fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8019fc4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8019fc8:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8019fca:	693b      	ldr	r3, [r7, #16]
 8019fcc:	009b      	lsls	r3, r3, #2
 8019fce:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8019fd2:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8019fd6:	681b      	ldr	r3, [r3, #0]
 8019fd8:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8019fda:	68bb      	ldr	r3, [r7, #8]
 8019fdc:	681b      	ldr	r3, [r3, #0]
 8019fde:	4a44      	ldr	r2, [pc, #272]	@ (801a0f0 <SHCI_GetWirelessFwInfo+0x158>)
 8019fe0:	4293      	cmp	r3, r2
 8019fe2:	d10f      	bne.n	801a004 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8019fe4:	68bb      	ldr	r3, [r7, #8]
 8019fe6:	695b      	ldr	r3, [r3, #20]
 8019fe8:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8019fea:	68bb      	ldr	r3, [r7, #8]
 8019fec:	699b      	ldr	r3, [r3, #24]
 8019fee:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8019ff0:	68bb      	ldr	r3, [r7, #8]
 8019ff2:	69db      	ldr	r3, [r3, #28]
 8019ff4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8019ff6:	68bb      	ldr	r3, [r7, #8]
 8019ff8:	68db      	ldr	r3, [r3, #12]
 8019ffa:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8019ffc:	68bb      	ldr	r3, [r7, #8]
 8019ffe:	691b      	ldr	r3, [r3, #16]
 801a000:	617b      	str	r3, [r7, #20]
 801a002:	e01a      	b.n	801a03a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 801a004:	693b      	ldr	r3, [r7, #16]
 801a006:	009b      	lsls	r3, r3, #2
 801a008:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801a00c:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801a010:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 801a012:	68fb      	ldr	r3, [r7, #12]
 801a014:	681b      	ldr	r3, [r3, #0]
 801a016:	691b      	ldr	r3, [r3, #16]
 801a018:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 801a01a:	68fb      	ldr	r3, [r7, #12]
 801a01c:	681b      	ldr	r3, [r3, #0]
 801a01e:	695b      	ldr	r3, [r3, #20]
 801a020:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 801a022:	68fb      	ldr	r3, [r7, #12]
 801a024:	681b      	ldr	r3, [r3, #0]
 801a026:	699b      	ldr	r3, [r3, #24]
 801a028:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 801a02a:	68fb      	ldr	r3, [r7, #12]
 801a02c:	681b      	ldr	r3, [r3, #0]
 801a02e:	685b      	ldr	r3, [r3, #4]
 801a030:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 801a032:	68fb      	ldr	r3, [r7, #12]
 801a034:	681b      	ldr	r3, [r3, #0]
 801a036:	689b      	ldr	r3, [r3, #8]
 801a038:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 801a03a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a03c:	0e1b      	lsrs	r3, r3, #24
 801a03e:	b2da      	uxtb	r2, r3
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801a044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a046:	0c1b      	lsrs	r3, r3, #16
 801a048:	b2da      	uxtb	r2, r3
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 801a04e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a050:	0a1b      	lsrs	r3, r3, #8
 801a052:	b2da      	uxtb	r2, r3
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 801a058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a05a:	091b      	lsrs	r3, r3, #4
 801a05c:	b2db      	uxtb	r3, r3
 801a05e:	f003 030f 	and.w	r3, r3, #15
 801a062:	b2da      	uxtb	r2, r3
 801a064:	687b      	ldr	r3, [r7, #4]
 801a066:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 801a068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a06a:	b2db      	uxtb	r3, r3
 801a06c:	f003 030f 	and.w	r3, r3, #15
 801a070:	b2da      	uxtb	r2, r3
 801a072:	687b      	ldr	r3, [r7, #4]
 801a074:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801a076:	6a3b      	ldr	r3, [r7, #32]
 801a078:	0e1b      	lsrs	r3, r3, #24
 801a07a:	b2da      	uxtb	r2, r3
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 801a080:	6a3b      	ldr	r3, [r7, #32]
 801a082:	0c1b      	lsrs	r3, r3, #16
 801a084:	b2da      	uxtb	r2, r3
 801a086:	687b      	ldr	r3, [r7, #4]
 801a088:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 801a08a:	6a3b      	ldr	r3, [r7, #32]
 801a08c:	0a1b      	lsrs	r3, r3, #8
 801a08e:	b2da      	uxtb	r2, r3
 801a090:	687b      	ldr	r3, [r7, #4]
 801a092:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801a094:	6a3b      	ldr	r3, [r7, #32]
 801a096:	b2da      	uxtb	r2, r3
 801a098:	687b      	ldr	r3, [r7, #4]
 801a09a:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 801a09c:	69fb      	ldr	r3, [r7, #28]
 801a09e:	b2da      	uxtb	r2, r3
 801a0a0:	687b      	ldr	r3, [r7, #4]
 801a0a2:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 801a0a4:	69bb      	ldr	r3, [r7, #24]
 801a0a6:	0e1b      	lsrs	r3, r3, #24
 801a0a8:	b2da      	uxtb	r2, r3
 801a0aa:	687b      	ldr	r3, [r7, #4]
 801a0ac:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801a0ae:	69bb      	ldr	r3, [r7, #24]
 801a0b0:	0c1b      	lsrs	r3, r3, #16
 801a0b2:	b2da      	uxtb	r2, r3
 801a0b4:	687b      	ldr	r3, [r7, #4]
 801a0b6:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 801a0b8:	69bb      	ldr	r3, [r7, #24]
 801a0ba:	0a1b      	lsrs	r3, r3, #8
 801a0bc:	b2da      	uxtb	r2, r3
 801a0be:	687b      	ldr	r3, [r7, #4]
 801a0c0:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801a0c2:	697b      	ldr	r3, [r7, #20]
 801a0c4:	0e1b      	lsrs	r3, r3, #24
 801a0c6:	b2da      	uxtb	r2, r3
 801a0c8:	687b      	ldr	r3, [r7, #4]
 801a0ca:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 801a0cc:	697b      	ldr	r3, [r7, #20]
 801a0ce:	0c1b      	lsrs	r3, r3, #16
 801a0d0:	b2da      	uxtb	r2, r3
 801a0d2:	687b      	ldr	r3, [r7, #4]
 801a0d4:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801a0d6:	697b      	ldr	r3, [r7, #20]
 801a0d8:	b2da      	uxtb	r2, r3
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 801a0de:	2300      	movs	r3, #0
}
 801a0e0:	4618      	mov	r0, r3
 801a0e2:	372c      	adds	r7, #44	@ 0x2c
 801a0e4:	46bd      	mov	sp, r7
 801a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a0ea:	4770      	bx	lr
 801a0ec:	58004000 	.word	0x58004000
 801a0f0:	a94656b9 	.word	0xa94656b9

0801a0f4 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 801a0f4:	b580      	push	{r7, lr}
 801a0f6:	b082      	sub	sp, #8
 801a0f8:	af00      	add	r7, sp, #0
 801a0fa:	6078      	str	r0, [r7, #4]
 801a0fc:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 801a0fe:	683b      	ldr	r3, [r7, #0]
 801a100:	685b      	ldr	r3, [r3, #4]
 801a102:	4a08      	ldr	r2, [pc, #32]	@ (801a124 <shci_init+0x30>)
 801a104:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 801a106:	4a08      	ldr	r2, [pc, #32]	@ (801a128 <shci_init+0x34>)
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 801a10c:	4806      	ldr	r0, [pc, #24]	@ (801a128 <shci_init+0x34>)
 801a10e:	f000 f915 	bl	801a33c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801a112:	683b      	ldr	r3, [r7, #0]
 801a114:	681b      	ldr	r3, [r3, #0]
 801a116:	4618      	mov	r0, r3
 801a118:	f000 f898 	bl	801a24c <TlInit>

  return;
 801a11c:	bf00      	nop
}
 801a11e:	3708      	adds	r7, #8
 801a120:	46bd      	mov	sp, r7
 801a122:	bd80      	pop	{r7, pc}
 801a124:	20002c8c 	.word	0x20002c8c
 801a128:	20002c6c 	.word	0x20002c6c

0801a12c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 801a12c:	b580      	push	{r7, lr}
 801a12e:	b084      	sub	sp, #16
 801a130:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801a132:	4822      	ldr	r0, [pc, #136]	@ (801a1bc <shci_user_evt_proc+0x90>)
 801a134:	f000 f926 	bl	801a384 <LST_is_empty>
 801a138:	4603      	mov	r3, r0
 801a13a:	2b00      	cmp	r3, #0
 801a13c:	d12b      	bne.n	801a196 <shci_user_evt_proc+0x6a>
 801a13e:	4b20      	ldr	r3, [pc, #128]	@ (801a1c0 <shci_user_evt_proc+0x94>)
 801a140:	781b      	ldrb	r3, [r3, #0]
 801a142:	2b00      	cmp	r3, #0
 801a144:	d027      	beq.n	801a196 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801a146:	f107 030c 	add.w	r3, r7, #12
 801a14a:	4619      	mov	r1, r3
 801a14c:	481b      	ldr	r0, [pc, #108]	@ (801a1bc <shci_user_evt_proc+0x90>)
 801a14e:	f000 f9a8 	bl	801a4a2 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 801a152:	4b1c      	ldr	r3, [pc, #112]	@ (801a1c4 <shci_user_evt_proc+0x98>)
 801a154:	69db      	ldr	r3, [r3, #28]
 801a156:	2b00      	cmp	r3, #0
 801a158:	d00c      	beq.n	801a174 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 801a15a:	68fb      	ldr	r3, [r7, #12]
 801a15c:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 801a15e:	2301      	movs	r3, #1
 801a160:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 801a162:	4b18      	ldr	r3, [pc, #96]	@ (801a1c4 <shci_user_evt_proc+0x98>)
 801a164:	69db      	ldr	r3, [r3, #28]
 801a166:	1d3a      	adds	r2, r7, #4
 801a168:	4610      	mov	r0, r2
 801a16a:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 801a16c:	793a      	ldrb	r2, [r7, #4]
 801a16e:	4b14      	ldr	r3, [pc, #80]	@ (801a1c0 <shci_user_evt_proc+0x94>)
 801a170:	701a      	strb	r2, [r3, #0]
 801a172:	e002      	b.n	801a17a <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 801a174:	4b12      	ldr	r3, [pc, #72]	@ (801a1c0 <shci_user_evt_proc+0x94>)
 801a176:	2201      	movs	r2, #1
 801a178:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 801a17a:	4b11      	ldr	r3, [pc, #68]	@ (801a1c0 <shci_user_evt_proc+0x94>)
 801a17c:	781b      	ldrb	r3, [r3, #0]
 801a17e:	2b00      	cmp	r3, #0
 801a180:	d004      	beq.n	801a18c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 801a182:	68fb      	ldr	r3, [r7, #12]
 801a184:	4618      	mov	r0, r3
 801a186:	f001 f845 	bl	801b214 <TL_MM_EvtDone>
 801a18a:	e004      	b.n	801a196 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 801a18c:	68fb      	ldr	r3, [r7, #12]
 801a18e:	4619      	mov	r1, r3
 801a190:	480a      	ldr	r0, [pc, #40]	@ (801a1bc <shci_user_evt_proc+0x90>)
 801a192:	f000 f919 	bl	801a3c8 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801a196:	4809      	ldr	r0, [pc, #36]	@ (801a1bc <shci_user_evt_proc+0x90>)
 801a198:	f000 f8f4 	bl	801a384 <LST_is_empty>
 801a19c:	4603      	mov	r3, r0
 801a19e:	2b00      	cmp	r3, #0
 801a1a0:	d107      	bne.n	801a1b2 <shci_user_evt_proc+0x86>
 801a1a2:	4b07      	ldr	r3, [pc, #28]	@ (801a1c0 <shci_user_evt_proc+0x94>)
 801a1a4:	781b      	ldrb	r3, [r3, #0]
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	d003      	beq.n	801a1b2 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 801a1aa:	4804      	ldr	r0, [pc, #16]	@ (801a1bc <shci_user_evt_proc+0x90>)
 801a1ac:	f7e7 fb76 	bl	800189c <shci_notify_asynch_evt>
  }


  return;
 801a1b0:	bf00      	nop
 801a1b2:	bf00      	nop
}
 801a1b4:	3710      	adds	r7, #16
 801a1b6:	46bd      	mov	sp, r7
 801a1b8:	bd80      	pop	{r7, pc}
 801a1ba:	bf00      	nop
 801a1bc:	200007a4 	.word	0x200007a4
 801a1c0:	200007b4 	.word	0x200007b4
 801a1c4:	20002c6c 	.word	0x20002c6c

0801a1c8 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 801a1c8:	b580      	push	{r7, lr}
 801a1ca:	b084      	sub	sp, #16
 801a1cc:	af00      	add	r7, sp, #0
 801a1ce:	60ba      	str	r2, [r7, #8]
 801a1d0:	607b      	str	r3, [r7, #4]
 801a1d2:	4603      	mov	r3, r0
 801a1d4:	81fb      	strh	r3, [r7, #14]
 801a1d6:	460b      	mov	r3, r1
 801a1d8:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 801a1da:	2000      	movs	r0, #0
 801a1dc:	f000 f868 	bl	801a2b0 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 801a1e0:	4b17      	ldr	r3, [pc, #92]	@ (801a240 <shci_send+0x78>)
 801a1e2:	681b      	ldr	r3, [r3, #0]
 801a1e4:	89fa      	ldrh	r2, [r7, #14]
 801a1e6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 801a1ea:	4b15      	ldr	r3, [pc, #84]	@ (801a240 <shci_send+0x78>)
 801a1ec:	681b      	ldr	r3, [r3, #0]
 801a1ee:	7b7a      	ldrb	r2, [r7, #13]
 801a1f0:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801a1f2:	4b13      	ldr	r3, [pc, #76]	@ (801a240 <shci_send+0x78>)
 801a1f4:	681b      	ldr	r3, [r3, #0]
 801a1f6:	330c      	adds	r3, #12
 801a1f8:	7b7a      	ldrb	r2, [r7, #13]
 801a1fa:	68b9      	ldr	r1, [r7, #8]
 801a1fc:	4618      	mov	r0, r3
 801a1fe:	f002 fe86 	bl	801cf0e <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 801a202:	4b10      	ldr	r3, [pc, #64]	@ (801a244 <shci_send+0x7c>)
 801a204:	2201      	movs	r2, #1
 801a206:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 801a208:	4b0f      	ldr	r3, [pc, #60]	@ (801a248 <shci_send+0x80>)
 801a20a:	691b      	ldr	r3, [r3, #16]
 801a20c:	2100      	movs	r1, #0
 801a20e:	2000      	movs	r0, #0
 801a210:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 801a212:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801a216:	f7e7 fb58 	bl	80018ca <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 801a21a:	687b      	ldr	r3, [r7, #4]
 801a21c:	f103 0008 	add.w	r0, r3, #8
 801a220:	4b07      	ldr	r3, [pc, #28]	@ (801a240 <shci_send+0x78>)
 801a222:	6819      	ldr	r1, [r3, #0]
 801a224:	4b06      	ldr	r3, [pc, #24]	@ (801a240 <shci_send+0x78>)
 801a226:	681b      	ldr	r3, [r3, #0]
 801a228:	789b      	ldrb	r3, [r3, #2]
 801a22a:	3303      	adds	r3, #3
 801a22c:	461a      	mov	r2, r3
 801a22e:	f002 fe6e 	bl	801cf0e <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801a232:	2001      	movs	r0, #1
 801a234:	f000 f83c 	bl	801a2b0 <Cmd_SetStatus>

  return;
 801a238:	bf00      	nop
}
 801a23a:	3710      	adds	r7, #16
 801a23c:	46bd      	mov	sp, r7
 801a23e:	bd80      	pop	{r7, pc}
 801a240:	200007b0 	.word	0x200007b0
 801a244:	20002c90 	.word	0x20002c90
 801a248:	20002c6c 	.word	0x20002c6c

0801a24c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 801a24c:	b580      	push	{r7, lr}
 801a24e:	b086      	sub	sp, #24
 801a250:	af00      	add	r7, sp, #0
 801a252:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 801a254:	4a10      	ldr	r2, [pc, #64]	@ (801a298 <TlInit+0x4c>)
 801a256:	687b      	ldr	r3, [r7, #4]
 801a258:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 801a25a:	4810      	ldr	r0, [pc, #64]	@ (801a29c <TlInit+0x50>)
 801a25c:	f000 f882 	bl	801a364 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801a260:	2001      	movs	r0, #1
 801a262:	f000 f825 	bl	801a2b0 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 801a266:	4b0e      	ldr	r3, [pc, #56]	@ (801a2a0 <TlInit+0x54>)
 801a268:	2201      	movs	r2, #1
 801a26a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 801a26c:	4b0d      	ldr	r3, [pc, #52]	@ (801a2a4 <TlInit+0x58>)
 801a26e:	681b      	ldr	r3, [r3, #0]
 801a270:	2b00      	cmp	r3, #0
 801a272:	d00c      	beq.n	801a28e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 801a274:	687b      	ldr	r3, [r7, #4]
 801a276:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 801a278:	4b0b      	ldr	r3, [pc, #44]	@ (801a2a8 <TlInit+0x5c>)
 801a27a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 801a27c:	4b0b      	ldr	r3, [pc, #44]	@ (801a2ac <TlInit+0x60>)
 801a27e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 801a280:	4b08      	ldr	r3, [pc, #32]	@ (801a2a4 <TlInit+0x58>)
 801a282:	681b      	ldr	r3, [r3, #0]
 801a284:	f107 020c 	add.w	r2, r7, #12
 801a288:	4610      	mov	r0, r2
 801a28a:	4798      	blx	r3
  }

  return;
 801a28c:	bf00      	nop
 801a28e:	bf00      	nop
}
 801a290:	3718      	adds	r7, #24
 801a292:	46bd      	mov	sp, r7
 801a294:	bd80      	pop	{r7, pc}
 801a296:	bf00      	nop
 801a298:	200007b0 	.word	0x200007b0
 801a29c:	200007a4 	.word	0x200007a4
 801a2a0:	200007b4 	.word	0x200007b4
 801a2a4:	20002c6c 	.word	0x20002c6c
 801a2a8:	0801a301 	.word	0x0801a301
 801a2ac:	0801a319 	.word	0x0801a319

0801a2b0 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 801a2b0:	b580      	push	{r7, lr}
 801a2b2:	b082      	sub	sp, #8
 801a2b4:	af00      	add	r7, sp, #0
 801a2b6:	4603      	mov	r3, r0
 801a2b8:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 801a2ba:	79fb      	ldrb	r3, [r7, #7]
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	d10b      	bne.n	801a2d8 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 801a2c0:	4b0d      	ldr	r3, [pc, #52]	@ (801a2f8 <Cmd_SetStatus+0x48>)
 801a2c2:	681b      	ldr	r3, [r3, #0]
 801a2c4:	2b00      	cmp	r3, #0
 801a2c6:	d003      	beq.n	801a2d0 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 801a2c8:	4b0b      	ldr	r3, [pc, #44]	@ (801a2f8 <Cmd_SetStatus+0x48>)
 801a2ca:	681b      	ldr	r3, [r3, #0]
 801a2cc:	2000      	movs	r0, #0
 801a2ce:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 801a2d0:	4b0a      	ldr	r3, [pc, #40]	@ (801a2fc <Cmd_SetStatus+0x4c>)
 801a2d2:	2200      	movs	r2, #0
 801a2d4:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 801a2d6:	e00b      	b.n	801a2f0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 801a2d8:	4b08      	ldr	r3, [pc, #32]	@ (801a2fc <Cmd_SetStatus+0x4c>)
 801a2da:	2201      	movs	r2, #1
 801a2dc:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801a2de:	4b06      	ldr	r3, [pc, #24]	@ (801a2f8 <Cmd_SetStatus+0x48>)
 801a2e0:	681b      	ldr	r3, [r3, #0]
 801a2e2:	2b00      	cmp	r3, #0
 801a2e4:	d004      	beq.n	801a2f0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 801a2e6:	4b04      	ldr	r3, [pc, #16]	@ (801a2f8 <Cmd_SetStatus+0x48>)
 801a2e8:	681b      	ldr	r3, [r3, #0]
 801a2ea:	2001      	movs	r0, #1
 801a2ec:	4798      	blx	r3
  return;
 801a2ee:	bf00      	nop
 801a2f0:	bf00      	nop
}
 801a2f2:	3708      	adds	r7, #8
 801a2f4:	46bd      	mov	sp, r7
 801a2f6:	bd80      	pop	{r7, pc}
 801a2f8:	20002c8c 	.word	0x20002c8c
 801a2fc:	200007ac 	.word	0x200007ac

0801a300 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 801a300:	b580      	push	{r7, lr}
 801a302:	b082      	sub	sp, #8
 801a304:	af00      	add	r7, sp, #0
 801a306:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 801a308:	2000      	movs	r0, #0
 801a30a:	f7e7 fad3 	bl	80018b4 <shci_cmd_resp_release>

  return;
 801a30e:	bf00      	nop
}
 801a310:	3708      	adds	r7, #8
 801a312:	46bd      	mov	sp, r7
 801a314:	bd80      	pop	{r7, pc}
	...

0801a318 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 801a318:	b580      	push	{r7, lr}
 801a31a:	b082      	sub	sp, #8
 801a31c:	af00      	add	r7, sp, #0
 801a31e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 801a320:	6879      	ldr	r1, [r7, #4]
 801a322:	4805      	ldr	r0, [pc, #20]	@ (801a338 <TlUserEvtReceived+0x20>)
 801a324:	f000 f876 	bl	801a414 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 801a328:	4803      	ldr	r0, [pc, #12]	@ (801a338 <TlUserEvtReceived+0x20>)
 801a32a:	f7e7 fab7 	bl	800189c <shci_notify_asynch_evt>

  return;
 801a32e:	bf00      	nop
}
 801a330:	3708      	adds	r7, #8
 801a332:	46bd      	mov	sp, r7
 801a334:	bd80      	pop	{r7, pc}
 801a336:	bf00      	nop
 801a338:	200007a4 	.word	0x200007a4

0801a33c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 801a33c:	b480      	push	{r7}
 801a33e:	b083      	sub	sp, #12
 801a340:	af00      	add	r7, sp, #0
 801a342:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 801a344:	687b      	ldr	r3, [r7, #4]
 801a346:	4a05      	ldr	r2, [pc, #20]	@ (801a35c <shci_register_io_bus+0x20>)
 801a348:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 801a34a:	687b      	ldr	r3, [r7, #4]
 801a34c:	4a04      	ldr	r2, [pc, #16]	@ (801a360 <shci_register_io_bus+0x24>)
 801a34e:	611a      	str	r2, [r3, #16]

  return;
 801a350:	bf00      	nop
}
 801a352:	370c      	adds	r7, #12
 801a354:	46bd      	mov	sp, r7
 801a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a35a:	4770      	bx	lr
 801a35c:	0801b0a1 	.word	0x0801b0a1
 801a360:	0801b0f5 	.word	0x0801b0f5

0801a364 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 801a364:	b480      	push	{r7}
 801a366:	b083      	sub	sp, #12
 801a368:	af00      	add	r7, sp, #0
 801a36a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 801a36c:	687b      	ldr	r3, [r7, #4]
 801a36e:	687a      	ldr	r2, [r7, #4]
 801a370:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 801a372:	687b      	ldr	r3, [r7, #4]
 801a374:	687a      	ldr	r2, [r7, #4]
 801a376:	605a      	str	r2, [r3, #4]
}
 801a378:	bf00      	nop
 801a37a:	370c      	adds	r7, #12
 801a37c:	46bd      	mov	sp, r7
 801a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a382:	4770      	bx	lr

0801a384 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 801a384:	b480      	push	{r7}
 801a386:	b087      	sub	sp, #28
 801a388:	af00      	add	r7, sp, #0
 801a38a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a38c:	f3ef 8310 	mrs	r3, PRIMASK
 801a390:	60fb      	str	r3, [r7, #12]
  return(result);
 801a392:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801a394:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801a396:	b672      	cpsid	i
}
 801a398:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 801a39a:	687b      	ldr	r3, [r7, #4]
 801a39c:	681b      	ldr	r3, [r3, #0]
 801a39e:	687a      	ldr	r2, [r7, #4]
 801a3a0:	429a      	cmp	r2, r3
 801a3a2:	d102      	bne.n	801a3aa <LST_is_empty+0x26>
  {
    return_value = TRUE;
 801a3a4:	2301      	movs	r3, #1
 801a3a6:	75fb      	strb	r3, [r7, #23]
 801a3a8:	e001      	b.n	801a3ae <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801a3aa:	2300      	movs	r3, #0
 801a3ac:	75fb      	strb	r3, [r7, #23]
 801a3ae:	693b      	ldr	r3, [r7, #16]
 801a3b0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a3b2:	68bb      	ldr	r3, [r7, #8]
 801a3b4:	f383 8810 	msr	PRIMASK, r3
}
 801a3b8:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801a3ba:	7dfb      	ldrb	r3, [r7, #23]
}
 801a3bc:	4618      	mov	r0, r3
 801a3be:	371c      	adds	r7, #28
 801a3c0:	46bd      	mov	sp, r7
 801a3c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3c6:	4770      	bx	lr

0801a3c8 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 801a3c8:	b480      	push	{r7}
 801a3ca:	b087      	sub	sp, #28
 801a3cc:	af00      	add	r7, sp, #0
 801a3ce:	6078      	str	r0, [r7, #4]
 801a3d0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a3d2:	f3ef 8310 	mrs	r3, PRIMASK
 801a3d6:	60fb      	str	r3, [r7, #12]
  return(result);
 801a3d8:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801a3da:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a3dc:	b672      	cpsid	i
}
 801a3de:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 801a3e0:	687b      	ldr	r3, [r7, #4]
 801a3e2:	681a      	ldr	r2, [r3, #0]
 801a3e4:	683b      	ldr	r3, [r7, #0]
 801a3e6:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 801a3e8:	683b      	ldr	r3, [r7, #0]
 801a3ea:	687a      	ldr	r2, [r7, #4]
 801a3ec:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	683a      	ldr	r2, [r7, #0]
 801a3f2:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 801a3f4:	683b      	ldr	r3, [r7, #0]
 801a3f6:	681b      	ldr	r3, [r3, #0]
 801a3f8:	683a      	ldr	r2, [r7, #0]
 801a3fa:	605a      	str	r2, [r3, #4]
 801a3fc:	697b      	ldr	r3, [r7, #20]
 801a3fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a400:	693b      	ldr	r3, [r7, #16]
 801a402:	f383 8810 	msr	PRIMASK, r3
}
 801a406:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801a408:	bf00      	nop
 801a40a:	371c      	adds	r7, #28
 801a40c:	46bd      	mov	sp, r7
 801a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a412:	4770      	bx	lr

0801a414 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 801a414:	b480      	push	{r7}
 801a416:	b087      	sub	sp, #28
 801a418:	af00      	add	r7, sp, #0
 801a41a:	6078      	str	r0, [r7, #4]
 801a41c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a41e:	f3ef 8310 	mrs	r3, PRIMASK
 801a422:	60fb      	str	r3, [r7, #12]
  return(result);
 801a424:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801a426:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a428:	b672      	cpsid	i
}
 801a42a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 801a42c:	683b      	ldr	r3, [r7, #0]
 801a42e:	687a      	ldr	r2, [r7, #4]
 801a430:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 801a432:	687b      	ldr	r3, [r7, #4]
 801a434:	685a      	ldr	r2, [r3, #4]
 801a436:	683b      	ldr	r3, [r7, #0]
 801a438:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801a43a:	687b      	ldr	r3, [r7, #4]
 801a43c:	683a      	ldr	r2, [r7, #0]
 801a43e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 801a440:	683b      	ldr	r3, [r7, #0]
 801a442:	685b      	ldr	r3, [r3, #4]
 801a444:	683a      	ldr	r2, [r7, #0]
 801a446:	601a      	str	r2, [r3, #0]
 801a448:	697b      	ldr	r3, [r7, #20]
 801a44a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a44c:	693b      	ldr	r3, [r7, #16]
 801a44e:	f383 8810 	msr	PRIMASK, r3
}
 801a452:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801a454:	bf00      	nop
 801a456:	371c      	adds	r7, #28
 801a458:	46bd      	mov	sp, r7
 801a45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a45e:	4770      	bx	lr

0801a460 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 801a460:	b480      	push	{r7}
 801a462:	b087      	sub	sp, #28
 801a464:	af00      	add	r7, sp, #0
 801a466:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a468:	f3ef 8310 	mrs	r3, PRIMASK
 801a46c:	60fb      	str	r3, [r7, #12]
  return(result);
 801a46e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801a470:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a472:	b672      	cpsid	i
}
 801a474:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	685b      	ldr	r3, [r3, #4]
 801a47a:	687a      	ldr	r2, [r7, #4]
 801a47c:	6812      	ldr	r2, [r2, #0]
 801a47e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 801a480:	687b      	ldr	r3, [r7, #4]
 801a482:	681b      	ldr	r3, [r3, #0]
 801a484:	687a      	ldr	r2, [r7, #4]
 801a486:	6852      	ldr	r2, [r2, #4]
 801a488:	605a      	str	r2, [r3, #4]
 801a48a:	697b      	ldr	r3, [r7, #20]
 801a48c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a48e:	693b      	ldr	r3, [r7, #16]
 801a490:	f383 8810 	msr	PRIMASK, r3
}
 801a494:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801a496:	bf00      	nop
 801a498:	371c      	adds	r7, #28
 801a49a:	46bd      	mov	sp, r7
 801a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a4a0:	4770      	bx	lr

0801a4a2 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 801a4a2:	b580      	push	{r7, lr}
 801a4a4:	b086      	sub	sp, #24
 801a4a6:	af00      	add	r7, sp, #0
 801a4a8:	6078      	str	r0, [r7, #4]
 801a4aa:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a4ac:	f3ef 8310 	mrs	r3, PRIMASK
 801a4b0:	60fb      	str	r3, [r7, #12]
  return(result);
 801a4b2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801a4b4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a4b6:	b672      	cpsid	i
}
 801a4b8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801a4ba:	687b      	ldr	r3, [r7, #4]
 801a4bc:	681a      	ldr	r2, [r3, #0]
 801a4be:	683b      	ldr	r3, [r7, #0]
 801a4c0:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	681b      	ldr	r3, [r3, #0]
 801a4c6:	4618      	mov	r0, r3
 801a4c8:	f7ff ffca 	bl	801a460 <LST_remove_node>
 801a4cc:	697b      	ldr	r3, [r7, #20]
 801a4ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a4d0:	693b      	ldr	r3, [r7, #16]
 801a4d2:	f383 8810 	msr	PRIMASK, r3
}
 801a4d6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 801a4d8:	bf00      	nop
 801a4da:	3718      	adds	r7, #24
 801a4dc:	46bd      	mov	sp, r7
 801a4de:	bd80      	pop	{r7, pc}

0801a4e0 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 801a4e0:	b480      	push	{r7}
 801a4e2:	b085      	sub	sp, #20
 801a4e4:	af00      	add	r7, sp, #0
 801a4e6:	60f8      	str	r0, [r7, #12]
 801a4e8:	60b9      	str	r1, [r7, #8]
 801a4ea:	607a      	str	r2, [r7, #4]
 801a4ec:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 801a4ee:	68fb      	ldr	r3, [r7, #12]
 801a4f0:	68ba      	ldr	r2, [r7, #8]
 801a4f2:	601a      	str	r2, [r3, #0]
  q->first = 0;
 801a4f4:	68fb      	ldr	r3, [r7, #12]
 801a4f6:	2200      	movs	r2, #0
 801a4f8:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 801a4fa:	68fb      	ldr	r3, [r7, #12]
 801a4fc:	2200      	movs	r2, #0
 801a4fe:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 801a500:	68fb      	ldr	r3, [r7, #12]
 801a502:	2200      	movs	r2, #0
 801a504:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 801a506:	68fb      	ldr	r3, [r7, #12]
 801a508:	2200      	movs	r2, #0
 801a50a:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 801a50c:	68fb      	ldr	r3, [r7, #12]
 801a50e:	687a      	ldr	r2, [r7, #4]
 801a510:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 801a512:	68fb      	ldr	r3, [r7, #12]
 801a514:	887a      	ldrh	r2, [r7, #2]
 801a516:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 801a518:	68fb      	ldr	r3, [r7, #12]
 801a51a:	7e3a      	ldrb	r2, [r7, #24]
 801a51c:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 801a51e:	7e3b      	ldrb	r3, [r7, #24]
 801a520:	f003 0302 	and.w	r3, r3, #2
 801a524:	2b00      	cmp	r3, #0
 801a526:	d006      	beq.n	801a536 <CircularQueue_Init+0x56>
 801a528:	68fb      	ldr	r3, [r7, #12]
 801a52a:	891b      	ldrh	r3, [r3, #8]
 801a52c:	2b00      	cmp	r3, #0
 801a52e:	d002      	beq.n	801a536 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 801a530:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801a534:	e000      	b.n	801a538 <CircularQueue_Init+0x58>
  }
  return 0;
 801a536:	2300      	movs	r3, #0
}
 801a538:	4618      	mov	r0, r3
 801a53a:	3714      	adds	r7, #20
 801a53c:	46bd      	mov	sp, r7
 801a53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a542:	4770      	bx	lr

0801a544 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 801a544:	b580      	push	{r7, lr}
 801a546:	b08e      	sub	sp, #56	@ 0x38
 801a548:	af00      	add	r7, sp, #0
 801a54a:	60f8      	str	r0, [r7, #12]
 801a54c:	60b9      	str	r1, [r7, #8]
 801a54e:	603b      	str	r3, [r7, #0]
 801a550:	4613      	mov	r3, r2
 801a552:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 801a554:	2300      	movs	r3, #0
 801a556:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 801a558:	2300      	movs	r3, #0
 801a55a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 801a55c:	2300      	movs	r3, #0
 801a55e:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 801a560:	2300      	movs	r3, #0
 801a562:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a564:	2300      	movs	r3, #0
 801a566:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 801a568:	2300      	movs	r3, #0
 801a56a:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 801a56c:	2300      	movs	r3, #0
 801a56e:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 801a570:	68fb      	ldr	r3, [r7, #12]
 801a572:	891b      	ldrh	r3, [r3, #8]
 801a574:	2b00      	cmp	r3, #0
 801a576:	d101      	bne.n	801a57c <CircularQueue_Add+0x38>
 801a578:	2302      	movs	r3, #2
 801a57a:	e000      	b.n	801a57e <CircularQueue_Add+0x3a>
 801a57c:	2300      	movs	r3, #0
 801a57e:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 801a580:	68fb      	ldr	r3, [r7, #12]
 801a582:	695b      	ldr	r3, [r3, #20]
 801a584:	2b00      	cmp	r3, #0
 801a586:	d029      	beq.n	801a5dc <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 801a588:	68fb      	ldr	r3, [r7, #12]
 801a58a:	891b      	ldrh	r3, [r3, #8]
 801a58c:	2b00      	cmp	r3, #0
 801a58e:	d122      	bne.n	801a5d6 <CircularQueue_Add+0x92>
 801a590:	68fb      	ldr	r3, [r7, #12]
 801a592:	681a      	ldr	r2, [r3, #0]
 801a594:	68fb      	ldr	r3, [r7, #12]
 801a596:	691b      	ldr	r3, [r3, #16]
 801a598:	4413      	add	r3, r2
 801a59a:	781b      	ldrb	r3, [r3, #0]
 801a59c:	4618      	mov	r0, r3
 801a59e:	68fb      	ldr	r3, [r7, #12]
 801a5a0:	681a      	ldr	r2, [r3, #0]
 801a5a2:	68fb      	ldr	r3, [r7, #12]
 801a5a4:	691b      	ldr	r3, [r3, #16]
 801a5a6:	1c59      	adds	r1, r3, #1
 801a5a8:	68fb      	ldr	r3, [r7, #12]
 801a5aa:	685b      	ldr	r3, [r3, #4]
 801a5ac:	4299      	cmp	r1, r3
 801a5ae:	d306      	bcc.n	801a5be <CircularQueue_Add+0x7a>
 801a5b0:	68fb      	ldr	r3, [r7, #12]
 801a5b2:	6919      	ldr	r1, [r3, #16]
 801a5b4:	68fb      	ldr	r3, [r7, #12]
 801a5b6:	685b      	ldr	r3, [r3, #4]
 801a5b8:	1acb      	subs	r3, r1, r3
 801a5ba:	3301      	adds	r3, #1
 801a5bc:	e002      	b.n	801a5c4 <CircularQueue_Add+0x80>
 801a5be:	68fb      	ldr	r3, [r7, #12]
 801a5c0:	691b      	ldr	r3, [r3, #16]
 801a5c2:	3301      	adds	r3, #1
 801a5c4:	4413      	add	r3, r2
 801a5c6:	781b      	ldrb	r3, [r3, #0]
 801a5c8:	021b      	lsls	r3, r3, #8
 801a5ca:	b29b      	uxth	r3, r3
 801a5cc:	4403      	add	r3, r0
 801a5ce:	b29b      	uxth	r3, r3
 801a5d0:	3302      	adds	r3, #2
 801a5d2:	b29b      	uxth	r3, r3
 801a5d4:	e001      	b.n	801a5da <CircularQueue_Add+0x96>
 801a5d6:	68fb      	ldr	r3, [r7, #12]
 801a5d8:	891b      	ldrh	r3, [r3, #8]
 801a5da:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 801a5dc:	68fb      	ldr	r3, [r7, #12]
 801a5de:	891b      	ldrh	r3, [r3, #8]
 801a5e0:	2b00      	cmp	r3, #0
 801a5e2:	d002      	beq.n	801a5ea <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 801a5e4:	68fb      	ldr	r3, [r7, #12]
 801a5e6:	891b      	ldrh	r3, [r3, #8]
 801a5e8:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 801a5ea:	68fb      	ldr	r3, [r7, #12]
 801a5ec:	691a      	ldr	r2, [r3, #16]
 801a5ee:	68fb      	ldr	r3, [r7, #12]
 801a5f0:	68db      	ldr	r3, [r3, #12]
 801a5f2:	429a      	cmp	r2, r3
 801a5f4:	d307      	bcc.n	801a606 <CircularQueue_Add+0xc2>
 801a5f6:	68fb      	ldr	r3, [r7, #12]
 801a5f8:	685a      	ldr	r2, [r3, #4]
 801a5fa:	68fb      	ldr	r3, [r7, #12]
 801a5fc:	6919      	ldr	r1, [r3, #16]
 801a5fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a600:	440b      	add	r3, r1
 801a602:	1ad3      	subs	r3, r2, r3
 801a604:	e000      	b.n	801a608 <CircularQueue_Add+0xc4>
 801a606:	2300      	movs	r3, #0
 801a608:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 801a60a:	88fa      	ldrh	r2, [r7, #6]
 801a60c:	7ffb      	ldrb	r3, [r7, #31]
 801a60e:	4413      	add	r3, r2
 801a610:	461a      	mov	r2, r3
 801a612:	683b      	ldr	r3, [r7, #0]
 801a614:	fb02 f303 	mul.w	r3, r2, r3
 801a618:	69ba      	ldr	r2, [r7, #24]
 801a61a:	429a      	cmp	r2, r3
 801a61c:	d80b      	bhi.n	801a636 <CircularQueue_Add+0xf2>
 801a61e:	88fa      	ldrh	r2, [r7, #6]
 801a620:	7ffb      	ldrb	r3, [r7, #31]
 801a622:	4413      	add	r3, r2
 801a624:	461a      	mov	r2, r3
 801a626:	69bb      	ldr	r3, [r7, #24]
 801a628:	fbb3 f1f2 	udiv	r1, r3, r2
 801a62c:	fb01 f202 	mul.w	r2, r1, r2
 801a630:	1a9b      	subs	r3, r3, r2
 801a632:	b2db      	uxtb	r3, r3
 801a634:	e000      	b.n	801a638 <CircularQueue_Add+0xf4>
 801a636:	2300      	movs	r3, #0
 801a638:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 801a63a:	7dfa      	ldrb	r2, [r7, #23]
 801a63c:	7ffb      	ldrb	r3, [r7, #31]
 801a63e:	429a      	cmp	r2, r3
 801a640:	bf8c      	ite	hi
 801a642:	2301      	movhi	r3, #1
 801a644:	2300      	movls	r3, #0
 801a646:	b2db      	uxtb	r3, r3
 801a648:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 801a64a:	7fbb      	ldrb	r3, [r7, #30]
 801a64c:	2b00      	cmp	r3, #0
 801a64e:	d008      	beq.n	801a662 <CircularQueue_Add+0x11e>
 801a650:	68fb      	ldr	r3, [r7, #12]
 801a652:	7f1b      	ldrb	r3, [r3, #28]
 801a654:	f003 0301 	and.w	r3, r3, #1
 801a658:	2b00      	cmp	r3, #0
 801a65a:	d002      	beq.n	801a662 <CircularQueue_Add+0x11e>
 801a65c:	7dfb      	ldrb	r3, [r7, #23]
 801a65e:	b29b      	uxth	r3, r3
 801a660:	e000      	b.n	801a664 <CircularQueue_Add+0x120>
 801a662:	8bbb      	ldrh	r3, [r7, #28]
 801a664:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 801a666:	7fbb      	ldrb	r3, [r7, #30]
 801a668:	2b00      	cmp	r3, #0
 801a66a:	d008      	beq.n	801a67e <CircularQueue_Add+0x13a>
 801a66c:	68fb      	ldr	r3, [r7, #12]
 801a66e:	7f1b      	ldrb	r3, [r3, #28]
 801a670:	f003 0302 	and.w	r3, r3, #2
 801a674:	2b00      	cmp	r3, #0
 801a676:	d002      	beq.n	801a67e <CircularQueue_Add+0x13a>
 801a678:	7ffb      	ldrb	r3, [r7, #31]
 801a67a:	b29b      	uxth	r3, r3
 801a67c:	e000      	b.n	801a680 <CircularQueue_Add+0x13c>
 801a67e:	8bbb      	ldrh	r3, [r7, #28]
 801a680:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 801a682:	88fb      	ldrh	r3, [r7, #6]
 801a684:	2b00      	cmp	r3, #0
 801a686:	f000 817e 	beq.w	801a986 <CircularQueue_Add+0x442>
 801a68a:	68fb      	ldr	r3, [r7, #12]
 801a68c:	695a      	ldr	r2, [r3, #20]
 801a68e:	88f9      	ldrh	r1, [r7, #6]
 801a690:	7ffb      	ldrb	r3, [r7, #31]
 801a692:	440b      	add	r3, r1
 801a694:	4619      	mov	r1, r3
 801a696:	683b      	ldr	r3, [r7, #0]
 801a698:	fb01 f303 	mul.w	r3, r1, r3
 801a69c:	441a      	add	r2, r3
 801a69e:	8bbb      	ldrh	r3, [r7, #28]
 801a6a0:	441a      	add	r2, r3
 801a6a2:	68fb      	ldr	r3, [r7, #12]
 801a6a4:	685b      	ldr	r3, [r3, #4]
 801a6a6:	429a      	cmp	r2, r3
 801a6a8:	f200 816d 	bhi.w	801a986 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 801a6ac:	2300      	movs	r3, #0
 801a6ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a6b0:	e14a      	b.n	801a948 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 801a6b2:	68fb      	ldr	r3, [r7, #12]
 801a6b4:	691a      	ldr	r2, [r3, #16]
 801a6b6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a6b8:	441a      	add	r2, r3
 801a6ba:	68fb      	ldr	r3, [r7, #12]
 801a6bc:	685b      	ldr	r3, [r3, #4]
 801a6be:	429a      	cmp	r2, r3
 801a6c0:	d307      	bcc.n	801a6d2 <CircularQueue_Add+0x18e>
 801a6c2:	68fb      	ldr	r3, [r7, #12]
 801a6c4:	691a      	ldr	r2, [r3, #16]
 801a6c6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a6c8:	441a      	add	r2, r3
 801a6ca:	68fb      	ldr	r3, [r7, #12]
 801a6cc:	685b      	ldr	r3, [r3, #4]
 801a6ce:	1ad3      	subs	r3, r2, r3
 801a6d0:	e003      	b.n	801a6da <CircularQueue_Add+0x196>
 801a6d2:	68fb      	ldr	r3, [r7, #12]
 801a6d4:	691a      	ldr	r2, [r3, #16]
 801a6d6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 801a6d8:	4413      	add	r3, r2
 801a6da:	68fa      	ldr	r2, [r7, #12]
 801a6dc:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 801a6de:	68fb      	ldr	r3, [r7, #12]
 801a6e0:	691b      	ldr	r3, [r3, #16]
 801a6e2:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 801a6e4:	68fb      	ldr	r3, [r7, #12]
 801a6e6:	891b      	ldrh	r3, [r3, #8]
 801a6e8:	2b00      	cmp	r3, #0
 801a6ea:	d130      	bne.n	801a74e <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 801a6ec:	68fb      	ldr	r3, [r7, #12]
 801a6ee:	681a      	ldr	r2, [r3, #0]
 801a6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a6f2:	1c59      	adds	r1, r3, #1
 801a6f4:	6339      	str	r1, [r7, #48]	@ 0x30
 801a6f6:	4413      	add	r3, r2
 801a6f8:	88fa      	ldrh	r2, [r7, #6]
 801a6fa:	b2d2      	uxtb	r2, r2
 801a6fc:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 801a6fe:	68fb      	ldr	r3, [r7, #12]
 801a700:	685b      	ldr	r3, [r3, #4]
 801a702:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a704:	429a      	cmp	r2, r3
 801a706:	d304      	bcc.n	801a712 <CircularQueue_Add+0x1ce>
 801a708:	68fb      	ldr	r3, [r7, #12]
 801a70a:	685b      	ldr	r3, [r3, #4]
 801a70c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a70e:	1ad3      	subs	r3, r2, r3
 801a710:	e000      	b.n	801a714 <CircularQueue_Add+0x1d0>
 801a712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a714:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 801a716:	88fb      	ldrh	r3, [r7, #6]
 801a718:	0a1b      	lsrs	r3, r3, #8
 801a71a:	b298      	uxth	r0, r3
 801a71c:	68fb      	ldr	r3, [r7, #12]
 801a71e:	681a      	ldr	r2, [r3, #0]
 801a720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a722:	1c59      	adds	r1, r3, #1
 801a724:	6339      	str	r1, [r7, #48]	@ 0x30
 801a726:	4413      	add	r3, r2
 801a728:	b2c2      	uxtb	r2, r0
 801a72a:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 801a72c:	68fb      	ldr	r3, [r7, #12]
 801a72e:	685b      	ldr	r3, [r3, #4]
 801a730:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a732:	429a      	cmp	r2, r3
 801a734:	d304      	bcc.n	801a740 <CircularQueue_Add+0x1fc>
 801a736:	68fb      	ldr	r3, [r7, #12]
 801a738:	685b      	ldr	r3, [r3, #4]
 801a73a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a73c:	1ad3      	subs	r3, r2, r3
 801a73e:	e000      	b.n	801a742 <CircularQueue_Add+0x1fe>
 801a740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a742:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 801a744:	68fb      	ldr	r3, [r7, #12]
 801a746:	695b      	ldr	r3, [r3, #20]
 801a748:	1c9a      	adds	r2, r3, #2
 801a74a:	68fb      	ldr	r3, [r7, #12]
 801a74c:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 801a74e:	88fa      	ldrh	r2, [r7, #6]
 801a750:	68fb      	ldr	r3, [r7, #12]
 801a752:	6859      	ldr	r1, [r3, #4]
 801a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a756:	1acb      	subs	r3, r1, r3
 801a758:	4293      	cmp	r3, r2
 801a75a:	bf28      	it	cs
 801a75c:	4613      	movcs	r3, r2
 801a75e:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 801a760:	88fb      	ldrh	r3, [r7, #6]
 801a762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a764:	429a      	cmp	r2, r3
 801a766:	d007      	beq.n	801a778 <CircularQueue_Add+0x234>
 801a768:	88fb      	ldrh	r3, [r7, #6]
 801a76a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a76c:	429a      	cmp	r2, r3
 801a76e:	d225      	bcs.n	801a7bc <CircularQueue_Add+0x278>
 801a770:	68fb      	ldr	r3, [r7, #12]
 801a772:	7f1b      	ldrb	r3, [r3, #28]
 801a774:	2b00      	cmp	r3, #0
 801a776:	d121      	bne.n	801a7bc <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 801a778:	68fb      	ldr	r3, [r7, #12]
 801a77a:	681a      	ldr	r2, [r3, #0]
 801a77c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a77e:	18d0      	adds	r0, r2, r3
 801a780:	88fb      	ldrh	r3, [r7, #6]
 801a782:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a784:	fb02 f303 	mul.w	r3, r2, r3
 801a788:	68ba      	ldr	r2, [r7, #8]
 801a78a:	4413      	add	r3, r2
 801a78c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a78e:	4619      	mov	r1, r3
 801a790:	f002 fbbd 	bl	801cf0e <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 801a794:	68fb      	ldr	r3, [r7, #12]
 801a796:	695a      	ldr	r2, [r3, #20]
 801a798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a79a:	441a      	add	r2, r3
 801a79c:	68fb      	ldr	r3, [r7, #12]
 801a79e:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 801a7a0:	2300      	movs	r3, #0
 801a7a2:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 801a7a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a7a6:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 801a7a8:	88fa      	ldrh	r2, [r7, #6]
 801a7aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a7ac:	1ad3      	subs	r3, r2, r3
 801a7ae:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 801a7b0:	7ffb      	ldrb	r3, [r7, #31]
 801a7b2:	b29a      	uxth	r2, r3
 801a7b4:	88fb      	ldrh	r3, [r7, #6]
 801a7b6:	4413      	add	r3, r2
 801a7b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801a7ba:	e0a4      	b.n	801a906 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 801a7bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a7be:	2b00      	cmp	r3, #0
 801a7c0:	f000 80a1 	beq.w	801a906 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 801a7c4:	68fb      	ldr	r3, [r7, #12]
 801a7c6:	7f1b      	ldrb	r3, [r3, #28]
 801a7c8:	f003 0301 	and.w	r3, r3, #1
 801a7cc:	2b00      	cmp	r3, #0
 801a7ce:	d03a      	beq.n	801a846 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 801a7d0:	68fb      	ldr	r3, [r7, #12]
 801a7d2:	891b      	ldrh	r3, [r3, #8]
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	d10d      	bne.n	801a7f4 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 801a7d8:	68fb      	ldr	r3, [r7, #12]
 801a7da:	681a      	ldr	r2, [r3, #0]
 801a7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a7de:	3b02      	subs	r3, #2
 801a7e0:	4413      	add	r3, r2
 801a7e2:	22ff      	movs	r2, #255	@ 0xff
 801a7e4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 801a7e6:	68fb      	ldr	r3, [r7, #12]
 801a7e8:	681a      	ldr	r2, [r3, #0]
 801a7ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a7ec:	3b01      	subs	r3, #1
 801a7ee:	4413      	add	r3, r2
 801a7f0:	22ff      	movs	r2, #255	@ 0xff
 801a7f2:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 801a7f4:	68fb      	ldr	r3, [r7, #12]
 801a7f6:	695a      	ldr	r2, [r3, #20]
 801a7f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a7fa:	441a      	add	r2, r3
 801a7fc:	68fb      	ldr	r3, [r7, #12]
 801a7fe:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 801a800:	2300      	movs	r3, #0
 801a802:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 801a804:	88fb      	ldrh	r3, [r7, #6]
 801a806:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 801a808:	2300      	movs	r3, #0
 801a80a:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 801a80c:	68fb      	ldr	r3, [r7, #12]
 801a80e:	891b      	ldrh	r3, [r3, #8]
 801a810:	2b00      	cmp	r3, #0
 801a812:	d16f      	bne.n	801a8f4 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 801a814:	68fb      	ldr	r3, [r7, #12]
 801a816:	681a      	ldr	r2, [r3, #0]
 801a818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a81a:	1c59      	adds	r1, r3, #1
 801a81c:	6339      	str	r1, [r7, #48]	@ 0x30
 801a81e:	4413      	add	r3, r2
 801a820:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a822:	b2d2      	uxtb	r2, r2
 801a824:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 801a826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a828:	0a18      	lsrs	r0, r3, #8
 801a82a:	68fb      	ldr	r3, [r7, #12]
 801a82c:	681a      	ldr	r2, [r3, #0]
 801a82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a830:	1c59      	adds	r1, r3, #1
 801a832:	6339      	str	r1, [r7, #48]	@ 0x30
 801a834:	4413      	add	r3, r2
 801a836:	b2c2      	uxtb	r2, r0
 801a838:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 801a83a:	68fb      	ldr	r3, [r7, #12]
 801a83c:	695b      	ldr	r3, [r3, #20]
 801a83e:	1c9a      	adds	r2, r3, #2
 801a840:	68fb      	ldr	r3, [r7, #12]
 801a842:	615a      	str	r2, [r3, #20]
 801a844:	e056      	b.n	801a8f4 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 801a846:	68fb      	ldr	r3, [r7, #12]
 801a848:	7f1b      	ldrb	r3, [r3, #28]
 801a84a:	f003 0302 	and.w	r3, r3, #2
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d050      	beq.n	801a8f4 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 801a852:	68fb      	ldr	r3, [r7, #12]
 801a854:	891b      	ldrh	r3, [r3, #8]
 801a856:	2b00      	cmp	r3, #0
 801a858:	d14a      	bne.n	801a8f0 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 801a85a:	68fb      	ldr	r3, [r7, #12]
 801a85c:	681a      	ldr	r2, [r3, #0]
 801a85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a860:	3b02      	subs	r3, #2
 801a862:	4413      	add	r3, r2
 801a864:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a866:	b2d2      	uxtb	r2, r2
 801a868:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 801a86a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a86c:	0a19      	lsrs	r1, r3, #8
 801a86e:	68fb      	ldr	r3, [r7, #12]
 801a870:	681a      	ldr	r2, [r3, #0]
 801a872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a874:	3b01      	subs	r3, #1
 801a876:	4413      	add	r3, r2
 801a878:	b2ca      	uxtb	r2, r1
 801a87a:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 801a87c:	68fb      	ldr	r3, [r7, #12]
 801a87e:	681a      	ldr	r2, [r3, #0]
 801a880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a882:	18d0      	adds	r0, r2, r3
 801a884:	88fb      	ldrh	r3, [r7, #6]
 801a886:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a888:	fb02 f303 	mul.w	r3, r2, r3
 801a88c:	68ba      	ldr	r2, [r7, #8]
 801a88e:	4413      	add	r3, r2
 801a890:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a892:	4619      	mov	r1, r3
 801a894:	f002 fb3b 	bl	801cf0e <memcpy>
             q->byteCount += NbBytesToCopy; 
 801a898:	68fb      	ldr	r3, [r7, #12]
 801a89a:	695a      	ldr	r2, [r3, #20]
 801a89c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a89e:	441a      	add	r2, r3
 801a8a0:	68fb      	ldr	r3, [r7, #12]
 801a8a2:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 801a8a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8a6:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 801a8a8:	88fa      	ldrh	r2, [r7, #6]
 801a8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8ac:	1ad3      	subs	r3, r2, r3
 801a8ae:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 801a8b0:	68fb      	ldr	r3, [r7, #12]
 801a8b2:	699b      	ldr	r3, [r3, #24]
 801a8b4:	1c5a      	adds	r2, r3, #1
 801a8b6:	68fb      	ldr	r3, [r7, #12]
 801a8b8:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 801a8ba:	2300      	movs	r3, #0
 801a8bc:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 801a8be:	68fb      	ldr	r3, [r7, #12]
 801a8c0:	681a      	ldr	r2, [r3, #0]
 801a8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a8c4:	1c59      	adds	r1, r3, #1
 801a8c6:	6339      	str	r1, [r7, #48]	@ 0x30
 801a8c8:	4413      	add	r3, r2
 801a8ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a8cc:	b2d2      	uxtb	r2, r2
 801a8ce:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 801a8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8d2:	0a18      	lsrs	r0, r3, #8
 801a8d4:	68fb      	ldr	r3, [r7, #12]
 801a8d6:	681a      	ldr	r2, [r3, #0]
 801a8d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a8da:	1c59      	adds	r1, r3, #1
 801a8dc:	6339      	str	r1, [r7, #48]	@ 0x30
 801a8de:	4413      	add	r3, r2
 801a8e0:	b2c2      	uxtb	r2, r0
 801a8e2:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 801a8e4:	68fb      	ldr	r3, [r7, #12]
 801a8e6:	695b      	ldr	r3, [r3, #20]
 801a8e8:	1c9a      	adds	r2, r3, #2
 801a8ea:	68fb      	ldr	r3, [r7, #12]
 801a8ec:	615a      	str	r2, [r3, #20]
 801a8ee:	e001      	b.n	801a8f4 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 801a8f0:	2300      	movs	r3, #0
 801a8f2:	e049      	b.n	801a988 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 801a8f4:	7ffb      	ldrb	r3, [r7, #31]
 801a8f6:	b29a      	uxth	r2, r3
 801a8f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a8fa:	b29b      	uxth	r3, r3
 801a8fc:	4413      	add	r3, r2
 801a8fe:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 801a900:	68fb      	ldr	r3, [r7, #12]
 801a902:	2200      	movs	r2, #0
 801a904:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 801a906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a908:	2b00      	cmp	r3, #0
 801a90a:	d015      	beq.n	801a938 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 801a90c:	68fb      	ldr	r3, [r7, #12]
 801a90e:	681a      	ldr	r2, [r3, #0]
 801a910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a912:	18d0      	adds	r0, r2, r3
 801a914:	88fb      	ldrh	r3, [r7, #6]
 801a916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a918:	fb03 f202 	mul.w	r2, r3, r2
 801a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a91e:	4413      	add	r3, r2
 801a920:	68ba      	ldr	r2, [r7, #8]
 801a922:	4413      	add	r3, r2
 801a924:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a926:	4619      	mov	r1, r3
 801a928:	f002 faf1 	bl	801cf0e <memcpy>
        q->byteCount += NbBytesToCopy;
 801a92c:	68fb      	ldr	r3, [r7, #12]
 801a92e:	695a      	ldr	r2, [r3, #20]
 801a930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801a932:	441a      	add	r2, r3
 801a934:	68fb      	ldr	r3, [r7, #12]
 801a936:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	699b      	ldr	r3, [r3, #24]
 801a93c:	1c5a      	adds	r2, r3, #1
 801a93e:	68fb      	ldr	r3, [r7, #12]
 801a940:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 801a942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801a944:	3301      	adds	r3, #1
 801a946:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a94a:	683b      	ldr	r3, [r7, #0]
 801a94c:	429a      	cmp	r2, r3
 801a94e:	f4ff aeb0 	bcc.w	801a6b2 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 801a952:	68fb      	ldr	r3, [r7, #12]
 801a954:	681a      	ldr	r2, [r3, #0]
 801a956:	68fb      	ldr	r3, [r7, #12]
 801a958:	6919      	ldr	r1, [r3, #16]
 801a95a:	7ffb      	ldrb	r3, [r7, #31]
 801a95c:	4419      	add	r1, r3
 801a95e:	68fb      	ldr	r3, [r7, #12]
 801a960:	685b      	ldr	r3, [r3, #4]
 801a962:	4299      	cmp	r1, r3
 801a964:	d307      	bcc.n	801a976 <CircularQueue_Add+0x432>
 801a966:	68fb      	ldr	r3, [r7, #12]
 801a968:	6919      	ldr	r1, [r3, #16]
 801a96a:	7ffb      	ldrb	r3, [r7, #31]
 801a96c:	4419      	add	r1, r3
 801a96e:	68fb      	ldr	r3, [r7, #12]
 801a970:	685b      	ldr	r3, [r3, #4]
 801a972:	1acb      	subs	r3, r1, r3
 801a974:	e003      	b.n	801a97e <CircularQueue_Add+0x43a>
 801a976:	68fb      	ldr	r3, [r7, #12]
 801a978:	6919      	ldr	r1, [r3, #16]
 801a97a:	7ffb      	ldrb	r3, [r7, #31]
 801a97c:	440b      	add	r3, r1
 801a97e:	4413      	add	r3, r2
 801a980:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 801a982:	6a3b      	ldr	r3, [r7, #32]
 801a984:	e000      	b.n	801a988 <CircularQueue_Add+0x444>
    return NULL;
 801a986:	2300      	movs	r3, #0
}
 801a988:	4618      	mov	r0, r3
 801a98a:	3738      	adds	r7, #56	@ 0x38
 801a98c:	46bd      	mov	sp, r7
 801a98e:	bd80      	pop	{r7, pc}

0801a990 <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 801a990:	b480      	push	{r7}
 801a992:	b085      	sub	sp, #20
 801a994:	af00      	add	r7, sp, #0
 801a996:	6078      	str	r0, [r7, #4]
 801a998:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 801a99a:	2300      	movs	r3, #0
 801a99c:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 801a99e:	2300      	movs	r3, #0
 801a9a0:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	891b      	ldrh	r3, [r3, #8]
 801a9a6:	2b00      	cmp	r3, #0
 801a9a8:	d101      	bne.n	801a9ae <CircularQueue_Remove+0x1e>
 801a9aa:	2302      	movs	r3, #2
 801a9ac:	e000      	b.n	801a9b0 <CircularQueue_Remove+0x20>
 801a9ae:	2300      	movs	r3, #0
 801a9b0:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 801a9b2:	2300      	movs	r3, #0
 801a9b4:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	695b      	ldr	r3, [r3, #20]
 801a9ba:	2b00      	cmp	r3, #0
 801a9bc:	f000 80ca 	beq.w	801ab54 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 801a9c0:	687b      	ldr	r3, [r7, #4]
 801a9c2:	891b      	ldrh	r3, [r3, #8]
 801a9c4:	2b00      	cmp	r3, #0
 801a9c6:	d120      	bne.n	801aa0a <CircularQueue_Remove+0x7a>
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	681a      	ldr	r2, [r3, #0]
 801a9cc:	687b      	ldr	r3, [r7, #4]
 801a9ce:	68db      	ldr	r3, [r3, #12]
 801a9d0:	4413      	add	r3, r2
 801a9d2:	781b      	ldrb	r3, [r3, #0]
 801a9d4:	4618      	mov	r0, r3
 801a9d6:	687b      	ldr	r3, [r7, #4]
 801a9d8:	681a      	ldr	r2, [r3, #0]
 801a9da:	687b      	ldr	r3, [r7, #4]
 801a9dc:	68db      	ldr	r3, [r3, #12]
 801a9de:	1c59      	adds	r1, r3, #1
 801a9e0:	687b      	ldr	r3, [r7, #4]
 801a9e2:	685b      	ldr	r3, [r3, #4]
 801a9e4:	4299      	cmp	r1, r3
 801a9e6:	d306      	bcc.n	801a9f6 <CircularQueue_Remove+0x66>
 801a9e8:	687b      	ldr	r3, [r7, #4]
 801a9ea:	68d9      	ldr	r1, [r3, #12]
 801a9ec:	687b      	ldr	r3, [r7, #4]
 801a9ee:	685b      	ldr	r3, [r3, #4]
 801a9f0:	1acb      	subs	r3, r1, r3
 801a9f2:	3301      	adds	r3, #1
 801a9f4:	e002      	b.n	801a9fc <CircularQueue_Remove+0x6c>
 801a9f6:	687b      	ldr	r3, [r7, #4]
 801a9f8:	68db      	ldr	r3, [r3, #12]
 801a9fa:	3301      	adds	r3, #1
 801a9fc:	4413      	add	r3, r2
 801a9fe:	781b      	ldrb	r3, [r3, #0]
 801aa00:	021b      	lsls	r3, r3, #8
 801aa02:	b29b      	uxth	r3, r3
 801aa04:	4403      	add	r3, r0
 801aa06:	b29b      	uxth	r3, r3
 801aa08:	e001      	b.n	801aa0e <CircularQueue_Remove+0x7e>
 801aa0a:	687b      	ldr	r3, [r7, #4]
 801aa0c:	891b      	ldrh	r3, [r3, #8]
 801aa0e:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 801aa10:	687b      	ldr	r3, [r7, #4]
 801aa12:	7f1b      	ldrb	r3, [r3, #28]
 801aa14:	f003 0301 	and.w	r3, r3, #1
 801aa18:	2b00      	cmp	r3, #0
 801aa1a:	d056      	beq.n	801aaca <CircularQueue_Remove+0x13a>
 801aa1c:	687b      	ldr	r3, [r7, #4]
 801aa1e:	7f1b      	ldrb	r3, [r3, #28]
 801aa20:	f003 0302 	and.w	r3, r3, #2
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	d150      	bne.n	801aaca <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 801aa28:	897b      	ldrh	r3, [r7, #10]
 801aa2a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801aa2e:	4293      	cmp	r3, r2
 801aa30:	d103      	bne.n	801aa3a <CircularQueue_Remove+0xaa>
 801aa32:	687b      	ldr	r3, [r7, #4]
 801aa34:	891b      	ldrh	r3, [r3, #8]
 801aa36:	2b00      	cmp	r3, #0
 801aa38:	d012      	beq.n	801aa60 <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 801aa3a:	687b      	ldr	r3, [r7, #4]
 801aa3c:	68da      	ldr	r2, [r3, #12]
 801aa3e:	687b      	ldr	r3, [r7, #4]
 801aa40:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 801aa42:	429a      	cmp	r2, r3
 801aa44:	d941      	bls.n	801aaca <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 801aa46:	687b      	ldr	r3, [r7, #4]
 801aa48:	891b      	ldrh	r3, [r3, #8]
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	d03d      	beq.n	801aaca <CircularQueue_Remove+0x13a>
 801aa4e:	687b      	ldr	r3, [r7, #4]
 801aa50:	685a      	ldr	r2, [r3, #4]
 801aa52:	687b      	ldr	r3, [r7, #4]
 801aa54:	68db      	ldr	r3, [r3, #12]
 801aa56:	1ad3      	subs	r3, r2, r3
 801aa58:	687a      	ldr	r2, [r7, #4]
 801aa5a:	8912      	ldrh	r2, [r2, #8]
 801aa5c:	4293      	cmp	r3, r2
 801aa5e:	d234      	bcs.n	801aaca <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 801aa60:	687b      	ldr	r3, [r7, #4]
 801aa62:	695a      	ldr	r2, [r3, #20]
 801aa64:	687b      	ldr	r3, [r7, #4]
 801aa66:	68d9      	ldr	r1, [r3, #12]
 801aa68:	687b      	ldr	r3, [r7, #4]
 801aa6a:	685b      	ldr	r3, [r3, #4]
 801aa6c:	1acb      	subs	r3, r1, r3
 801aa6e:	441a      	add	r2, r3
 801aa70:	687b      	ldr	r3, [r7, #4]
 801aa72:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 801aa74:	687b      	ldr	r3, [r7, #4]
 801aa76:	2200      	movs	r2, #0
 801aa78:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 801aa7a:	687b      	ldr	r3, [r7, #4]
 801aa7c:	891b      	ldrh	r3, [r3, #8]
 801aa7e:	2b00      	cmp	r3, #0
 801aa80:	d120      	bne.n	801aac4 <CircularQueue_Remove+0x134>
 801aa82:	687b      	ldr	r3, [r7, #4]
 801aa84:	681a      	ldr	r2, [r3, #0]
 801aa86:	687b      	ldr	r3, [r7, #4]
 801aa88:	68db      	ldr	r3, [r3, #12]
 801aa8a:	4413      	add	r3, r2
 801aa8c:	781b      	ldrb	r3, [r3, #0]
 801aa8e:	4618      	mov	r0, r3
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	681a      	ldr	r2, [r3, #0]
 801aa94:	687b      	ldr	r3, [r7, #4]
 801aa96:	68db      	ldr	r3, [r3, #12]
 801aa98:	1c59      	adds	r1, r3, #1
 801aa9a:	687b      	ldr	r3, [r7, #4]
 801aa9c:	685b      	ldr	r3, [r3, #4]
 801aa9e:	4299      	cmp	r1, r3
 801aaa0:	d306      	bcc.n	801aab0 <CircularQueue_Remove+0x120>
 801aaa2:	687b      	ldr	r3, [r7, #4]
 801aaa4:	68d9      	ldr	r1, [r3, #12]
 801aaa6:	687b      	ldr	r3, [r7, #4]
 801aaa8:	685b      	ldr	r3, [r3, #4]
 801aaaa:	1acb      	subs	r3, r1, r3
 801aaac:	3301      	adds	r3, #1
 801aaae:	e002      	b.n	801aab6 <CircularQueue_Remove+0x126>
 801aab0:	687b      	ldr	r3, [r7, #4]
 801aab2:	68db      	ldr	r3, [r3, #12]
 801aab4:	3301      	adds	r3, #1
 801aab6:	4413      	add	r3, r2
 801aab8:	781b      	ldrb	r3, [r3, #0]
 801aaba:	021b      	lsls	r3, r3, #8
 801aabc:	b29b      	uxth	r3, r3
 801aabe:	4403      	add	r3, r0
 801aac0:	b29b      	uxth	r3, r3
 801aac2:	e001      	b.n	801aac8 <CircularQueue_Remove+0x138>
 801aac4:	687b      	ldr	r3, [r7, #4]
 801aac6:	891b      	ldrh	r3, [r3, #8]
 801aac8:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 801aaca:	687b      	ldr	r3, [r7, #4]
 801aacc:	681a      	ldr	r2, [r3, #0]
 801aace:	687b      	ldr	r3, [r7, #4]
 801aad0:	68d9      	ldr	r1, [r3, #12]
 801aad2:	7a7b      	ldrb	r3, [r7, #9]
 801aad4:	4419      	add	r1, r3
 801aad6:	687b      	ldr	r3, [r7, #4]
 801aad8:	685b      	ldr	r3, [r3, #4]
 801aada:	4299      	cmp	r1, r3
 801aadc:	d307      	bcc.n	801aaee <CircularQueue_Remove+0x15e>
 801aade:	687b      	ldr	r3, [r7, #4]
 801aae0:	68d9      	ldr	r1, [r3, #12]
 801aae2:	7a7b      	ldrb	r3, [r7, #9]
 801aae4:	4419      	add	r1, r3
 801aae6:	687b      	ldr	r3, [r7, #4]
 801aae8:	685b      	ldr	r3, [r3, #4]
 801aaea:	1acb      	subs	r3, r1, r3
 801aaec:	e003      	b.n	801aaf6 <CircularQueue_Remove+0x166>
 801aaee:	687b      	ldr	r3, [r7, #4]
 801aaf0:	68d9      	ldr	r1, [r3, #12]
 801aaf2:	7a7b      	ldrb	r3, [r7, #9]
 801aaf4:	440b      	add	r3, r1
 801aaf6:	4413      	add	r3, r2
 801aaf8:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 801aafa:	687b      	ldr	r3, [r7, #4]
 801aafc:	695b      	ldr	r3, [r3, #20]
 801aafe:	8979      	ldrh	r1, [r7, #10]
 801ab00:	7a7a      	ldrb	r2, [r7, #9]
 801ab02:	440a      	add	r2, r1
 801ab04:	1a9a      	subs	r2, r3, r2
 801ab06:	687b      	ldr	r3, [r7, #4]
 801ab08:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 801ab0a:	687b      	ldr	r3, [r7, #4]
 801ab0c:	695b      	ldr	r3, [r3, #20]
 801ab0e:	2b00      	cmp	r3, #0
 801ab10:	d01b      	beq.n	801ab4a <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 801ab12:	687b      	ldr	r3, [r7, #4]
 801ab14:	68da      	ldr	r2, [r3, #12]
 801ab16:	897b      	ldrh	r3, [r7, #10]
 801ab18:	441a      	add	r2, r3
 801ab1a:	7a7b      	ldrb	r3, [r7, #9]
 801ab1c:	441a      	add	r2, r3
 801ab1e:	687b      	ldr	r3, [r7, #4]
 801ab20:	685b      	ldr	r3, [r3, #4]
 801ab22:	429a      	cmp	r2, r3
 801ab24:	d309      	bcc.n	801ab3a <CircularQueue_Remove+0x1aa>
 801ab26:	687b      	ldr	r3, [r7, #4]
 801ab28:	68da      	ldr	r2, [r3, #12]
 801ab2a:	897b      	ldrh	r3, [r7, #10]
 801ab2c:	441a      	add	r2, r3
 801ab2e:	7a7b      	ldrb	r3, [r7, #9]
 801ab30:	441a      	add	r2, r3
 801ab32:	687b      	ldr	r3, [r7, #4]
 801ab34:	685b      	ldr	r3, [r3, #4]
 801ab36:	1ad3      	subs	r3, r2, r3
 801ab38:	e005      	b.n	801ab46 <CircularQueue_Remove+0x1b6>
 801ab3a:	687b      	ldr	r3, [r7, #4]
 801ab3c:	68da      	ldr	r2, [r3, #12]
 801ab3e:	897b      	ldrh	r3, [r7, #10]
 801ab40:	441a      	add	r2, r3
 801ab42:	7a7b      	ldrb	r3, [r7, #9]
 801ab44:	4413      	add	r3, r2
 801ab46:	687a      	ldr	r2, [r7, #4]
 801ab48:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 801ab4a:	687b      	ldr	r3, [r7, #4]
 801ab4c:	699b      	ldr	r3, [r3, #24]
 801ab4e:	1e5a      	subs	r2, r3, #1
 801ab50:	687b      	ldr	r3, [r7, #4]
 801ab52:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 801ab54:	683b      	ldr	r3, [r7, #0]
 801ab56:	2b00      	cmp	r3, #0
 801ab58:	d002      	beq.n	801ab60 <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 801ab5a:	683b      	ldr	r3, [r7, #0]
 801ab5c:	897a      	ldrh	r2, [r7, #10]
 801ab5e:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 801ab60:	68fb      	ldr	r3, [r7, #12]
}
 801ab62:	4618      	mov	r0, r3
 801ab64:	3714      	adds	r7, #20
 801ab66:	46bd      	mov	sp, r7
 801ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab6c:	4770      	bx	lr

0801ab6e <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 801ab6e:	b480      	push	{r7}
 801ab70:	b087      	sub	sp, #28
 801ab72:	af00      	add	r7, sp, #0
 801ab74:	6078      	str	r0, [r7, #4]
 801ab76:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 801ab78:	2300      	movs	r3, #0
 801ab7a:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 801ab7c:	2300      	movs	r3, #0
 801ab7e:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 801ab80:	687b      	ldr	r3, [r7, #4]
 801ab82:	891b      	ldrh	r3, [r3, #8]
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	d101      	bne.n	801ab8c <CircularQueue_Sense+0x1e>
 801ab88:	2302      	movs	r3, #2
 801ab8a:	e000      	b.n	801ab8e <CircularQueue_Sense+0x20>
 801ab8c:	2300      	movs	r3, #0
 801ab8e:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 801ab90:	2300      	movs	r3, #0
 801ab92:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 801ab94:	2300      	movs	r3, #0
 801ab96:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 801ab98:	687b      	ldr	r3, [r7, #4]
 801ab9a:	695b      	ldr	r3, [r3, #20]
 801ab9c:	2b00      	cmp	r3, #0
 801ab9e:	f000 808e 	beq.w	801acbe <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 801aba2:	687b      	ldr	r3, [r7, #4]
 801aba4:	68db      	ldr	r3, [r3, #12]
 801aba6:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 801aba8:	687b      	ldr	r3, [r7, #4]
 801abaa:	891b      	ldrh	r3, [r3, #8]
 801abac:	2b00      	cmp	r3, #0
 801abae:	d120      	bne.n	801abf2 <CircularQueue_Sense+0x84>
 801abb0:	687b      	ldr	r3, [r7, #4]
 801abb2:	681a      	ldr	r2, [r3, #0]
 801abb4:	687b      	ldr	r3, [r7, #4]
 801abb6:	68db      	ldr	r3, [r3, #12]
 801abb8:	4413      	add	r3, r2
 801abba:	781b      	ldrb	r3, [r3, #0]
 801abbc:	4618      	mov	r0, r3
 801abbe:	687b      	ldr	r3, [r7, #4]
 801abc0:	681a      	ldr	r2, [r3, #0]
 801abc2:	687b      	ldr	r3, [r7, #4]
 801abc4:	68db      	ldr	r3, [r3, #12]
 801abc6:	1c59      	adds	r1, r3, #1
 801abc8:	687b      	ldr	r3, [r7, #4]
 801abca:	685b      	ldr	r3, [r3, #4]
 801abcc:	4299      	cmp	r1, r3
 801abce:	d306      	bcc.n	801abde <CircularQueue_Sense+0x70>
 801abd0:	687b      	ldr	r3, [r7, #4]
 801abd2:	68d9      	ldr	r1, [r3, #12]
 801abd4:	687b      	ldr	r3, [r7, #4]
 801abd6:	685b      	ldr	r3, [r3, #4]
 801abd8:	1acb      	subs	r3, r1, r3
 801abda:	3301      	adds	r3, #1
 801abdc:	e002      	b.n	801abe4 <CircularQueue_Sense+0x76>
 801abde:	687b      	ldr	r3, [r7, #4]
 801abe0:	68db      	ldr	r3, [r3, #12]
 801abe2:	3301      	adds	r3, #1
 801abe4:	4413      	add	r3, r2
 801abe6:	781b      	ldrb	r3, [r3, #0]
 801abe8:	021b      	lsls	r3, r3, #8
 801abea:	b29b      	uxth	r3, r3
 801abec:	4403      	add	r3, r0
 801abee:	b29b      	uxth	r3, r3
 801abf0:	e001      	b.n	801abf6 <CircularQueue_Sense+0x88>
 801abf2:	687b      	ldr	r3, [r7, #4]
 801abf4:	891b      	ldrh	r3, [r3, #8]
 801abf6:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 801abf8:	687b      	ldr	r3, [r7, #4]
 801abfa:	7f1b      	ldrb	r3, [r3, #28]
 801abfc:	f003 0301 	and.w	r3, r3, #1
 801ac00:	2b00      	cmp	r3, #0
 801ac02:	d047      	beq.n	801ac94 <CircularQueue_Sense+0x126>
 801ac04:	687b      	ldr	r3, [r7, #4]
 801ac06:	7f1b      	ldrb	r3, [r3, #28]
 801ac08:	f003 0302 	and.w	r3, r3, #2
 801ac0c:	2b00      	cmp	r3, #0
 801ac0e:	d141      	bne.n	801ac94 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 801ac10:	8a7b      	ldrh	r3, [r7, #18]
 801ac12:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801ac16:	4293      	cmp	r3, r2
 801ac18:	d103      	bne.n	801ac22 <CircularQueue_Sense+0xb4>
 801ac1a:	687b      	ldr	r3, [r7, #4]
 801ac1c:	891b      	ldrh	r3, [r3, #8]
 801ac1e:	2b00      	cmp	r3, #0
 801ac20:	d012      	beq.n	801ac48 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 801ac22:	687b      	ldr	r3, [r7, #4]
 801ac24:	68da      	ldr	r2, [r3, #12]
 801ac26:	687b      	ldr	r3, [r7, #4]
 801ac28:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 801ac2a:	429a      	cmp	r2, r3
 801ac2c:	d932      	bls.n	801ac94 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 801ac2e:	687b      	ldr	r3, [r7, #4]
 801ac30:	891b      	ldrh	r3, [r3, #8]
 801ac32:	2b00      	cmp	r3, #0
 801ac34:	d02e      	beq.n	801ac94 <CircularQueue_Sense+0x126>
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	685a      	ldr	r2, [r3, #4]
 801ac3a:	687b      	ldr	r3, [r7, #4]
 801ac3c:	68db      	ldr	r3, [r3, #12]
 801ac3e:	1ad3      	subs	r3, r2, r3
 801ac40:	687a      	ldr	r2, [r7, #4]
 801ac42:	8912      	ldrh	r2, [r2, #8]
 801ac44:	4293      	cmp	r3, r2
 801ac46:	d225      	bcs.n	801ac94 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 801ac48:	2300      	movs	r3, #0
 801ac4a:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 801ac4c:	687b      	ldr	r3, [r7, #4]
 801ac4e:	891b      	ldrh	r3, [r3, #8]
 801ac50:	2b00      	cmp	r3, #0
 801ac52:	d11c      	bne.n	801ac8e <CircularQueue_Sense+0x120>
 801ac54:	687b      	ldr	r3, [r7, #4]
 801ac56:	681a      	ldr	r2, [r3, #0]
 801ac58:	68fb      	ldr	r3, [r7, #12]
 801ac5a:	4413      	add	r3, r2
 801ac5c:	781b      	ldrb	r3, [r3, #0]
 801ac5e:	4618      	mov	r0, r3
 801ac60:	687b      	ldr	r3, [r7, #4]
 801ac62:	681a      	ldr	r2, [r3, #0]
 801ac64:	68fb      	ldr	r3, [r7, #12]
 801ac66:	1c59      	adds	r1, r3, #1
 801ac68:	687b      	ldr	r3, [r7, #4]
 801ac6a:	685b      	ldr	r3, [r3, #4]
 801ac6c:	4299      	cmp	r1, r3
 801ac6e:	d305      	bcc.n	801ac7c <CircularQueue_Sense+0x10e>
 801ac70:	687b      	ldr	r3, [r7, #4]
 801ac72:	685b      	ldr	r3, [r3, #4]
 801ac74:	68f9      	ldr	r1, [r7, #12]
 801ac76:	1acb      	subs	r3, r1, r3
 801ac78:	3301      	adds	r3, #1
 801ac7a:	e001      	b.n	801ac80 <CircularQueue_Sense+0x112>
 801ac7c:	68fb      	ldr	r3, [r7, #12]
 801ac7e:	3301      	adds	r3, #1
 801ac80:	4413      	add	r3, r2
 801ac82:	781b      	ldrb	r3, [r3, #0]
 801ac84:	021b      	lsls	r3, r3, #8
 801ac86:	b29b      	uxth	r3, r3
 801ac88:	4403      	add	r3, r0
 801ac8a:	b29b      	uxth	r3, r3
 801ac8c:	e001      	b.n	801ac92 <CircularQueue_Sense+0x124>
 801ac8e:	687b      	ldr	r3, [r7, #4]
 801ac90:	891b      	ldrh	r3, [r3, #8]
 801ac92:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 801ac94:	687b      	ldr	r3, [r7, #4]
 801ac96:	681a      	ldr	r2, [r3, #0]
 801ac98:	7af9      	ldrb	r1, [r7, #11]
 801ac9a:	68fb      	ldr	r3, [r7, #12]
 801ac9c:	4419      	add	r1, r3
 801ac9e:	687b      	ldr	r3, [r7, #4]
 801aca0:	685b      	ldr	r3, [r3, #4]
 801aca2:	4299      	cmp	r1, r3
 801aca4:	d306      	bcc.n	801acb4 <CircularQueue_Sense+0x146>
 801aca6:	7af9      	ldrb	r1, [r7, #11]
 801aca8:	68fb      	ldr	r3, [r7, #12]
 801acaa:	4419      	add	r1, r3
 801acac:	687b      	ldr	r3, [r7, #4]
 801acae:	685b      	ldr	r3, [r3, #4]
 801acb0:	1acb      	subs	r3, r1, r3
 801acb2:	e002      	b.n	801acba <CircularQueue_Sense+0x14c>
 801acb4:	7af9      	ldrb	r1, [r7, #11]
 801acb6:	68fb      	ldr	r3, [r7, #12]
 801acb8:	440b      	add	r3, r1
 801acba:	4413      	add	r3, r2
 801acbc:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 801acbe:	683b      	ldr	r3, [r7, #0]
 801acc0:	2b00      	cmp	r3, #0
 801acc2:	d002      	beq.n	801acca <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 801acc4:	683b      	ldr	r3, [r7, #0]
 801acc6:	8a7a      	ldrh	r2, [r7, #18]
 801acc8:	801a      	strh	r2, [r3, #0]
  }
  return x;
 801acca:	697b      	ldr	r3, [r7, #20]
}
 801accc:	4618      	mov	r0, r3
 801acce:	371c      	adds	r7, #28
 801acd0:	46bd      	mov	sp, r7
 801acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acd6:	4770      	bx	lr

0801acd8 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 801acd8:	b480      	push	{r7}
 801acda:	af00      	add	r7, sp, #0
  return;
 801acdc:	bf00      	nop
}
 801acde:	46bd      	mov	sp, r7
 801ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ace4:	4770      	bx	lr

0801ace6 <BLS_Init>:

__WEAK void BLS_Init( void )
{
 801ace6:	b480      	push	{r7}
 801ace8:	af00      	add	r7, sp, #0
  return;
 801acea:	bf00      	nop
}
 801acec:	46bd      	mov	sp, r7
 801acee:	f85d 7b04 	ldr.w	r7, [sp], #4
 801acf2:	4770      	bx	lr

0801acf4 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 801acf4:	b480      	push	{r7}
 801acf6:	af00      	add	r7, sp, #0
  return;
 801acf8:	bf00      	nop
}
 801acfa:	46bd      	mov	sp, r7
 801acfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad00:	4770      	bx	lr

0801ad02 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 801ad02:	b480      	push	{r7}
 801ad04:	af00      	add	r7, sp, #0
  return;
 801ad06:	bf00      	nop
}
 801ad08:	46bd      	mov	sp, r7
 801ad0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad0e:	4770      	bx	lr

0801ad10 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 801ad10:	b480      	push	{r7}
 801ad12:	af00      	add	r7, sp, #0
  return;
 801ad14:	bf00      	nop
}
 801ad16:	46bd      	mov	sp, r7
 801ad18:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad1c:	4770      	bx	lr

0801ad1e <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 801ad1e:	b480      	push	{r7}
 801ad20:	af00      	add	r7, sp, #0
  return;
 801ad22:	bf00      	nop
}
 801ad24:	46bd      	mov	sp, r7
 801ad26:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad2a:	4770      	bx	lr

0801ad2c <HRS_Init>:
__WEAK void HRS_Init( void )
{
 801ad2c:	b480      	push	{r7}
 801ad2e:	af00      	add	r7, sp, #0
  return;
 801ad30:	bf00      	nop
}
 801ad32:	46bd      	mov	sp, r7
 801ad34:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad38:	4770      	bx	lr

0801ad3a <HTS_Init>:
__WEAK void HTS_Init( void )
{
 801ad3a:	b480      	push	{r7}
 801ad3c:	af00      	add	r7, sp, #0
  return;
 801ad3e:	bf00      	nop
}
 801ad40:	46bd      	mov	sp, r7
 801ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad46:	4770      	bx	lr

0801ad48 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 801ad48:	b480      	push	{r7}
 801ad4a:	af00      	add	r7, sp, #0
  return;
 801ad4c:	bf00      	nop
}
 801ad4e:	46bd      	mov	sp, r7
 801ad50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad54:	4770      	bx	lr

0801ad56 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 801ad56:	b480      	push	{r7}
 801ad58:	af00      	add	r7, sp, #0
  return;
 801ad5a:	bf00      	nop
}
 801ad5c:	46bd      	mov	sp, r7
 801ad5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad62:	4770      	bx	lr

0801ad64 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 801ad64:	b480      	push	{r7}
 801ad66:	af00      	add	r7, sp, #0
  return;
 801ad68:	bf00      	nop
}
 801ad6a:	46bd      	mov	sp, r7
 801ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad70:	4770      	bx	lr

0801ad72 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 801ad72:	b480      	push	{r7}
 801ad74:	af00      	add	r7, sp, #0
  return;
 801ad76:	bf00      	nop
}
 801ad78:	46bd      	mov	sp, r7
 801ad7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad7e:	4770      	bx	lr

0801ad80 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 801ad80:	b480      	push	{r7}
 801ad82:	af00      	add	r7, sp, #0
  return;
 801ad84:	bf00      	nop
}
 801ad86:	46bd      	mov	sp, r7
 801ad88:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad8c:	4770      	bx	lr

0801ad8e <MESH_Init>:
__WEAK void MESH_Init( void )
{
 801ad8e:	b480      	push	{r7}
 801ad90:	af00      	add	r7, sp, #0
  return;
 801ad92:	bf00      	nop
}
 801ad94:	46bd      	mov	sp, r7
 801ad96:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad9a:	4770      	bx	lr

0801ad9c <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 801ad9c:	b480      	push	{r7}
 801ad9e:	af00      	add	r7, sp, #0
  return;
 801ada0:	bf00      	nop
}
 801ada2:	46bd      	mov	sp, r7
 801ada4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ada8:	4770      	bx	lr

0801adaa <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 801adaa:	b480      	push	{r7}
 801adac:	af00      	add	r7, sp, #0
  return;
 801adae:	bf00      	nop
}
 801adb0:	46bd      	mov	sp, r7
 801adb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801adb6:	4770      	bx	lr

0801adb8 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 801adb8:	b580      	push	{r7, lr}
 801adba:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 801adbc:	4b04      	ldr	r3, [pc, #16]	@ (801add0 <SVCCTL_Init+0x18>)
 801adbe:	2200      	movs	r2, #0
 801adc0:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 801adc2:	4b04      	ldr	r3, [pc, #16]	@ (801add4 <SVCCTL_Init+0x1c>)
 801adc4:	2200      	movs	r2, #0
 801adc6:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 801adc8:	f000 f806 	bl	801add8 <SVCCTL_SvcInit>

  return;
 801adcc:	bf00      	nop
}
 801adce:	bd80      	pop	{r7, pc}
 801add0:	20000780 	.word	0x20000780
 801add4:	200007a0 	.word	0x200007a0

0801add8 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 801add8:	b580      	push	{r7, lr}
 801adda:	af00      	add	r7, sp, #0
  BAS_Init();
 801addc:	f7ff ff7c 	bl	801acd8 <BAS_Init>

  BLS_Init();
 801ade0:	f7ff ff81 	bl	801ace6 <BLS_Init>

  CRS_STM_Init();
 801ade4:	f7ff ff86 	bl	801acf4 <CRS_STM_Init>

  DIS_Init();
 801ade8:	f7ff ff8b 	bl	801ad02 <DIS_Init>

  EDS_STM_Init();
 801adec:	f7ff ff90 	bl	801ad10 <EDS_STM_Init>

  HIDS_Init();
 801adf0:	f7ff ff95 	bl	801ad1e <HIDS_Init>

  HRS_Init();
 801adf4:	f7ff ff9a 	bl	801ad2c <HRS_Init>

  HTS_Init();
 801adf8:	f7ff ff9f 	bl	801ad3a <HTS_Init>

  IAS_Init();
 801adfc:	f7ff ffa4 	bl	801ad48 <IAS_Init>

  LLS_Init();
 801ae00:	f7ff ffa9 	bl	801ad56 <LLS_Init>

  TPS_Init();
 801ae04:	f7ff ffae 	bl	801ad64 <TPS_Init>

  MOTENV_STM_Init();
 801ae08:	f7ef f924 	bl	800a054 <MOTENV_STM_Init>

  P2PS_STM_Init();
 801ae0c:	f7fe ffbe 	bl	8019d8c <P2PS_STM_Init>

  ZDD_STM_Init();
 801ae10:	f7ff ffaf 	bl	801ad72 <ZDD_STM_Init>

  OTAS_STM_Init();
 801ae14:	f7ff ffb4 	bl	801ad80 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 801ae18:	f7ff ffc0 	bl	801ad9c <BVOPUS_STM_Init>

  MESH_Init();
 801ae1c:	f7ff ffb7 	bl	801ad8e <MESH_Init>

  SVCCTL_InitCustomSvc();
 801ae20:	f7ff ffc3 	bl	801adaa <SVCCTL_InitCustomSvc>
  
  return;
 801ae24:	bf00      	nop
}
 801ae26:	bd80      	pop	{r7, pc}

0801ae28 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 801ae28:	b480      	push	{r7}
 801ae2a:	b083      	sub	sp, #12
 801ae2c:	af00      	add	r7, sp, #0
 801ae2e:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 801ae30:	4b09      	ldr	r3, [pc, #36]	@ (801ae58 <SVCCTL_RegisterSvcHandler+0x30>)
 801ae32:	7f1b      	ldrb	r3, [r3, #28]
 801ae34:	4619      	mov	r1, r3
 801ae36:	4a08      	ldr	r2, [pc, #32]	@ (801ae58 <SVCCTL_RegisterSvcHandler+0x30>)
 801ae38:	687b      	ldr	r3, [r7, #4]
 801ae3a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 801ae3e:	4b06      	ldr	r3, [pc, #24]	@ (801ae58 <SVCCTL_RegisterSvcHandler+0x30>)
 801ae40:	7f1b      	ldrb	r3, [r3, #28]
 801ae42:	3301      	adds	r3, #1
 801ae44:	b2da      	uxtb	r2, r3
 801ae46:	4b04      	ldr	r3, [pc, #16]	@ (801ae58 <SVCCTL_RegisterSvcHandler+0x30>)
 801ae48:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 801ae4a:	bf00      	nop
}
 801ae4c:	370c      	adds	r7, #12
 801ae4e:	46bd      	mov	sp, r7
 801ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae54:	4770      	bx	lr
 801ae56:	bf00      	nop
 801ae58:	20000780 	.word	0x20000780

0801ae5c <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 801ae5c:	b580      	push	{r7, lr}
 801ae5e:	b086      	sub	sp, #24
 801ae60:	af00      	add	r7, sp, #0
 801ae62:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 801ae64:	687b      	ldr	r3, [r7, #4]
 801ae66:	3301      	adds	r3, #1
 801ae68:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 801ae6a:	2300      	movs	r3, #0
 801ae6c:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 801ae6e:	693b      	ldr	r3, [r7, #16]
 801ae70:	781b      	ldrb	r3, [r3, #0]
 801ae72:	2bff      	cmp	r3, #255	@ 0xff
 801ae74:	d125      	bne.n	801aec2 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 801ae76:	693b      	ldr	r3, [r7, #16]
 801ae78:	3302      	adds	r3, #2
 801ae7a:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 801ae7c:	68fb      	ldr	r3, [r7, #12]
 801ae7e:	881b      	ldrh	r3, [r3, #0]
 801ae80:	b29b      	uxth	r3, r3
 801ae82:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801ae86:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801ae8a:	d118      	bne.n	801aebe <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 801ae8c:	2300      	movs	r3, #0
 801ae8e:	757b      	strb	r3, [r7, #21]
 801ae90:	e00d      	b.n	801aeae <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 801ae92:	7d7b      	ldrb	r3, [r7, #21]
 801ae94:	4a1a      	ldr	r2, [pc, #104]	@ (801af00 <SVCCTL_UserEvtRx+0xa4>)
 801ae96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801ae9a:	6878      	ldr	r0, [r7, #4]
 801ae9c:	4798      	blx	r3
 801ae9e:	4603      	mov	r3, r0
 801aea0:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 801aea2:	7dfb      	ldrb	r3, [r7, #23]
 801aea4:	2b00      	cmp	r3, #0
 801aea6:	d108      	bne.n	801aeba <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 801aea8:	7d7b      	ldrb	r3, [r7, #21]
 801aeaa:	3301      	adds	r3, #1
 801aeac:	757b      	strb	r3, [r7, #21]
 801aeae:	4b14      	ldr	r3, [pc, #80]	@ (801af00 <SVCCTL_UserEvtRx+0xa4>)
 801aeb0:	7f1b      	ldrb	r3, [r3, #28]
 801aeb2:	7d7a      	ldrb	r2, [r7, #21]
 801aeb4:	429a      	cmp	r2, r3
 801aeb6:	d3ec      	bcc.n	801ae92 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 801aeb8:	e002      	b.n	801aec0 <SVCCTL_UserEvtRx+0x64>
              break;
 801aeba:	bf00      	nop
          break;
 801aebc:	e000      	b.n	801aec0 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 801aebe:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 801aec0:	e000      	b.n	801aec4 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 801aec2:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 801aec4:	7dfb      	ldrb	r3, [r7, #23]
 801aec6:	2b02      	cmp	r3, #2
 801aec8:	d00f      	beq.n	801aeea <SVCCTL_UserEvtRx+0x8e>
 801aeca:	2b02      	cmp	r3, #2
 801aecc:	dc10      	bgt.n	801aef0 <SVCCTL_UserEvtRx+0x94>
 801aece:	2b00      	cmp	r3, #0
 801aed0:	d002      	beq.n	801aed8 <SVCCTL_UserEvtRx+0x7c>
 801aed2:	2b01      	cmp	r3, #1
 801aed4:	d006      	beq.n	801aee4 <SVCCTL_UserEvtRx+0x88>
 801aed6:	e00b      	b.n	801aef0 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 801aed8:	6878      	ldr	r0, [r7, #4]
 801aeda:	f7ed fdf3 	bl	8008ac4 <SVCCTL_App_Notification>
 801aede:	4603      	mov	r3, r0
 801aee0:	75bb      	strb	r3, [r7, #22]
      break;
 801aee2:	e008      	b.n	801aef6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 801aee4:	2301      	movs	r3, #1
 801aee6:	75bb      	strb	r3, [r7, #22]
      break;
 801aee8:	e005      	b.n	801aef6 <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 801aeea:	2300      	movs	r3, #0
 801aeec:	75bb      	strb	r3, [r7, #22]
      break;
 801aeee:	e002      	b.n	801aef6 <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 801aef0:	2301      	movs	r3, #1
 801aef2:	75bb      	strb	r3, [r7, #22]
      break;
 801aef4:	bf00      	nop
  }

  return (return_status);
 801aef6:	7dbb      	ldrb	r3, [r7, #22]
}
 801aef8:	4618      	mov	r0, r3
 801aefa:	3718      	adds	r7, #24
 801aefc:	46bd      	mov	sp, r7
 801aefe:	bd80      	pop	{r7, pc}
 801af00:	20000780 	.word	0x20000780

0801af04 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 801af04:	b580      	push	{r7, lr}
 801af06:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 801af08:	f7ef faf0 	bl	800a4ec <HW_IPCC_Enable>

  return;
 801af0c:	bf00      	nop
}
 801af0e:	bd80      	pop	{r7, pc}

0801af10 <TL_Init>:


void TL_Init( void )
{
 801af10:	b580      	push	{r7, lr}
 801af12:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 801af14:	4b10      	ldr	r3, [pc, #64]	@ (801af58 <TL_Init+0x48>)
 801af16:	4a11      	ldr	r2, [pc, #68]	@ (801af5c <TL_Init+0x4c>)
 801af18:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 801af1a:	4b0f      	ldr	r3, [pc, #60]	@ (801af58 <TL_Init+0x48>)
 801af1c:	4a10      	ldr	r2, [pc, #64]	@ (801af60 <TL_Init+0x50>)
 801af1e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 801af20:	4b0d      	ldr	r3, [pc, #52]	@ (801af58 <TL_Init+0x48>)
 801af22:	4a10      	ldr	r2, [pc, #64]	@ (801af64 <TL_Init+0x54>)
 801af24:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 801af26:	4b0c      	ldr	r3, [pc, #48]	@ (801af58 <TL_Init+0x48>)
 801af28:	4a0f      	ldr	r2, [pc, #60]	@ (801af68 <TL_Init+0x58>)
 801af2a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 801af2c:	4b0a      	ldr	r3, [pc, #40]	@ (801af58 <TL_Init+0x48>)
 801af2e:	4a0f      	ldr	r2, [pc, #60]	@ (801af6c <TL_Init+0x5c>)
 801af30:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 801af32:	4b09      	ldr	r3, [pc, #36]	@ (801af58 <TL_Init+0x48>)
 801af34:	4a0e      	ldr	r2, [pc, #56]	@ (801af70 <TL_Init+0x60>)
 801af36:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 801af38:	4b07      	ldr	r3, [pc, #28]	@ (801af58 <TL_Init+0x48>)
 801af3a:	4a0e      	ldr	r2, [pc, #56]	@ (801af74 <TL_Init+0x64>)
 801af3c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 801af3e:	4b06      	ldr	r3, [pc, #24]	@ (801af58 <TL_Init+0x48>)
 801af40:	4a0d      	ldr	r2, [pc, #52]	@ (801af78 <TL_Init+0x68>)
 801af42:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 801af44:	4b04      	ldr	r3, [pc, #16]	@ (801af58 <TL_Init+0x48>)
 801af46:	4a0d      	ldr	r2, [pc, #52]	@ (801af7c <TL_Init+0x6c>)
 801af48:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 801af4a:	4b03      	ldr	r3, [pc, #12]	@ (801af58 <TL_Init+0x48>)
 801af4c:	4a0c      	ldr	r2, [pc, #48]	@ (801af80 <TL_Init+0x70>)
 801af4e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 801af50:	f7ef fae0 	bl	800a514 <HW_IPCC_Init>

  return;
 801af54:	bf00      	nop
}
 801af56:	bd80      	pop	{r7, pc}
 801af58:	20030000 	.word	0x20030000
 801af5c:	20030134 	.word	0x20030134
 801af60:	20030154 	.word	0x20030154
 801af64:	20030164 	.word	0x20030164
 801af68:	20030174 	.word	0x20030174
 801af6c:	2003017c 	.word	0x2003017c
 801af70:	20030184 	.word	0x20030184
 801af74:	2003018c 	.word	0x2003018c
 801af78:	200301a8 	.word	0x200301a8
 801af7c:	200301ac 	.word	0x200301ac
 801af80:	200301b8 	.word	0x200301b8

0801af84 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 801af84:	b580      	push	{r7, lr}
 801af86:	b084      	sub	sp, #16
 801af88:	af00      	add	r7, sp, #0
 801af8a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 801af8c:	687b      	ldr	r3, [r7, #4]
 801af8e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 801af90:	4811      	ldr	r0, [pc, #68]	@ (801afd8 <TL_BLE_Init+0x54>)
 801af92:	f7ff f9e7 	bl	801a364 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 801af96:	4b11      	ldr	r3, [pc, #68]	@ (801afdc <TL_BLE_Init+0x58>)
 801af98:	685b      	ldr	r3, [r3, #4]
 801af9a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 801af9c:	68fb      	ldr	r3, [r7, #12]
 801af9e:	689a      	ldr	r2, [r3, #8]
 801afa0:	68bb      	ldr	r3, [r7, #8]
 801afa2:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 801afa4:	68fb      	ldr	r3, [r7, #12]
 801afa6:	68da      	ldr	r2, [r3, #12]
 801afa8:	68bb      	ldr	r3, [r7, #8]
 801afaa:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 801afac:	68bb      	ldr	r3, [r7, #8]
 801afae:	4a0c      	ldr	r2, [pc, #48]	@ (801afe0 <TL_BLE_Init+0x5c>)
 801afb0:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 801afb2:	68bb      	ldr	r3, [r7, #8]
 801afb4:	4a08      	ldr	r2, [pc, #32]	@ (801afd8 <TL_BLE_Init+0x54>)
 801afb6:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 801afb8:	f7ef fac2 	bl	800a540 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 801afbc:	68fb      	ldr	r3, [r7, #12]
 801afbe:	681b      	ldr	r3, [r3, #0]
 801afc0:	4a08      	ldr	r2, [pc, #32]	@ (801afe4 <TL_BLE_Init+0x60>)
 801afc2:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 801afc4:	68fb      	ldr	r3, [r7, #12]
 801afc6:	685b      	ldr	r3, [r3, #4]
 801afc8:	4a07      	ldr	r2, [pc, #28]	@ (801afe8 <TL_BLE_Init+0x64>)
 801afca:	6013      	str	r3, [r2, #0]

  return 0;
 801afcc:	2300      	movs	r3, #0
}
 801afce:	4618      	mov	r0, r3
 801afd0:	3710      	adds	r7, #16
 801afd2:	46bd      	mov	sp, r7
 801afd4:	bd80      	pop	{r7, pc}
 801afd6:	bf00      	nop
 801afd8:	200301d4 	.word	0x200301d4
 801afdc:	20030000 	.word	0x20030000
 801afe0:	20030a58 	.word	0x20030a58
 801afe4:	20002c9c 	.word	0x20002c9c
 801afe8:	20002ca0 	.word	0x20002ca0

0801afec <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 801afec:	b580      	push	{r7, lr}
 801afee:	b082      	sub	sp, #8
 801aff0:	af00      	add	r7, sp, #0
 801aff2:	6078      	str	r0, [r7, #4]
 801aff4:	460b      	mov	r3, r1
 801aff6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 801aff8:	4b09      	ldr	r3, [pc, #36]	@ (801b020 <TL_BLE_SendCmd+0x34>)
 801affa:	685b      	ldr	r3, [r3, #4]
 801affc:	681b      	ldr	r3, [r3, #0]
 801affe:	2201      	movs	r2, #1
 801b000:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 801b002:	4b07      	ldr	r3, [pc, #28]	@ (801b020 <TL_BLE_SendCmd+0x34>)
 801b004:	685b      	ldr	r3, [r3, #4]
 801b006:	681b      	ldr	r3, [r3, #0]
 801b008:	4619      	mov	r1, r3
 801b00a:	2001      	movs	r0, #1
 801b00c:	f000 f970 	bl	801b2f0 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 801b010:	f7ef fab0 	bl	800a574 <HW_IPCC_BLE_SendCmd>

  return 0;
 801b014:	2300      	movs	r3, #0
}
 801b016:	4618      	mov	r0, r3
 801b018:	3708      	adds	r7, #8
 801b01a:	46bd      	mov	sp, r7
 801b01c:	bd80      	pop	{r7, pc}
 801b01e:	bf00      	nop
 801b020:	20030000 	.word	0x20030000

0801b024 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 801b024:	b580      	push	{r7, lr}
 801b026:	b082      	sub	sp, #8
 801b028:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 801b02a:	e01c      	b.n	801b066 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 801b02c:	1d3b      	adds	r3, r7, #4
 801b02e:	4619      	mov	r1, r3
 801b030:	4812      	ldr	r0, [pc, #72]	@ (801b07c <HW_IPCC_BLE_RxEvtNot+0x58>)
 801b032:	f7ff fa36 	bl	801a4a2 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 801b036:	687b      	ldr	r3, [r7, #4]
 801b038:	7a5b      	ldrb	r3, [r3, #9]
 801b03a:	2b0f      	cmp	r3, #15
 801b03c:	d003      	beq.n	801b046 <HW_IPCC_BLE_RxEvtNot+0x22>
 801b03e:	687b      	ldr	r3, [r7, #4]
 801b040:	7a5b      	ldrb	r3, [r3, #9]
 801b042:	2b0e      	cmp	r3, #14
 801b044:	d105      	bne.n	801b052 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 801b046:	687b      	ldr	r3, [r7, #4]
 801b048:	4619      	mov	r1, r3
 801b04a:	2002      	movs	r0, #2
 801b04c:	f000 f950 	bl	801b2f0 <OutputDbgTrace>
 801b050:	e004      	b.n	801b05c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 801b052:	687b      	ldr	r3, [r7, #4]
 801b054:	4619      	mov	r1, r3
 801b056:	2005      	movs	r0, #5
 801b058:	f000 f94a 	bl	801b2f0 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 801b05c:	4b08      	ldr	r3, [pc, #32]	@ (801b080 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 801b05e:	681b      	ldr	r3, [r3, #0]
 801b060:	687a      	ldr	r2, [r7, #4]
 801b062:	4610      	mov	r0, r2
 801b064:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 801b066:	4805      	ldr	r0, [pc, #20]	@ (801b07c <HW_IPCC_BLE_RxEvtNot+0x58>)
 801b068:	f7ff f98c 	bl	801a384 <LST_is_empty>
 801b06c:	4603      	mov	r3, r0
 801b06e:	2b00      	cmp	r3, #0
 801b070:	d0dc      	beq.n	801b02c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 801b072:	bf00      	nop
}
 801b074:	3708      	adds	r7, #8
 801b076:	46bd      	mov	sp, r7
 801b078:	bd80      	pop	{r7, pc}
 801b07a:	bf00      	nop
 801b07c:	200301d4 	.word	0x200301d4
 801b080:	20002c9c 	.word	0x20002c9c

0801b084 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 801b084:	b580      	push	{r7, lr}
 801b086:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_ACL_DATA_RSP, (uint8_t*)NULL);
 801b088:	2100      	movs	r1, #0
 801b08a:	2004      	movs	r0, #4
 801b08c:	f000 f930 	bl	801b2f0 <OutputDbgTrace>
  
  BLE_IoBusAclDataTxAck( );
 801b090:	4b02      	ldr	r3, [pc, #8]	@ (801b09c <HW_IPCC_BLE_AclDataAckNot+0x18>)
 801b092:	681b      	ldr	r3, [r3, #0]
 801b094:	4798      	blx	r3
       
  return;
 801b096:	bf00      	nop
}
 801b098:	bd80      	pop	{r7, pc}
 801b09a:	bf00      	nop
 801b09c:	20002ca0 	.word	0x20002ca0

0801b0a0 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 801b0a0:	b580      	push	{r7, lr}
 801b0a2:	b084      	sub	sp, #16
 801b0a4:	af00      	add	r7, sp, #0
 801b0a6:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 801b0a8:	687b      	ldr	r3, [r7, #4]
 801b0aa:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 801b0ac:	480d      	ldr	r0, [pc, #52]	@ (801b0e4 <TL_SYS_Init+0x44>)
 801b0ae:	f7ff f959 	bl	801a364 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 801b0b2:	4b0d      	ldr	r3, [pc, #52]	@ (801b0e8 <TL_SYS_Init+0x48>)
 801b0b4:	68db      	ldr	r3, [r3, #12]
 801b0b6:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 801b0b8:	68fb      	ldr	r3, [r7, #12]
 801b0ba:	689a      	ldr	r2, [r3, #8]
 801b0bc:	68bb      	ldr	r3, [r7, #8]
 801b0be:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 801b0c0:	68bb      	ldr	r3, [r7, #8]
 801b0c2:	4a08      	ldr	r2, [pc, #32]	@ (801b0e4 <TL_SYS_Init+0x44>)
 801b0c4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 801b0c6:	f7ef fa87 	bl	800a5d8 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 801b0ca:	68fb      	ldr	r3, [r7, #12]
 801b0cc:	681b      	ldr	r3, [r3, #0]
 801b0ce:	4a07      	ldr	r2, [pc, #28]	@ (801b0ec <TL_SYS_Init+0x4c>)
 801b0d0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 801b0d2:	68fb      	ldr	r3, [r7, #12]
 801b0d4:	685b      	ldr	r3, [r3, #4]
 801b0d6:	4a06      	ldr	r2, [pc, #24]	@ (801b0f0 <TL_SYS_Init+0x50>)
 801b0d8:	6013      	str	r3, [r2, #0]

  return 0;
 801b0da:	2300      	movs	r3, #0
}
 801b0dc:	4618      	mov	r0, r3
 801b0de:	3710      	adds	r7, #16
 801b0e0:	46bd      	mov	sp, r7
 801b0e2:	bd80      	pop	{r7, pc}
 801b0e4:	200301dc 	.word	0x200301dc
 801b0e8:	20030000 	.word	0x20030000
 801b0ec:	20002ca4 	.word	0x20002ca4
 801b0f0:	20002ca8 	.word	0x20002ca8

0801b0f4 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 801b0f4:	b580      	push	{r7, lr}
 801b0f6:	b082      	sub	sp, #8
 801b0f8:	af00      	add	r7, sp, #0
 801b0fa:	6078      	str	r0, [r7, #4]
 801b0fc:	460b      	mov	r3, r1
 801b0fe:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 801b100:	4b09      	ldr	r3, [pc, #36]	@ (801b128 <TL_SYS_SendCmd+0x34>)
 801b102:	68db      	ldr	r3, [r3, #12]
 801b104:	681b      	ldr	r3, [r3, #0]
 801b106:	2210      	movs	r2, #16
 801b108:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 801b10a:	4b07      	ldr	r3, [pc, #28]	@ (801b128 <TL_SYS_SendCmd+0x34>)
 801b10c:	68db      	ldr	r3, [r3, #12]
 801b10e:	681b      	ldr	r3, [r3, #0]
 801b110:	4619      	mov	r1, r3
 801b112:	2006      	movs	r0, #6
 801b114:	f000 f8ec 	bl	801b2f0 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 801b118:	f7ef fa78 	bl	800a60c <HW_IPCC_SYS_SendCmd>

  return 0;
 801b11c:	2300      	movs	r3, #0
}
 801b11e:	4618      	mov	r0, r3
 801b120:	3708      	adds	r7, #8
 801b122:	46bd      	mov	sp, r7
 801b124:	bd80      	pop	{r7, pc}
 801b126:	bf00      	nop
 801b128:	20030000 	.word	0x20030000

0801b12c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 801b12c:	b580      	push	{r7, lr}
 801b12e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801b130:	4b07      	ldr	r3, [pc, #28]	@ (801b150 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801b132:	68db      	ldr	r3, [r3, #12]
 801b134:	681b      	ldr	r3, [r3, #0]
 801b136:	4619      	mov	r1, r3
 801b138:	2007      	movs	r0, #7
 801b13a:	f000 f8d9 	bl	801b2f0 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 801b13e:	4b05      	ldr	r3, [pc, #20]	@ (801b154 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 801b140:	681b      	ldr	r3, [r3, #0]
 801b142:	4a03      	ldr	r2, [pc, #12]	@ (801b150 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 801b144:	68d2      	ldr	r2, [r2, #12]
 801b146:	6812      	ldr	r2, [r2, #0]
 801b148:	4610      	mov	r0, r2
 801b14a:	4798      	blx	r3

  return;
 801b14c:	bf00      	nop
}
 801b14e:	bd80      	pop	{r7, pc}
 801b150:	20030000 	.word	0x20030000
 801b154:	20002ca4 	.word	0x20002ca4

0801b158 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 801b158:	b580      	push	{r7, lr}
 801b15a:	b082      	sub	sp, #8
 801b15c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801b15e:	e00e      	b.n	801b17e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 801b160:	1d3b      	adds	r3, r7, #4
 801b162:	4619      	mov	r1, r3
 801b164:	480b      	ldr	r0, [pc, #44]	@ (801b194 <HW_IPCC_SYS_EvtNot+0x3c>)
 801b166:	f7ff f99c 	bl	801a4a2 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 801b16a:	687b      	ldr	r3, [r7, #4]
 801b16c:	4619      	mov	r1, r3
 801b16e:	2008      	movs	r0, #8
 801b170:	f000 f8be 	bl	801b2f0 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 801b174:	4b08      	ldr	r3, [pc, #32]	@ (801b198 <HW_IPCC_SYS_EvtNot+0x40>)
 801b176:	681b      	ldr	r3, [r3, #0]
 801b178:	687a      	ldr	r2, [r7, #4]
 801b17a:	4610      	mov	r0, r2
 801b17c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 801b17e:	4805      	ldr	r0, [pc, #20]	@ (801b194 <HW_IPCC_SYS_EvtNot+0x3c>)
 801b180:	f7ff f900 	bl	801a384 <LST_is_empty>
 801b184:	4603      	mov	r3, r0
 801b186:	2b00      	cmp	r3, #0
 801b188:	d0ea      	beq.n	801b160 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 801b18a:	bf00      	nop
}
 801b18c:	3708      	adds	r7, #8
 801b18e:	46bd      	mov	sp, r7
 801b190:	bd80      	pop	{r7, pc}
 801b192:	bf00      	nop
 801b194:	200301dc 	.word	0x200301dc
 801b198:	20002ca8 	.word	0x20002ca8

0801b19c <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 801b19c:	b580      	push	{r7, lr}
 801b19e:	b082      	sub	sp, #8
 801b1a0:	af00      	add	r7, sp, #0
 801b1a2:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 801b1a4:	4817      	ldr	r0, [pc, #92]	@ (801b204 <TL_MM_Init+0x68>)
 801b1a6:	f7ff f8dd 	bl	801a364 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 801b1aa:	4817      	ldr	r0, [pc, #92]	@ (801b208 <TL_MM_Init+0x6c>)
 801b1ac:	f7ff f8da 	bl	801a364 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 801b1b0:	4b16      	ldr	r3, [pc, #88]	@ (801b20c <TL_MM_Init+0x70>)
 801b1b2:	691b      	ldr	r3, [r3, #16]
 801b1b4:	4a16      	ldr	r2, [pc, #88]	@ (801b210 <TL_MM_Init+0x74>)
 801b1b6:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 801b1b8:	4b15      	ldr	r3, [pc, #84]	@ (801b210 <TL_MM_Init+0x74>)
 801b1ba:	681b      	ldr	r3, [r3, #0]
 801b1bc:	687a      	ldr	r2, [r7, #4]
 801b1be:	6892      	ldr	r2, [r2, #8]
 801b1c0:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 801b1c2:	4b13      	ldr	r3, [pc, #76]	@ (801b210 <TL_MM_Init+0x74>)
 801b1c4:	681b      	ldr	r3, [r3, #0]
 801b1c6:	687a      	ldr	r2, [r7, #4]
 801b1c8:	68d2      	ldr	r2, [r2, #12]
 801b1ca:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 801b1cc:	4b10      	ldr	r3, [pc, #64]	@ (801b210 <TL_MM_Init+0x74>)
 801b1ce:	681b      	ldr	r3, [r3, #0]
 801b1d0:	4a0c      	ldr	r2, [pc, #48]	@ (801b204 <TL_MM_Init+0x68>)
 801b1d2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 801b1d4:	4b0e      	ldr	r3, [pc, #56]	@ (801b210 <TL_MM_Init+0x74>)
 801b1d6:	681b      	ldr	r3, [r3, #0]
 801b1d8:	687a      	ldr	r2, [r7, #4]
 801b1da:	6812      	ldr	r2, [r2, #0]
 801b1dc:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 801b1de:	4b0c      	ldr	r3, [pc, #48]	@ (801b210 <TL_MM_Init+0x74>)
 801b1e0:	681b      	ldr	r3, [r3, #0]
 801b1e2:	687a      	ldr	r2, [r7, #4]
 801b1e4:	6852      	ldr	r2, [r2, #4]
 801b1e6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 801b1e8:	4b09      	ldr	r3, [pc, #36]	@ (801b210 <TL_MM_Init+0x74>)
 801b1ea:	681b      	ldr	r3, [r3, #0]
 801b1ec:	687a      	ldr	r2, [r7, #4]
 801b1ee:	6912      	ldr	r2, [r2, #16]
 801b1f0:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 801b1f2:	4b07      	ldr	r3, [pc, #28]	@ (801b210 <TL_MM_Init+0x74>)
 801b1f4:	681b      	ldr	r3, [r3, #0]
 801b1f6:	687a      	ldr	r2, [r7, #4]
 801b1f8:	6952      	ldr	r2, [r2, #20]
 801b1fa:	619a      	str	r2, [r3, #24]

  return;
 801b1fc:	bf00      	nop
}
 801b1fe:	3708      	adds	r7, #8
 801b200:	46bd      	mov	sp, r7
 801b202:	bd80      	pop	{r7, pc}
 801b204:	200301c4 	.word	0x200301c4
 801b208:	20002c94 	.word	0x20002c94
 801b20c:	20030000 	.word	0x20030000
 801b210:	20002cac 	.word	0x20002cac

0801b214 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 801b214:	b580      	push	{r7, lr}
 801b216:	b082      	sub	sp, #8
 801b218:	af00      	add	r7, sp, #0
 801b21a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 801b21c:	6879      	ldr	r1, [r7, #4]
 801b21e:	4807      	ldr	r0, [pc, #28]	@ (801b23c <TL_MM_EvtDone+0x28>)
 801b220:	f7ff f8f8 	bl	801a414 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 801b224:	6879      	ldr	r1, [r7, #4]
 801b226:	2000      	movs	r0, #0
 801b228:	f000 f862 	bl	801b2f0 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 801b22c:	4804      	ldr	r0, [pc, #16]	@ (801b240 <TL_MM_EvtDone+0x2c>)
 801b22e:	f7ef fa33 	bl	800a698 <HW_IPCC_MM_SendFreeBuf>

  return;
 801b232:	bf00      	nop
}
 801b234:	3708      	adds	r7, #8
 801b236:	46bd      	mov	sp, r7
 801b238:	bd80      	pop	{r7, pc}
 801b23a:	bf00      	nop
 801b23c:	20002c94 	.word	0x20002c94
 801b240:	0801b245 	.word	0x0801b245

0801b244 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 801b244:	b580      	push	{r7, lr}
 801b246:	b082      	sub	sp, #8
 801b248:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801b24a:	e00c      	b.n	801b266 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 801b24c:	1d3b      	adds	r3, r7, #4
 801b24e:	4619      	mov	r1, r3
 801b250:	480a      	ldr	r0, [pc, #40]	@ (801b27c <SendFreeBuf+0x38>)
 801b252:	f7ff f926 	bl	801a4a2 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 801b256:	4b0a      	ldr	r3, [pc, #40]	@ (801b280 <SendFreeBuf+0x3c>)
 801b258:	691b      	ldr	r3, [r3, #16]
 801b25a:	691b      	ldr	r3, [r3, #16]
 801b25c:	687a      	ldr	r2, [r7, #4]
 801b25e:	4611      	mov	r1, r2
 801b260:	4618      	mov	r0, r3
 801b262:	f7ff f8d7 	bl	801a414 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 801b266:	4805      	ldr	r0, [pc, #20]	@ (801b27c <SendFreeBuf+0x38>)
 801b268:	f7ff f88c 	bl	801a384 <LST_is_empty>
 801b26c:	4603      	mov	r3, r0
 801b26e:	2b00      	cmp	r3, #0
 801b270:	d0ec      	beq.n	801b24c <SendFreeBuf+0x8>
  }

  return;
 801b272:	bf00      	nop
}
 801b274:	3708      	adds	r7, #8
 801b276:	46bd      	mov	sp, r7
 801b278:	bd80      	pop	{r7, pc}
 801b27a:	bf00      	nop
 801b27c:	20002c94 	.word	0x20002c94
 801b280:	20030000 	.word	0x20030000

0801b284 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 801b284:	b580      	push	{r7, lr}
 801b286:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 801b288:	4805      	ldr	r0, [pc, #20]	@ (801b2a0 <TL_TRACES_Init+0x1c>)
 801b28a:	f7ff f86b 	bl	801a364 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 801b28e:	4b05      	ldr	r3, [pc, #20]	@ (801b2a4 <TL_TRACES_Init+0x20>)
 801b290:	695b      	ldr	r3, [r3, #20]
 801b292:	4a03      	ldr	r2, [pc, #12]	@ (801b2a0 <TL_TRACES_Init+0x1c>)
 801b294:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 801b296:	f7ef fa51 	bl	800a73c <HW_IPCC_TRACES_Init>

  return;
 801b29a:	bf00      	nop
}
 801b29c:	bd80      	pop	{r7, pc}
 801b29e:	bf00      	nop
 801b2a0:	200301cc 	.word	0x200301cc
 801b2a4:	20030000 	.word	0x20030000

0801b2a8 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 801b2a8:	b580      	push	{r7, lr}
 801b2aa:	b082      	sub	sp, #8
 801b2ac:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801b2ae:	e008      	b.n	801b2c2 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 801b2b0:	1d3b      	adds	r3, r7, #4
 801b2b2:	4619      	mov	r1, r3
 801b2b4:	4808      	ldr	r0, [pc, #32]	@ (801b2d8 <HW_IPCC_TRACES_EvtNot+0x30>)
 801b2b6:	f7ff f8f4 	bl	801a4a2 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 801b2ba:	687b      	ldr	r3, [r7, #4]
 801b2bc:	4618      	mov	r0, r3
 801b2be:	f000 f80d 	bl	801b2dc <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 801b2c2:	4805      	ldr	r0, [pc, #20]	@ (801b2d8 <HW_IPCC_TRACES_EvtNot+0x30>)
 801b2c4:	f7ff f85e 	bl	801a384 <LST_is_empty>
 801b2c8:	4603      	mov	r3, r0
 801b2ca:	2b00      	cmp	r3, #0
 801b2cc:	d0f0      	beq.n	801b2b0 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 801b2ce:	bf00      	nop
}
 801b2d0:	3708      	adds	r7, #8
 801b2d2:	46bd      	mov	sp, r7
 801b2d4:	bd80      	pop	{r7, pc}
 801b2d6:	bf00      	nop
 801b2d8:	200301cc 	.word	0x200301cc

0801b2dc <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 801b2dc:	b480      	push	{r7}
 801b2de:	b083      	sub	sp, #12
 801b2e0:	af00      	add	r7, sp, #0
 801b2e2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 801b2e4:	bf00      	nop
 801b2e6:	370c      	adds	r7, #12
 801b2e8:	46bd      	mov	sp, r7
 801b2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2ee:	4770      	bx	lr

0801b2f0 <OutputDbgTrace>:

/******************************************************************************
* DEBUG INFORMATION
******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 801b2f0:	b480      	push	{r7}
 801b2f2:	b087      	sub	sp, #28
 801b2f4:	af00      	add	r7, sp, #0
 801b2f6:	4603      	mov	r3, r0
 801b2f8:	6039      	str	r1, [r7, #0]
 801b2fa:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_AclDataPacket_t *p_acldata_packet; 
  TL_EvtSerial_t *p_cmd_rsp_packet;
  
  switch(packet_type)
 801b2fc:	79fb      	ldrb	r3, [r7, #7]
 801b2fe:	2b08      	cmp	r3, #8
 801b300:	d84c      	bhi.n	801b39c <OutputDbgTrace+0xac>
 801b302:	a201      	add	r2, pc, #4	@ (adr r2, 801b308 <OutputDbgTrace+0x18>)
 801b304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b308:	0801b32d 	.word	0x0801b32d
 801b30c:	0801b351 	.word	0x0801b351
 801b310:	0801b35d 	.word	0x0801b35d
 801b314:	0801b357 	.word	0x0801b357
 801b318:	0801b39d 	.word	0x0801b39d
 801b31c:	0801b371 	.word	0x0801b371
 801b320:	0801b37d 	.word	0x0801b37d
 801b324:	0801b383 	.word	0x0801b383
 801b328:	0801b391 	.word	0x0801b391
  {
  case TL_MB_MM_RELEASE_BUFFER:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801b32c:	683b      	ldr	r3, [r7, #0]
 801b32e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801b330:	697b      	ldr	r3, [r7, #20]
 801b332:	7a5b      	ldrb	r3, [r3, #9]
 801b334:	2bff      	cmp	r3, #255	@ 0xff
 801b336:	d005      	beq.n	801b344 <OutputDbgTrace+0x54>
 801b338:	2bff      	cmp	r3, #255	@ 0xff
 801b33a:	dc05      	bgt.n	801b348 <OutputDbgTrace+0x58>
 801b33c:	2b0e      	cmp	r3, #14
 801b33e:	d005      	beq.n	801b34c <OutputDbgTrace+0x5c>
 801b340:	2b0f      	cmp	r3, #15
      break;
      
    default:
      TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
      TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
      break;
 801b342:	e001      	b.n	801b348 <OutputDbgTrace+0x58>
      break;
 801b344:	bf00      	nop
 801b346:	e02a      	b.n	801b39e <OutputDbgTrace+0xae>
      break;
 801b348:	bf00      	nop
 801b34a:	e028      	b.n	801b39e <OutputDbgTrace+0xae>
      break;
 801b34c:	bf00      	nop
    }
    
    TL_MM_DBG_MSG("\r\n");
    break;
 801b34e:	e026      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801b350:	683b      	ldr	r3, [r7, #0]
 801b352:	60fb      	str	r3, [r7, #12]
      TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 801b354:	e023      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case TL_MB_ACL_DATA:
    (void)p_acldata_packet;
    p_acldata_packet = (TL_AclDataPacket_t*)buffer;
 801b356:	683b      	ldr	r3, [r7, #0]
 801b358:	60bb      	str	r3, [r7, #8]
    TL_HCI_CMD_DBG_MSG(" payload:");
    TL_HCI_CMD_DBG_BUF(p_acldata_packet->AclDataSerial.acl_data, p_acldata_packet->AclDataSerial.length, "");
  }*/
    TL_HCI_CMD_DBG_MSG("\r\n");
    /*TL_HCI_CMD_DBG_RAW(&p_acldata_packet->AclDataSerial, p_acldata_packet->AclDataSerial.length+TL_CMD_HDR_SIZE);*/
    break;
 801b35a:	e020      	b.n	801b39e <OutputDbgTrace+0xae>
      TL_HCI_CMD_DBG_MSG(" ACL Data Tx Ack received");
      TL_HCI_CMD_DBG_MSG("\r\n");
    break;
    
  case TL_MB_BLE_CMD_RSP:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801b35c:	683b      	ldr	r3, [r7, #0]
 801b35e:	617b      	str	r3, [r7, #20]
    switch(p_evt_packet->evtserial.evt.evtcode)
 801b360:	697b      	ldr	r3, [r7, #20]
 801b362:	7a5b      	ldrb	r3, [r3, #9]
 801b364:	2b0e      	cmp	r3, #14
 801b366:	d001      	beq.n	801b36c <OutputDbgTrace+0x7c>
 801b368:	2b0f      	cmp	r3, #15
      }
      break;
      
    default:
      TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
      break;
 801b36a:	e000      	b.n	801b36e <OutputDbgTrace+0x7e>
      break;
 801b36c:	bf00      	nop
    }
    
    TL_HCI_CMD_DBG_MSG("\r\n");
    
    TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 801b36e:	e016      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case TL_MB_BLE_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801b370:	683b      	ldr	r3, [r7, #0]
 801b372:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801b374:	697b      	ldr	r3, [r7, #20]
 801b376:	7a5b      	ldrb	r3, [r3, #9]
 801b378:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_HCI_EVT_DBG_MSG("\r\n");
    
    TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 801b37a:	e010      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD:
    p_cmd_packet = (TL_CmdPacket_t*)buffer;
 801b37c:	683b      	ldr	r3, [r7, #0]
 801b37e:	60fb      	str	r3, [r7, #12]
      TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
    }
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
    break;
 801b380:	e00d      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case TL_MB_SYS_CMD_RSP:
    p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 801b382:	683b      	ldr	r3, [r7, #0]
 801b384:	613b      	str	r3, [r7, #16]
    switch(p_cmd_rsp_packet->evt.evtcode)
 801b386:	693b      	ldr	r3, [r7, #16]
 801b388:	785b      	ldrb	r3, [r3, #1]
 801b38a:	2b0e      	cmp	r3, #14
      }
      break;
      
    default:
      TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
      break;
 801b38c:	bf00      	nop
    }
    
    TL_SHCI_CMD_DBG_MSG("\r\n");
    
    TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
    break;
 801b38e:	e006      	b.n	801b39e <OutputDbgTrace+0xae>
    
  case  TL_MB_SYS_ASYNCH_EVT:
    p_evt_packet = (TL_EvtPacket_t*)buffer;
 801b390:	683b      	ldr	r3, [r7, #0]
 801b392:	617b      	str	r3, [r7, #20]
    if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 801b394:	697b      	ldr	r3, [r7, #20]
 801b396:	7a5b      	ldrb	r3, [r3, #9]
 801b398:	2bff      	cmp	r3, #255	@ 0xff
    }
    
    TL_SHCI_EVT_DBG_MSG("\r\n");
    
    TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
    break;
 801b39a:	e000      	b.n	801b39e <OutputDbgTrace+0xae>
    
  default:
    break;
 801b39c:	bf00      	nop
  }
  
  return;
 801b39e:	bf00      	nop
}
 801b3a0:	371c      	adds	r7, #28
 801b3a2:	46bd      	mov	sp, r7
 801b3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3a8:	4770      	bx	lr
 801b3aa:	bf00      	nop

0801b3ac <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 801b3ac:	b580      	push	{r7, lr}
 801b3ae:	b082      	sub	sp, #8
 801b3b0:	af00      	add	r7, sp, #0
 801b3b2:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 801b3b4:	687b      	ldr	r3, [r7, #4]
 801b3b6:	681b      	ldr	r3, [r3, #0]
 801b3b8:	4a22      	ldr	r2, [pc, #136]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3ba:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 801b3bc:	687b      	ldr	r3, [r7, #4]
 801b3be:	685b      	ldr	r3, [r3, #4]
 801b3c0:	4a20      	ldr	r2, [pc, #128]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3c2:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 801b3c4:	687b      	ldr	r3, [r7, #4]
 801b3c6:	689b      	ldr	r3, [r3, #8]
 801b3c8:	4a1e      	ldr	r2, [pc, #120]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3ca:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 801b3cc:	687b      	ldr	r3, [r7, #4]
 801b3ce:	68db      	ldr	r3, [r3, #12]
 801b3d0:	4a1c      	ldr	r2, [pc, #112]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3d2:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 801b3d4:	687b      	ldr	r3, [r7, #4]
 801b3d6:	691b      	ldr	r3, [r3, #16]
 801b3d8:	4a1a      	ldr	r2, [pc, #104]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3da:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 801b3dc:	687b      	ldr	r3, [r7, #4]
 801b3de:	695b      	ldr	r3, [r3, #20]
 801b3e0:	4a18      	ldr	r2, [pc, #96]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3e2:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 801b3e4:	687b      	ldr	r3, [r7, #4]
 801b3e6:	699b      	ldr	r3, [r3, #24]
 801b3e8:	4a16      	ldr	r2, [pc, #88]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3ea:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 801b3ec:	687b      	ldr	r3, [r7, #4]
 801b3ee:	69db      	ldr	r3, [r3, #28]
 801b3f0:	4a14      	ldr	r2, [pc, #80]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3f2:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 801b3f4:	687b      	ldr	r3, [r7, #4]
 801b3f6:	6a1b      	ldr	r3, [r3, #32]
 801b3f8:	4a12      	ldr	r2, [pc, #72]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b3fa:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b400:	4a10      	ldr	r2, [pc, #64]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b402:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b408:	4a0e      	ldr	r2, [pc, #56]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b40a:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 801b40c:	4b0e      	ldr	r3, [pc, #56]	@ (801b448 <UTIL_LCD_SetFuncDriver+0x9c>)
 801b40e:	2200      	movs	r2, #0
 801b410:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 801b412:	4b0d      	ldr	r3, [pc, #52]	@ (801b448 <UTIL_LCD_SetFuncDriver+0x9c>)
 801b414:	2200      	movs	r2, #0
 801b416:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 801b418:	4b0a      	ldr	r3, [pc, #40]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b41a:	69db      	ldr	r3, [r3, #28]
 801b41c:	4a0b      	ldr	r2, [pc, #44]	@ (801b44c <UTIL_LCD_SetFuncDriver+0xa0>)
 801b41e:	4611      	mov	r1, r2
 801b420:	2000      	movs	r0, #0
 801b422:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 801b424:	4b07      	ldr	r3, [pc, #28]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b426:	6a1b      	ldr	r3, [r3, #32]
 801b428:	4a09      	ldr	r2, [pc, #36]	@ (801b450 <UTIL_LCD_SetFuncDriver+0xa4>)
 801b42a:	4611      	mov	r1, r2
 801b42c:	2000      	movs	r0, #0
 801b42e:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 801b430:	4b04      	ldr	r3, [pc, #16]	@ (801b444 <UTIL_LCD_SetFuncDriver+0x98>)
 801b432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801b434:	4a07      	ldr	r2, [pc, #28]	@ (801b454 <UTIL_LCD_SetFuncDriver+0xa8>)
 801b436:	4611      	mov	r1, r2
 801b438:	2000      	movs	r0, #0
 801b43a:	4798      	blx	r3
}
 801b43c:	bf00      	nop
 801b43e:	3708      	adds	r7, #8
 801b440:	46bd      	mov	sp, r7
 801b442:	bd80      	pop	{r7, pc}
 801b444:	20002cf0 	.word	0x20002cf0
 801b448:	20002cb0 	.word	0x20002cb0
 801b44c:	20002cc4 	.word	0x20002cc4
 801b450:	20002cc8 	.word	0x20002cc8
 801b454:	20002ccc 	.word	0x20002ccc

0801b458 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 801b458:	b580      	push	{r7, lr}
 801b45a:	b082      	sub	sp, #8
 801b45c:	af00      	add	r7, sp, #0
 801b45e:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 801b460:	4a09      	ldr	r2, [pc, #36]	@ (801b488 <UTIL_LCD_SetDevice+0x30>)
 801b462:	687b      	ldr	r3, [r7, #4]
 801b464:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 801b466:	4b09      	ldr	r3, [pc, #36]	@ (801b48c <UTIL_LCD_SetDevice+0x34>)
 801b468:	69db      	ldr	r3, [r3, #28]
 801b46a:	4a09      	ldr	r2, [pc, #36]	@ (801b490 <UTIL_LCD_SetDevice+0x38>)
 801b46c:	4611      	mov	r1, r2
 801b46e:	6878      	ldr	r0, [r7, #4]
 801b470:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 801b472:	4b06      	ldr	r3, [pc, #24]	@ (801b48c <UTIL_LCD_SetDevice+0x34>)
 801b474:	6a1b      	ldr	r3, [r3, #32]
 801b476:	4a07      	ldr	r2, [pc, #28]	@ (801b494 <UTIL_LCD_SetDevice+0x3c>)
 801b478:	4611      	mov	r1, r2
 801b47a:	6878      	ldr	r0, [r7, #4]
 801b47c:	4798      	blx	r3
}
 801b47e:	bf00      	nop
 801b480:	3708      	adds	r7, #8
 801b482:	46bd      	mov	sp, r7
 801b484:	bd80      	pop	{r7, pc}
 801b486:	bf00      	nop
 801b488:	20002cb0 	.word	0x20002cb0
 801b48c:	20002cf0 	.word	0x20002cf0
 801b490:	20002cc4 	.word	0x20002cc4
 801b494:	20002cc8 	.word	0x20002cc8

0801b498 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 801b498:	b480      	push	{r7}
 801b49a:	b083      	sub	sp, #12
 801b49c:	af00      	add	r7, sp, #0
 801b49e:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 801b4a0:	4b06      	ldr	r3, [pc, #24]	@ (801b4bc <UTIL_LCD_SetTextColor+0x24>)
 801b4a2:	68db      	ldr	r3, [r3, #12]
 801b4a4:	4a05      	ldr	r2, [pc, #20]	@ (801b4bc <UTIL_LCD_SetTextColor+0x24>)
 801b4a6:	015b      	lsls	r3, r3, #5
 801b4a8:	4413      	add	r3, r2
 801b4aa:	687a      	ldr	r2, [r7, #4]
 801b4ac:	601a      	str	r2, [r3, #0]
}
 801b4ae:	bf00      	nop
 801b4b0:	370c      	adds	r7, #12
 801b4b2:	46bd      	mov	sp, r7
 801b4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4b8:	4770      	bx	lr
 801b4ba:	bf00      	nop
 801b4bc:	20002cb0 	.word	0x20002cb0

0801b4c0 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 801b4c0:	b480      	push	{r7}
 801b4c2:	b083      	sub	sp, #12
 801b4c4:	af00      	add	r7, sp, #0
 801b4c6:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 801b4c8:	4b06      	ldr	r3, [pc, #24]	@ (801b4e4 <UTIL_LCD_SetBackColor+0x24>)
 801b4ca:	68db      	ldr	r3, [r3, #12]
 801b4cc:	4a05      	ldr	r2, [pc, #20]	@ (801b4e4 <UTIL_LCD_SetBackColor+0x24>)
 801b4ce:	015b      	lsls	r3, r3, #5
 801b4d0:	4413      	add	r3, r2
 801b4d2:	3304      	adds	r3, #4
 801b4d4:	687a      	ldr	r2, [r7, #4]
 801b4d6:	601a      	str	r2, [r3, #0]
}
 801b4d8:	bf00      	nop
 801b4da:	370c      	adds	r7, #12
 801b4dc:	46bd      	mov	sp, r7
 801b4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4e2:	4770      	bx	lr
 801b4e4:	20002cb0 	.word	0x20002cb0

0801b4e8 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 801b4e8:	b480      	push	{r7}
 801b4ea:	b083      	sub	sp, #12
 801b4ec:	af00      	add	r7, sp, #0
 801b4ee:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 801b4f0:	4b06      	ldr	r3, [pc, #24]	@ (801b50c <UTIL_LCD_SetFont+0x24>)
 801b4f2:	68db      	ldr	r3, [r3, #12]
 801b4f4:	4a05      	ldr	r2, [pc, #20]	@ (801b50c <UTIL_LCD_SetFont+0x24>)
 801b4f6:	015b      	lsls	r3, r3, #5
 801b4f8:	4413      	add	r3, r2
 801b4fa:	3308      	adds	r3, #8
 801b4fc:	687a      	ldr	r2, [r7, #4]
 801b4fe:	601a      	str	r2, [r3, #0]
}
 801b500:	bf00      	nop
 801b502:	370c      	adds	r7, #12
 801b504:	46bd      	mov	sp, r7
 801b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b50a:	4770      	bx	lr
 801b50c:	20002cb0 	.word	0x20002cb0

0801b510 <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 801b510:	b480      	push	{r7}
 801b512:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 801b514:	4b05      	ldr	r3, [pc, #20]	@ (801b52c <UTIL_LCD_GetFont+0x1c>)
 801b516:	68db      	ldr	r3, [r3, #12]
 801b518:	4a04      	ldr	r2, [pc, #16]	@ (801b52c <UTIL_LCD_GetFont+0x1c>)
 801b51a:	015b      	lsls	r3, r3, #5
 801b51c:	4413      	add	r3, r2
 801b51e:	3308      	adds	r3, #8
 801b520:	681b      	ldr	r3, [r3, #0]
}
 801b522:	4618      	mov	r0, r3
 801b524:	46bd      	mov	sp, r7
 801b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b52a:	4770      	bx	lr
 801b52c:	20002cb0 	.word	0x20002cb0

0801b530 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 801b530:	b590      	push	{r4, r7, lr}
 801b532:	b087      	sub	sp, #28
 801b534:	af02      	add	r7, sp, #8
 801b536:	60f8      	str	r0, [r7, #12]
 801b538:	60b9      	str	r1, [r7, #8]
 801b53a:	607a      	str	r2, [r7, #4]
 801b53c:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 801b53e:	4b08      	ldr	r3, [pc, #32]	@ (801b560 <UTIL_LCD_FillRGBRect+0x30>)
 801b540:	685c      	ldr	r4, [r3, #4]
 801b542:	4b08      	ldr	r3, [pc, #32]	@ (801b564 <UTIL_LCD_FillRGBRect+0x34>)
 801b544:	6918      	ldr	r0, [r3, #16]
 801b546:	6a3b      	ldr	r3, [r7, #32]
 801b548:	9301      	str	r3, [sp, #4]
 801b54a:	683b      	ldr	r3, [r7, #0]
 801b54c:	9300      	str	r3, [sp, #0]
 801b54e:	687b      	ldr	r3, [r7, #4]
 801b550:	68ba      	ldr	r2, [r7, #8]
 801b552:	68f9      	ldr	r1, [r7, #12]
 801b554:	47a0      	blx	r4
}
 801b556:	bf00      	nop
 801b558:	3714      	adds	r7, #20
 801b55a:	46bd      	mov	sp, r7
 801b55c:	bd90      	pop	{r4, r7, pc}
 801b55e:	bf00      	nop
 801b560:	20002cf0 	.word	0x20002cf0
 801b564:	20002cb0 	.word	0x20002cb0

0801b568 <UTIL_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line  Line to be cleared
  */
void UTIL_LCD_ClearStringLine(uint32_t Line)
{
 801b568:	b590      	push	{r4, r7, lr}
 801b56a:	b085      	sub	sp, #20
 801b56c:	af02      	add	r7, sp, #8
 801b56e:	6078      	str	r0, [r7, #4]
  /* Draw rectangle with background color */
  UTIL_LCD_FillRect(0, (Line * DrawProp[DrawProp->LcdLayer].pFont->Height), DrawProp->LcdXsize, DrawProp[DrawProp->LcdLayer].pFont->Height, DrawProp[DrawProp->LcdLayer].BackColor);
 801b570:	4b13      	ldr	r3, [pc, #76]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b572:	68db      	ldr	r3, [r3, #12]
 801b574:	4a12      	ldr	r2, [pc, #72]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b576:	015b      	lsls	r3, r3, #5
 801b578:	4413      	add	r3, r2
 801b57a:	3308      	adds	r3, #8
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	88db      	ldrh	r3, [r3, #6]
 801b580:	461a      	mov	r2, r3
 801b582:	687b      	ldr	r3, [r7, #4]
 801b584:	fb03 f102 	mul.w	r1, r3, r2
 801b588:	4b0d      	ldr	r3, [pc, #52]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b58a:	695a      	ldr	r2, [r3, #20]
 801b58c:	4b0c      	ldr	r3, [pc, #48]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b58e:	68db      	ldr	r3, [r3, #12]
 801b590:	480b      	ldr	r0, [pc, #44]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b592:	015b      	lsls	r3, r3, #5
 801b594:	4403      	add	r3, r0
 801b596:	3308      	adds	r3, #8
 801b598:	681b      	ldr	r3, [r3, #0]
 801b59a:	88db      	ldrh	r3, [r3, #6]
 801b59c:	461c      	mov	r4, r3
 801b59e:	4b08      	ldr	r3, [pc, #32]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b5a0:	68db      	ldr	r3, [r3, #12]
 801b5a2:	4807      	ldr	r0, [pc, #28]	@ (801b5c0 <UTIL_LCD_ClearStringLine+0x58>)
 801b5a4:	015b      	lsls	r3, r3, #5
 801b5a6:	4403      	add	r3, r0
 801b5a8:	3304      	adds	r3, #4
 801b5aa:	681b      	ldr	r3, [r3, #0]
 801b5ac:	9300      	str	r3, [sp, #0]
 801b5ae:	4623      	mov	r3, r4
 801b5b0:	2000      	movs	r0, #0
 801b5b2:	f000 f901 	bl	801b7b8 <UTIL_LCD_FillRect>
}
 801b5b6:	bf00      	nop
 801b5b8:	370c      	adds	r7, #12
 801b5ba:	46bd      	mov	sp, r7
 801b5bc:	bd90      	pop	{r4, r7, pc}
 801b5be:	bf00      	nop
 801b5c0:	20002cb0 	.word	0x20002cb0

0801b5c4 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 801b5c4:	b580      	push	{r7, lr}
 801b5c6:	b084      	sub	sp, #16
 801b5c8:	af00      	add	r7, sp, #0
 801b5ca:	60f8      	str	r0, [r7, #12]
 801b5cc:	60b9      	str	r1, [r7, #8]
 801b5ce:	4613      	mov	r3, r2
 801b5d0:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801b5d2:	4b16      	ldr	r3, [pc, #88]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b5d4:	68db      	ldr	r3, [r3, #12]
 801b5d6:	4a15      	ldr	r2, [pc, #84]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b5d8:	015b      	lsls	r3, r3, #5
 801b5da:	4413      	add	r3, r2
 801b5dc:	3308      	adds	r3, #8
 801b5de:	681b      	ldr	r3, [r3, #0]
 801b5e0:	681a      	ldr	r2, [r3, #0]
 801b5e2:	79fb      	ldrb	r3, [r7, #7]
 801b5e4:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 801b5e6:	4911      	ldr	r1, [pc, #68]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b5e8:	68c9      	ldr	r1, [r1, #12]
 801b5ea:	4810      	ldr	r0, [pc, #64]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b5ec:	0149      	lsls	r1, r1, #5
 801b5ee:	4401      	add	r1, r0
 801b5f0:	3108      	adds	r1, #8
 801b5f2:	6809      	ldr	r1, [r1, #0]
 801b5f4:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801b5f6:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 801b5fa:	4b0c      	ldr	r3, [pc, #48]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b5fc:	68db      	ldr	r3, [r3, #12]
 801b5fe:	480b      	ldr	r0, [pc, #44]	@ (801b62c <UTIL_LCD_DisplayChar+0x68>)
 801b600:	015b      	lsls	r3, r3, #5
 801b602:	4403      	add	r3, r0
 801b604:	3308      	adds	r3, #8
 801b606:	681b      	ldr	r3, [r3, #0]
 801b608:	889b      	ldrh	r3, [r3, #4]
 801b60a:	3307      	adds	r3, #7
 801b60c:	2b00      	cmp	r3, #0
 801b60e:	da00      	bge.n	801b612 <UTIL_LCD_DisplayChar+0x4e>
 801b610:	3307      	adds	r3, #7
 801b612:	10db      	asrs	r3, r3, #3
 801b614:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 801b618:	4413      	add	r3, r2
 801b61a:	461a      	mov	r2, r3
 801b61c:	68b9      	ldr	r1, [r7, #8]
 801b61e:	68f8      	ldr	r0, [r7, #12]
 801b620:	f000 f904 	bl	801b82c <DrawChar>
}
 801b624:	bf00      	nop
 801b626:	3710      	adds	r7, #16
 801b628:	46bd      	mov	sp, r7
 801b62a:	bd80      	pop	{r7, pc}
 801b62c:	20002cb0 	.word	0x20002cb0

0801b630 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 801b630:	b580      	push	{r7, lr}
 801b632:	b08a      	sub	sp, #40	@ 0x28
 801b634:	af00      	add	r7, sp, #0
 801b636:	60f8      	str	r0, [r7, #12]
 801b638:	60b9      	str	r1, [r7, #8]
 801b63a:	607a      	str	r2, [r7, #4]
 801b63c:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 801b63e:	2301      	movs	r3, #1
 801b640:	627b      	str	r3, [r7, #36]	@ 0x24
 801b642:	2300      	movs	r3, #0
 801b644:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 801b646:	2300      	movs	r3, #0
 801b648:	61fb      	str	r3, [r7, #28]
 801b64a:	2300      	movs	r3, #0
 801b64c:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 801b64e:	687b      	ldr	r3, [r7, #4]
 801b650:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 801b652:	e002      	b.n	801b65a <UTIL_LCD_DisplayStringAt+0x2a>
 801b654:	69fb      	ldr	r3, [r7, #28]
 801b656:	3301      	adds	r3, #1
 801b658:	61fb      	str	r3, [r7, #28]
 801b65a:	69bb      	ldr	r3, [r7, #24]
 801b65c:	1c5a      	adds	r2, r3, #1
 801b65e:	61ba      	str	r2, [r7, #24]
 801b660:	781b      	ldrb	r3, [r3, #0]
 801b662:	2b00      	cmp	r3, #0
 801b664:	d1f6      	bne.n	801b654 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 801b666:	4b48      	ldr	r3, [pc, #288]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b668:	695b      	ldr	r3, [r3, #20]
 801b66a:	4a47      	ldr	r2, [pc, #284]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b66c:	68d2      	ldr	r2, [r2, #12]
 801b66e:	4946      	ldr	r1, [pc, #280]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b670:	0152      	lsls	r2, r2, #5
 801b672:	440a      	add	r2, r1
 801b674:	3208      	adds	r2, #8
 801b676:	6812      	ldr	r2, [r2, #0]
 801b678:	8892      	ldrh	r2, [r2, #4]
 801b67a:	fbb3 f3f2 	udiv	r3, r3, r2
 801b67e:	617b      	str	r3, [r7, #20]

  switch (Mode)
 801b680:	78fb      	ldrb	r3, [r7, #3]
 801b682:	2b03      	cmp	r3, #3
 801b684:	d018      	beq.n	801b6b8 <UTIL_LCD_DisplayStringAt+0x88>
 801b686:	2b03      	cmp	r3, #3
 801b688:	dc2a      	bgt.n	801b6e0 <UTIL_LCD_DisplayStringAt+0xb0>
 801b68a:	2b01      	cmp	r3, #1
 801b68c:	d002      	beq.n	801b694 <UTIL_LCD_DisplayStringAt+0x64>
 801b68e:	2b02      	cmp	r3, #2
 801b690:	d015      	beq.n	801b6be <UTIL_LCD_DisplayStringAt+0x8e>
 801b692:	e025      	b.n	801b6e0 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 801b694:	697a      	ldr	r2, [r7, #20]
 801b696:	69fb      	ldr	r3, [r7, #28]
 801b698:	1ad3      	subs	r3, r2, r3
 801b69a:	4a3b      	ldr	r2, [pc, #236]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b69c:	68d2      	ldr	r2, [r2, #12]
 801b69e:	493a      	ldr	r1, [pc, #232]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b6a0:	0152      	lsls	r2, r2, #5
 801b6a2:	440a      	add	r2, r1
 801b6a4:	3208      	adds	r2, #8
 801b6a6:	6812      	ldr	r2, [r2, #0]
 801b6a8:	8892      	ldrh	r2, [r2, #4]
 801b6aa:	fb02 f303 	mul.w	r3, r2, r3
 801b6ae:	085b      	lsrs	r3, r3, #1
 801b6b0:	68fa      	ldr	r2, [r7, #12]
 801b6b2:	4413      	add	r3, r2
 801b6b4:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801b6b6:	e016      	b.n	801b6e6 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 801b6b8:	68fb      	ldr	r3, [r7, #12]
 801b6ba:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801b6bc:	e013      	b.n	801b6e6 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 801b6be:	697a      	ldr	r2, [r7, #20]
 801b6c0:	69fb      	ldr	r3, [r7, #28]
 801b6c2:	1ad3      	subs	r3, r2, r3
 801b6c4:	4a30      	ldr	r2, [pc, #192]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b6c6:	68d2      	ldr	r2, [r2, #12]
 801b6c8:	492f      	ldr	r1, [pc, #188]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b6ca:	0152      	lsls	r2, r2, #5
 801b6cc:	440a      	add	r2, r1
 801b6ce:	3208      	adds	r2, #8
 801b6d0:	6812      	ldr	r2, [r2, #0]
 801b6d2:	8892      	ldrh	r2, [r2, #4]
 801b6d4:	fb03 f202 	mul.w	r2, r3, r2
 801b6d8:	68fb      	ldr	r3, [r7, #12]
 801b6da:	1ad3      	subs	r3, r2, r3
 801b6dc:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801b6de:	e002      	b.n	801b6e6 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 801b6e0:	68fb      	ldr	r3, [r7, #12]
 801b6e2:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801b6e4:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 801b6e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6e8:	2b00      	cmp	r3, #0
 801b6ea:	d003      	beq.n	801b6f4 <UTIL_LCD_DisplayStringAt+0xc4>
 801b6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801b6f2:	d31b      	bcc.n	801b72c <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 801b6f4:	2301      	movs	r3, #1
 801b6f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 801b6f8:	e018      	b.n	801b72c <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 801b6fa:	687b      	ldr	r3, [r7, #4]
 801b6fc:	781b      	ldrb	r3, [r3, #0]
 801b6fe:	461a      	mov	r2, r3
 801b700:	68b9      	ldr	r1, [r7, #8]
 801b702:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b704:	f7ff ff5e 	bl	801b5c4 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 801b708:	4b1f      	ldr	r3, [pc, #124]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b70a:	68db      	ldr	r3, [r3, #12]
 801b70c:	4a1e      	ldr	r2, [pc, #120]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b70e:	015b      	lsls	r3, r3, #5
 801b710:	4413      	add	r3, r2
 801b712:	3308      	adds	r3, #8
 801b714:	681b      	ldr	r3, [r3, #0]
 801b716:	889b      	ldrh	r3, [r3, #4]
 801b718:	461a      	mov	r2, r3
 801b71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b71c:	4413      	add	r3, r2
 801b71e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 801b720:	687b      	ldr	r3, [r7, #4]
 801b722:	3301      	adds	r3, #1
 801b724:	607b      	str	r3, [r7, #4]
    i++;
 801b726:	6a3b      	ldr	r3, [r7, #32]
 801b728:	3301      	adds	r3, #1
 801b72a:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 801b72c:	687b      	ldr	r3, [r7, #4]
 801b72e:	781b      	ldrb	r3, [r3, #0]
 801b730:	2b00      	cmp	r3, #0
 801b732:	bf14      	ite	ne
 801b734:	2301      	movne	r3, #1
 801b736:	2300      	moveq	r3, #0
 801b738:	b2da      	uxtb	r2, r3
 801b73a:	4b13      	ldr	r3, [pc, #76]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b73c:	6959      	ldr	r1, [r3, #20]
 801b73e:	4b12      	ldr	r3, [pc, #72]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b740:	68db      	ldr	r3, [r3, #12]
 801b742:	4811      	ldr	r0, [pc, #68]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b744:	015b      	lsls	r3, r3, #5
 801b746:	4403      	add	r3, r0
 801b748:	3308      	adds	r3, #8
 801b74a:	681b      	ldr	r3, [r3, #0]
 801b74c:	889b      	ldrh	r3, [r3, #4]
 801b74e:	4618      	mov	r0, r3
 801b750:	6a3b      	ldr	r3, [r7, #32]
 801b752:	fb00 f303 	mul.w	r3, r0, r3
 801b756:	1acb      	subs	r3, r1, r3
 801b758:	b29b      	uxth	r3, r3
 801b75a:	490b      	ldr	r1, [pc, #44]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b75c:	68c9      	ldr	r1, [r1, #12]
 801b75e:	480a      	ldr	r0, [pc, #40]	@ (801b788 <UTIL_LCD_DisplayStringAt+0x158>)
 801b760:	0149      	lsls	r1, r1, #5
 801b762:	4401      	add	r1, r0
 801b764:	3108      	adds	r1, #8
 801b766:	6809      	ldr	r1, [r1, #0]
 801b768:	8889      	ldrh	r1, [r1, #4]
 801b76a:	428b      	cmp	r3, r1
 801b76c:	bf2c      	ite	cs
 801b76e:	2301      	movcs	r3, #1
 801b770:	2300      	movcc	r3, #0
 801b772:	b2db      	uxtb	r3, r3
 801b774:	4013      	ands	r3, r2
 801b776:	b2db      	uxtb	r3, r3
 801b778:	2b00      	cmp	r3, #0
 801b77a:	d1be      	bne.n	801b6fa <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 801b77c:	bf00      	nop
 801b77e:	bf00      	nop
 801b780:	3728      	adds	r7, #40	@ 0x28
 801b782:	46bd      	mov	sp, r7
 801b784:	bd80      	pop	{r7, pc}
 801b786:	bf00      	nop
 801b788:	20002cb0 	.word	0x20002cb0

0801b78c <UTIL_LCD_DisplayStringAtLine>:
  * @brief  Displays a maximum of 60 characters on the LCD.
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  */
void UTIL_LCD_DisplayStringAtLine(uint32_t Line, uint8_t *ptr)
{
 801b78c:	b580      	push	{r7, lr}
 801b78e:	b082      	sub	sp, #8
 801b790:	af00      	add	r7, sp, #0
 801b792:	6078      	str	r0, [r7, #4]
 801b794:	6039      	str	r1, [r7, #0]
  UTIL_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 801b796:	f7ff febb 	bl	801b510 <UTIL_LCD_GetFont>
 801b79a:	4603      	mov	r3, r0
 801b79c:	88db      	ldrh	r3, [r3, #6]
 801b79e:	461a      	mov	r2, r3
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	fb03 f102 	mul.w	r1, r3, r2
 801b7a6:	2303      	movs	r3, #3
 801b7a8:	683a      	ldr	r2, [r7, #0]
 801b7aa:	2000      	movs	r0, #0
 801b7ac:	f7ff ff40 	bl	801b630 <UTIL_LCD_DisplayStringAt>
}
 801b7b0:	bf00      	nop
 801b7b2:	3708      	adds	r7, #8
 801b7b4:	46bd      	mov	sp, r7
 801b7b6:	bd80      	pop	{r7, pc}

0801b7b8 <UTIL_LCD_FillRect>:
  * @param  Width  Rectangle width
  * @param  Height Rectangle height
  * @param  Color  Draw color
  */
void UTIL_LCD_FillRect(uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 801b7b8:	b590      	push	{r4, r7, lr}
 801b7ba:	b087      	sub	sp, #28
 801b7bc:	af02      	add	r7, sp, #8
 801b7be:	60f8      	str	r0, [r7, #12]
 801b7c0:	60b9      	str	r1, [r7, #8]
 801b7c2:	607a      	str	r2, [r7, #4]
 801b7c4:	603b      	str	r3, [r7, #0]
  /* Fill the rectangle */
  if(DrawProp->LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 801b7c6:	4b17      	ldr	r3, [pc, #92]	@ (801b824 <UTIL_LCD_FillRect+0x6c>)
 801b7c8:	69db      	ldr	r3, [r3, #28]
 801b7ca:	2b02      	cmp	r3, #2
 801b7cc:	d11a      	bne.n	801b804 <UTIL_LCD_FillRect+0x4c>
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, CONVERTARGB88882RGB565(Color));
 801b7ce:	4b16      	ldr	r3, [pc, #88]	@ (801b828 <UTIL_LCD_FillRect+0x70>)
 801b7d0:	691c      	ldr	r4, [r3, #16]
 801b7d2:	4b14      	ldr	r3, [pc, #80]	@ (801b824 <UTIL_LCD_FillRect+0x6c>)
 801b7d4:	6918      	ldr	r0, [r3, #16]
 801b7d6:	6a3b      	ldr	r3, [r7, #32]
 801b7d8:	08db      	lsrs	r3, r3, #3
 801b7da:	f003 021f 	and.w	r2, r3, #31
 801b7de:	6a3b      	ldr	r3, [r7, #32]
 801b7e0:	0a9b      	lsrs	r3, r3, #10
 801b7e2:	015b      	lsls	r3, r3, #5
 801b7e4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801b7e8:	431a      	orrs	r2, r3
 801b7ea:	6a3b      	ldr	r3, [r7, #32]
 801b7ec:	0cdb      	lsrs	r3, r3, #19
 801b7ee:	02db      	lsls	r3, r3, #11
 801b7f0:	b29b      	uxth	r3, r3
 801b7f2:	4313      	orrs	r3, r2
 801b7f4:	9301      	str	r3, [sp, #4]
 801b7f6:	683b      	ldr	r3, [r7, #0]
 801b7f8:	9300      	str	r3, [sp, #0]
 801b7fa:	687b      	ldr	r3, [r7, #4]
 801b7fc:	68ba      	ldr	r2, [r7, #8]
 801b7fe:	68f9      	ldr	r1, [r7, #12]
 801b800:	47a0      	blx	r4
  }
  else
  {
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
  }
}
 801b802:	e00b      	b.n	801b81c <UTIL_LCD_FillRect+0x64>
    FuncDriver.FillRect(DrawProp->LcdDevice, Xpos, Ypos, Width, Height, Color);
 801b804:	4b08      	ldr	r3, [pc, #32]	@ (801b828 <UTIL_LCD_FillRect+0x70>)
 801b806:	691c      	ldr	r4, [r3, #16]
 801b808:	4b06      	ldr	r3, [pc, #24]	@ (801b824 <UTIL_LCD_FillRect+0x6c>)
 801b80a:	6918      	ldr	r0, [r3, #16]
 801b80c:	6a3b      	ldr	r3, [r7, #32]
 801b80e:	9301      	str	r3, [sp, #4]
 801b810:	683b      	ldr	r3, [r7, #0]
 801b812:	9300      	str	r3, [sp, #0]
 801b814:	687b      	ldr	r3, [r7, #4]
 801b816:	68ba      	ldr	r2, [r7, #8]
 801b818:	68f9      	ldr	r1, [r7, #12]
 801b81a:	47a0      	blx	r4
}
 801b81c:	bf00      	nop
 801b81e:	3714      	adds	r7, #20
 801b820:	46bd      	mov	sp, r7
 801b822:	bd90      	pop	{r4, r7, pc}
 801b824:	20002cb0 	.word	0x20002cb0
 801b828:	20002cf0 	.word	0x20002cf0

0801b82c <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 801b82c:	b580      	push	{r7, lr}
 801b82e:	b0b2      	sub	sp, #200	@ 0xc8
 801b830:	af02      	add	r7, sp, #8
 801b832:	60f8      	str	r0, [r7, #12]
 801b834:	60b9      	str	r1, [r7, #8]
 801b836:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 801b838:	2300      	movs	r3, #0
 801b83a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801b83e:	2300      	movs	r3, #0
 801b840:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 801b844:	4ba5      	ldr	r3, [pc, #660]	@ (801badc <DrawChar+0x2b0>)
 801b846:	68db      	ldr	r3, [r3, #12]
 801b848:	4aa4      	ldr	r2, [pc, #656]	@ (801badc <DrawChar+0x2b0>)
 801b84a:	015b      	lsls	r3, r3, #5
 801b84c:	4413      	add	r3, r2
 801b84e:	3308      	adds	r3, #8
 801b850:	681b      	ldr	r3, [r3, #0]
 801b852:	88db      	ldrh	r3, [r3, #6]
 801b854:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 801b858:	4ba0      	ldr	r3, [pc, #640]	@ (801badc <DrawChar+0x2b0>)
 801b85a:	68db      	ldr	r3, [r3, #12]
 801b85c:	4a9f      	ldr	r2, [pc, #636]	@ (801badc <DrawChar+0x2b0>)
 801b85e:	015b      	lsls	r3, r3, #5
 801b860:	4413      	add	r3, r2
 801b862:	3308      	adds	r3, #8
 801b864:	681b      	ldr	r3, [r3, #0]
 801b866:	889b      	ldrh	r3, [r3, #4]
 801b868:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 801b86c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b870:	3307      	adds	r3, #7
 801b872:	f023 0207 	bic.w	r2, r3, #7
 801b876:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b87a:	1ad3      	subs	r3, r2, r3
 801b87c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 801b880:	2300      	movs	r3, #0
 801b882:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801b886:	e11c      	b.n	801bac2 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 801b888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b88c:	3307      	adds	r3, #7
 801b88e:	08db      	lsrs	r3, r3, #3
 801b890:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801b894:	fb02 f303 	mul.w	r3, r2, r3
 801b898:	687a      	ldr	r2, [r7, #4]
 801b89a:	4413      	add	r3, r2
 801b89c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 801b8a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801b8a4:	3307      	adds	r3, #7
 801b8a6:	08db      	lsrs	r3, r3, #3
 801b8a8:	2b01      	cmp	r3, #1
 801b8aa:	d002      	beq.n	801b8b2 <DrawChar+0x86>
 801b8ac:	2b02      	cmp	r3, #2
 801b8ae:	d006      	beq.n	801b8be <DrawChar+0x92>
 801b8b0:	e011      	b.n	801b8d6 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 801b8b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801b8b6:	781b      	ldrb	r3, [r3, #0]
 801b8b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 801b8bc:	e01d      	b.n	801b8fa <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 801b8be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801b8c2:	781b      	ldrb	r3, [r3, #0]
 801b8c4:	021b      	lsls	r3, r3, #8
 801b8c6:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801b8ca:	3201      	adds	r2, #1
 801b8cc:	7812      	ldrb	r2, [r2, #0]
 801b8ce:	4313      	orrs	r3, r2
 801b8d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 801b8d4:	e011      	b.n	801b8fa <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 801b8d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801b8da:	781b      	ldrb	r3, [r3, #0]
 801b8dc:	041a      	lsls	r2, r3, #16
 801b8de:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801b8e2:	3301      	adds	r3, #1
 801b8e4:	781b      	ldrb	r3, [r3, #0]
 801b8e6:	021b      	lsls	r3, r3, #8
 801b8e8:	4313      	orrs	r3, r2
 801b8ea:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801b8ee:	3202      	adds	r2, #2
 801b8f0:	7812      	ldrb	r2, [r2, #0]
 801b8f2:	4313      	orrs	r3, r2
 801b8f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 801b8f8:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 801b8fa:	4b78      	ldr	r3, [pc, #480]	@ (801badc <DrawChar+0x2b0>)
 801b8fc:	68db      	ldr	r3, [r3, #12]
 801b8fe:	4a77      	ldr	r2, [pc, #476]	@ (801badc <DrawChar+0x2b0>)
 801b900:	015b      	lsls	r3, r3, #5
 801b902:	4413      	add	r3, r2
 801b904:	331c      	adds	r3, #28
 801b906:	681b      	ldr	r3, [r3, #0]
 801b908:	2b02      	cmp	r3, #2
 801b90a:	f040 808c 	bne.w	801ba26 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 801b90e:	2300      	movs	r3, #0
 801b910:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801b914:	e074      	b.n	801ba00 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 801b916:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801b91a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801b91e:	1ad2      	subs	r2, r2, r3
 801b920:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801b924:	4413      	add	r3, r2
 801b926:	3b01      	subs	r3, #1
 801b928:	2201      	movs	r2, #1
 801b92a:	fa02 f303 	lsl.w	r3, r2, r3
 801b92e:	461a      	mov	r2, r3
 801b930:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801b934:	4013      	ands	r3, r2
 801b936:	2b00      	cmp	r3, #0
 801b938:	d02d      	beq.n	801b996 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 801b93a:	4b68      	ldr	r3, [pc, #416]	@ (801badc <DrawChar+0x2b0>)
 801b93c:	68db      	ldr	r3, [r3, #12]
 801b93e:	4a67      	ldr	r2, [pc, #412]	@ (801badc <DrawChar+0x2b0>)
 801b940:	015b      	lsls	r3, r3, #5
 801b942:	4413      	add	r3, r2
 801b944:	681b      	ldr	r3, [r3, #0]
 801b946:	08db      	lsrs	r3, r3, #3
 801b948:	b29b      	uxth	r3, r3
 801b94a:	f003 031f 	and.w	r3, r3, #31
 801b94e:	b29a      	uxth	r2, r3
 801b950:	4b62      	ldr	r3, [pc, #392]	@ (801badc <DrawChar+0x2b0>)
 801b952:	68db      	ldr	r3, [r3, #12]
 801b954:	4961      	ldr	r1, [pc, #388]	@ (801badc <DrawChar+0x2b0>)
 801b956:	015b      	lsls	r3, r3, #5
 801b958:	440b      	add	r3, r1
 801b95a:	681b      	ldr	r3, [r3, #0]
 801b95c:	0a9b      	lsrs	r3, r3, #10
 801b95e:	b29b      	uxth	r3, r3
 801b960:	015b      	lsls	r3, r3, #5
 801b962:	b29b      	uxth	r3, r3
 801b964:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801b968:	b29b      	uxth	r3, r3
 801b96a:	4313      	orrs	r3, r2
 801b96c:	b29a      	uxth	r2, r3
 801b96e:	4b5b      	ldr	r3, [pc, #364]	@ (801badc <DrawChar+0x2b0>)
 801b970:	68db      	ldr	r3, [r3, #12]
 801b972:	495a      	ldr	r1, [pc, #360]	@ (801badc <DrawChar+0x2b0>)
 801b974:	015b      	lsls	r3, r3, #5
 801b976:	440b      	add	r3, r1
 801b978:	681b      	ldr	r3, [r3, #0]
 801b97a:	0cdb      	lsrs	r3, r3, #19
 801b97c:	b29b      	uxth	r3, r3
 801b97e:	02db      	lsls	r3, r3, #11
 801b980:	b29b      	uxth	r3, r3
 801b982:	4313      	orrs	r3, r2
 801b984:	b29a      	uxth	r2, r3
 801b986:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801b98a:	005b      	lsls	r3, r3, #1
 801b98c:	33c0      	adds	r3, #192	@ 0xc0
 801b98e:	443b      	add	r3, r7
 801b990:	f823 2c4c 	strh.w	r2, [r3, #-76]
 801b994:	e02f      	b.n	801b9f6 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 801b996:	4b51      	ldr	r3, [pc, #324]	@ (801badc <DrawChar+0x2b0>)
 801b998:	68db      	ldr	r3, [r3, #12]
 801b99a:	4a50      	ldr	r2, [pc, #320]	@ (801badc <DrawChar+0x2b0>)
 801b99c:	015b      	lsls	r3, r3, #5
 801b99e:	4413      	add	r3, r2
 801b9a0:	3304      	adds	r3, #4
 801b9a2:	681b      	ldr	r3, [r3, #0]
 801b9a4:	08db      	lsrs	r3, r3, #3
 801b9a6:	b29b      	uxth	r3, r3
 801b9a8:	f003 031f 	and.w	r3, r3, #31
 801b9ac:	b29a      	uxth	r2, r3
 801b9ae:	4b4b      	ldr	r3, [pc, #300]	@ (801badc <DrawChar+0x2b0>)
 801b9b0:	68db      	ldr	r3, [r3, #12]
 801b9b2:	494a      	ldr	r1, [pc, #296]	@ (801badc <DrawChar+0x2b0>)
 801b9b4:	015b      	lsls	r3, r3, #5
 801b9b6:	440b      	add	r3, r1
 801b9b8:	3304      	adds	r3, #4
 801b9ba:	681b      	ldr	r3, [r3, #0]
 801b9bc:	0a9b      	lsrs	r3, r3, #10
 801b9be:	b29b      	uxth	r3, r3
 801b9c0:	015b      	lsls	r3, r3, #5
 801b9c2:	b29b      	uxth	r3, r3
 801b9c4:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801b9c8:	b29b      	uxth	r3, r3
 801b9ca:	4313      	orrs	r3, r2
 801b9cc:	b29a      	uxth	r2, r3
 801b9ce:	4b43      	ldr	r3, [pc, #268]	@ (801badc <DrawChar+0x2b0>)
 801b9d0:	68db      	ldr	r3, [r3, #12]
 801b9d2:	4942      	ldr	r1, [pc, #264]	@ (801badc <DrawChar+0x2b0>)
 801b9d4:	015b      	lsls	r3, r3, #5
 801b9d6:	440b      	add	r3, r1
 801b9d8:	3304      	adds	r3, #4
 801b9da:	681b      	ldr	r3, [r3, #0]
 801b9dc:	0cdb      	lsrs	r3, r3, #19
 801b9de:	b29b      	uxth	r3, r3
 801b9e0:	02db      	lsls	r3, r3, #11
 801b9e2:	b29b      	uxth	r3, r3
 801b9e4:	4313      	orrs	r3, r2
 801b9e6:	b29a      	uxth	r2, r3
 801b9e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801b9ec:	005b      	lsls	r3, r3, #1
 801b9ee:	33c0      	adds	r3, #192	@ 0xc0
 801b9f0:	443b      	add	r3, r7
 801b9f2:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 801b9f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801b9fa:	3301      	adds	r3, #1
 801b9fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801ba00:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801ba04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801ba08:	429a      	cmp	r2, r3
 801ba0a:	d384      	bcc.n	801b916 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 801ba0c:	68b9      	ldr	r1, [r7, #8]
 801ba0e:	1c4b      	adds	r3, r1, #1
 801ba10:	60bb      	str	r3, [r7, #8]
 801ba12:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 801ba16:	2301      	movs	r3, #1
 801ba18:	9300      	str	r3, [sp, #0]
 801ba1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801ba1e:	68f8      	ldr	r0, [r7, #12]
 801ba20:	f7ff fd86 	bl	801b530 <UTIL_LCD_FillRGBRect>
 801ba24:	e048      	b.n	801bab8 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 801ba26:	2300      	movs	r3, #0
 801ba28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801ba2c:	e032      	b.n	801ba94 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 801ba2e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801ba32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ba36:	1ad2      	subs	r2, r2, r3
 801ba38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 801ba3c:	4413      	add	r3, r2
 801ba3e:	3b01      	subs	r3, #1
 801ba40:	2201      	movs	r2, #1
 801ba42:	fa02 f303 	lsl.w	r3, r2, r3
 801ba46:	461a      	mov	r2, r3
 801ba48:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801ba4c:	4013      	ands	r3, r2
 801ba4e:	2b00      	cmp	r3, #0
 801ba50:	d00d      	beq.n	801ba6e <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 801ba52:	4b22      	ldr	r3, [pc, #136]	@ (801badc <DrawChar+0x2b0>)
 801ba54:	68db      	ldr	r3, [r3, #12]
 801ba56:	4a21      	ldr	r2, [pc, #132]	@ (801badc <DrawChar+0x2b0>)
 801ba58:	015b      	lsls	r3, r3, #5
 801ba5a:	4413      	add	r3, r2
 801ba5c:	681a      	ldr	r2, [r3, #0]
 801ba5e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ba62:	009b      	lsls	r3, r3, #2
 801ba64:	33c0      	adds	r3, #192	@ 0xc0
 801ba66:	443b      	add	r3, r7
 801ba68:	f843 2cac 	str.w	r2, [r3, #-172]
 801ba6c:	e00d      	b.n	801ba8a <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 801ba6e:	4b1b      	ldr	r3, [pc, #108]	@ (801badc <DrawChar+0x2b0>)
 801ba70:	68db      	ldr	r3, [r3, #12]
 801ba72:	4a1a      	ldr	r2, [pc, #104]	@ (801badc <DrawChar+0x2b0>)
 801ba74:	015b      	lsls	r3, r3, #5
 801ba76:	4413      	add	r3, r2
 801ba78:	3304      	adds	r3, #4
 801ba7a:	681a      	ldr	r2, [r3, #0]
 801ba7c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ba80:	009b      	lsls	r3, r3, #2
 801ba82:	33c0      	adds	r3, #192	@ 0xc0
 801ba84:	443b      	add	r3, r7
 801ba86:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801ba8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801ba8e:	3301      	adds	r3, #1
 801ba90:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801ba94:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801ba98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801ba9c:	429a      	cmp	r2, r3
 801ba9e:	d3c6      	bcc.n	801ba2e <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 801baa0:	68b9      	ldr	r1, [r7, #8]
 801baa2:	1c4b      	adds	r3, r1, #1
 801baa4:	60bb      	str	r3, [r7, #8]
 801baa6:	f107 0214 	add.w	r2, r7, #20
 801baaa:	2301      	movs	r3, #1
 801baac:	9300      	str	r3, [sp, #0]
 801baae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801bab2:	68f8      	ldr	r0, [r7, #12]
 801bab4:	f7ff fd3c 	bl	801b530 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 801bab8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801babc:	3301      	adds	r3, #1
 801babe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801bac2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 801bac6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801baca:	429a      	cmp	r2, r3
 801bacc:	f4ff aedc 	bcc.w	801b888 <DrawChar+0x5c>
    }
  }
}
 801bad0:	bf00      	nop
 801bad2:	bf00      	nop
 801bad4:	37c0      	adds	r7, #192	@ 0xc0
 801bad6:	46bd      	mov	sp, r7
 801bad8:	bd80      	pop	{r7, pc}
 801bada:	bf00      	nop
 801badc:	20002cb0 	.word	0x20002cb0

0801bae0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801bae0:	b480      	push	{r7}
 801bae2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801bae4:	4b05      	ldr	r3, [pc, #20]	@ (801bafc <UTIL_LPM_Init+0x1c>)
 801bae6:	2200      	movs	r2, #0
 801bae8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801baea:	4b05      	ldr	r3, [pc, #20]	@ (801bb00 <UTIL_LPM_Init+0x20>)
 801baec:	2200      	movs	r2, #0
 801baee:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801baf0:	bf00      	nop
 801baf2:	46bd      	mov	sp, r7
 801baf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801baf8:	4770      	bx	lr
 801bafa:	bf00      	nop
 801bafc:	20002d1c 	.word	0x20002d1c
 801bb00:	20002d20 	.word	0x20002d20

0801bb04 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801bb04:	b480      	push	{r7}
 801bb06:	b087      	sub	sp, #28
 801bb08:	af00      	add	r7, sp, #0
 801bb0a:	6078      	str	r0, [r7, #4]
 801bb0c:	460b      	mov	r3, r1
 801bb0e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bb10:	f3ef 8310 	mrs	r3, PRIMASK
 801bb14:	613b      	str	r3, [r7, #16]
  return(result);
 801bb16:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801bb18:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bb1a:	b672      	cpsid	i
}
 801bb1c:	bf00      	nop
  
  switch(state)
 801bb1e:	78fb      	ldrb	r3, [r7, #3]
 801bb20:	2b00      	cmp	r3, #0
 801bb22:	d008      	beq.n	801bb36 <UTIL_LPM_SetOffMode+0x32>
 801bb24:	2b01      	cmp	r3, #1
 801bb26:	d10e      	bne.n	801bb46 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801bb28:	4b0d      	ldr	r3, [pc, #52]	@ (801bb60 <UTIL_LPM_SetOffMode+0x5c>)
 801bb2a:	681a      	ldr	r2, [r3, #0]
 801bb2c:	687b      	ldr	r3, [r7, #4]
 801bb2e:	4313      	orrs	r3, r2
 801bb30:	4a0b      	ldr	r2, [pc, #44]	@ (801bb60 <UTIL_LPM_SetOffMode+0x5c>)
 801bb32:	6013      	str	r3, [r2, #0]
      break;
 801bb34:	e008      	b.n	801bb48 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801bb36:	687b      	ldr	r3, [r7, #4]
 801bb38:	43da      	mvns	r2, r3
 801bb3a:	4b09      	ldr	r3, [pc, #36]	@ (801bb60 <UTIL_LPM_SetOffMode+0x5c>)
 801bb3c:	681b      	ldr	r3, [r3, #0]
 801bb3e:	4013      	ands	r3, r2
 801bb40:	4a07      	ldr	r2, [pc, #28]	@ (801bb60 <UTIL_LPM_SetOffMode+0x5c>)
 801bb42:	6013      	str	r3, [r2, #0]
      break;
 801bb44:	e000      	b.n	801bb48 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801bb46:	bf00      	nop
 801bb48:	697b      	ldr	r3, [r7, #20]
 801bb4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bb4c:	68fb      	ldr	r3, [r7, #12]
 801bb4e:	f383 8810 	msr	PRIMASK, r3
}
 801bb52:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801bb54:	bf00      	nop
 801bb56:	371c      	adds	r7, #28
 801bb58:	46bd      	mov	sp, r7
 801bb5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bb5e:	4770      	bx	lr
 801bb60:	20002d20 	.word	0x20002d20

0801bb64 <UTIL_SEQ_Run>:
  * That is the reason why many variables that are used only in that function are declared static.
  * Note: These variables could have been declared static in the function.
  *
  */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801bb64:	b580      	push	{r7, lr}
 801bb66:	b094      	sub	sp, #80	@ 0x50
 801bb68:	af00      	add	r7, sp, #0
 801bb6a:	6078      	str	r0, [r7, #4]
    /*
     * When this function is nested, the mask to be applied cannot be larger than the first call
     * The mask is always getting smaller and smaller
     * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
     */
    super_mask_backup = SuperMask;
 801bb6c:	4b89      	ldr	r3, [pc, #548]	@ (801bd94 <UTIL_SEQ_Run+0x230>)
 801bb6e:	681b      	ldr	r3, [r3, #0]
 801bb70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    SuperMask &= Mask_bm;
 801bb72:	4b88      	ldr	r3, [pc, #544]	@ (801bd94 <UTIL_SEQ_Run+0x230>)
 801bb74:	681a      	ldr	r2, [r3, #0]
 801bb76:	687b      	ldr	r3, [r7, #4]
 801bb78:	4013      	ands	r3, r2
 801bb7a:	4a86      	ldr	r2, [pc, #536]	@ (801bd94 <UTIL_SEQ_Run+0x230>)
 801bb7c:	6013      	str	r3, [r2, #0]
     * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
     * SuperMask that comes from UTIL_SEQ_Run
     * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
     * waiting task
     */
    local_taskset = TaskSet;
 801bb7e:	4b86      	ldr	r3, [pc, #536]	@ (801bd98 <UTIL_SEQ_Run+0x234>)
 801bb80:	681b      	ldr	r3, [r3, #0]
 801bb82:	647b      	str	r3, [r7, #68]	@ 0x44
    local_evtset = EvtSet;
 801bb84:	4b85      	ldr	r3, [pc, #532]	@ (801bd9c <UTIL_SEQ_Run+0x238>)
 801bb86:	681b      	ldr	r3, [r3, #0]
 801bb88:	643b      	str	r3, [r7, #64]	@ 0x40
    local_taskmask = TaskMask;
 801bb8a:	4b85      	ldr	r3, [pc, #532]	@ (801bda0 <UTIL_SEQ_Run+0x23c>)
 801bb8c:	681b      	ldr	r3, [r3, #0]
 801bb8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    local_evtwaited =  EvtWaited;
 801bb90:	4b84      	ldr	r3, [pc, #528]	@ (801bda4 <UTIL_SEQ_Run+0x240>)
 801bb92:	681b      	ldr	r3, [r3, #0]
 801bb94:	63bb      	str	r3, [r7, #56]	@ 0x38
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801bb96:	e112      	b.n	801bdbe <UTIL_SEQ_Run+0x25a>
    {
        counter = 0U;
 801bb98:	2300      	movs	r3, #0
 801bb9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
        /*
         * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
         * on the priority parameter given from UTIL_SEQ_SetTask()
         * The while loop is looking for a flag set from the highest priority maskr to the lower
         */
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801bb9c:	e002      	b.n	801bba4 <UTIL_SEQ_Run+0x40>
        {
            counter++;
 801bb9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bba0:	3301      	adds	r3, #1
 801bba2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801bba4:	4a80      	ldr	r2, [pc, #512]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bba8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801bbac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bbae:	401a      	ands	r2, r3
 801bbb0:	4b78      	ldr	r3, [pc, #480]	@ (801bd94 <UTIL_SEQ_Run+0x230>)
 801bbb2:	681b      	ldr	r3, [r3, #0]
 801bbb4:	4013      	ands	r3, r2
 801bbb6:	2b00      	cmp	r3, #0
 801bbb8:	d0f1      	beq.n	801bb9e <UTIL_SEQ_Run+0x3a>
        }

        current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801bbba:	4a7b      	ldr	r2, [pc, #492]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bbbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bbbe:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801bbc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bbc4:	401a      	ands	r2, r3
 801bbc6:	4b73      	ldr	r3, [pc, #460]	@ (801bd94 <UTIL_SEQ_Run+0x230>)
 801bbc8:	681b      	ldr	r3, [r3, #0]
 801bbca:	4013      	ands	r3, r2
 801bbcc:	64bb      	str	r3, [r7, #72]	@ 0x48
         * the round_robin mask
         *
         * In the check below, the round_robin mask is reinitialize in case all pending
         * tasks haven been executed at least once
         */
        if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801bbce:	4a76      	ldr	r2, [pc, #472]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bbd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bbd2:	00db      	lsls	r3, r3, #3
 801bbd4:	4413      	add	r3, r2
 801bbd6:	685a      	ldr	r2, [r3, #4]
 801bbd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bbda:	4013      	ands	r3, r2
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	d106      	bne.n	801bbee <UTIL_SEQ_Run+0x8a>
        {
            TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801bbe0:	4a71      	ldr	r2, [pc, #452]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bbe2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bbe4:	00db      	lsls	r3, r3, #3
 801bbe6:	4413      	add	r3, r2
 801bbe8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801bbec:	605a      	str	r2, [r3, #4]

        /*
         * Compute the Stack Startving List
         * This is the list of the task that have been set at least once minus the one that have been cleared ar least once
         */
        task_starving_list = TaskSet;
 801bbee:	4b6a      	ldr	r3, [pc, #424]	@ (801bd98 <UTIL_SEQ_Run+0x234>)
 801bbf0:	681b      	ldr	r3, [r3, #0]
 801bbf2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * Such situation shall not happen when evaluating task_starving_list
         * At any time, there should not be any bit reset in TaskPrio[counter].round_robin and reset in TaskClearList
         * It is correct with regard to the Sequencer Architecture to set in TaskClearList all tasks that are said to be executed from TaskPrio[counter].round_robin
         * This synchronizes both information before calculating the CurrentTaskIdx
         */
        TaskClearList |= (~TaskPrio[counter].round_robin);
 801bbf4:	4a6c      	ldr	r2, [pc, #432]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bbf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bbf8:	00db      	lsls	r3, r3, #3
 801bbfa:	4413      	add	r3, r2
 801bbfc:	685b      	ldr	r3, [r3, #4]
 801bbfe:	43da      	mvns	r2, r3
 801bc00:	4b6a      	ldr	r3, [pc, #424]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	4313      	orrs	r3, r2
 801bc06:	4a69      	ldr	r2, [pc, #420]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bc08:	6013      	str	r3, [r2, #0]

        task_starving_list &= (~TaskClearList);
 801bc0a:	4b68      	ldr	r3, [pc, #416]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bc0c:	681b      	ldr	r3, [r3, #0]
 801bc0e:	43db      	mvns	r3, r3
 801bc10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801bc12:	4013      	ands	r3, r2
 801bc14:	62bb      	str	r3, [r7, #40]	@ 0x28

        /*
         * Consider first the starving list and update current_task_set accordingly
         */
        if ((task_starving_list & current_task_set) != 0U)
 801bc16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801bc18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bc1a:	4013      	ands	r3, r2
 801bc1c:	2b00      	cmp	r3, #0
 801bc1e:	d003      	beq.n	801bc28 <UTIL_SEQ_Run+0xc4>
        {
          current_task_set = (task_starving_list & current_task_set);
 801bc20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801bc22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc24:	4013      	ands	r3, r2
 801bc26:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /*
         * Reinitialize the Starving List if required
         */
        if(task_starving_list == 0)
 801bc28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801bc2a:	2b00      	cmp	r3, #0
 801bc2c:	d102      	bne.n	801bc34 <UTIL_SEQ_Run+0xd0>
        {
          TaskClearList = 0;
 801bc2e:	4b5f      	ldr	r3, [pc, #380]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bc30:	2200      	movs	r2, #0
 801bc32:	601a      	str	r2, [r3, #0]
        /*
         * Read the flag index of the task to be executed
         * Once the index is read, the associated task will be executed even though a higher priority stack is requested
         * before task execution.
         */
        CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801bc34:	4a5c      	ldr	r2, [pc, #368]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bc36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bc38:	00db      	lsls	r3, r3, #3
 801bc3a:	4413      	add	r3, r2
 801bc3c:	685a      	ldr	r2, [r3, #4]
 801bc3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801bc40:	4013      	ands	r3, r2
 801bc42:	4618      	mov	r0, r3
 801bc44:	f000 fa43 	bl	801c0ce <SEQ_BitPosition>
 801bc48:	4603      	mov	r3, r0
 801bc4a:	461a      	mov	r2, r3
 801bc4c:	4b58      	ldr	r3, [pc, #352]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bc4e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc50:	f3ef 8310 	mrs	r3, PRIMASK
 801bc54:	61fb      	str	r3, [r7, #28]
  return(result);
 801bc56:	69fb      	ldr	r3, [r7, #28]

        UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801bc58:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 801bc5a:	b672      	cpsid	i
}
 801bc5c:	bf00      	nop
        /* remove from the list or pending task the one that has been selected to be executed */
        TaskSet &= ~(1U << CurrentTaskIdx);
 801bc5e:	4b54      	ldr	r3, [pc, #336]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bc60:	681b      	ldr	r3, [r3, #0]
 801bc62:	2201      	movs	r2, #1
 801bc64:	fa02 f303 	lsl.w	r3, r2, r3
 801bc68:	43da      	mvns	r2, r3
 801bc6a:	4b4b      	ldr	r3, [pc, #300]	@ (801bd98 <UTIL_SEQ_Run+0x234>)
 801bc6c:	681b      	ldr	r3, [r3, #0]
 801bc6e:	4013      	ands	r3, r2
 801bc70:	4a49      	ldr	r2, [pc, #292]	@ (801bd98 <UTIL_SEQ_Run+0x234>)
 801bc72:	6013      	str	r3, [r2, #0]

        /*
         * remove from all priority mask the task that has been selected to be executed
         */
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801bc74:	2301      	movs	r3, #1
 801bc76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801bc78:	e013      	b.n	801bca2 <UTIL_SEQ_Run+0x13e>
        {
          TaskPrio[counter - 1u].priority    &= ~(1U << CurrentTaskIdx);
 801bc7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bc7c:	3b01      	subs	r3, #1
 801bc7e:	4a4a      	ldr	r2, [pc, #296]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bc80:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801bc84:	4b4a      	ldr	r3, [pc, #296]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bc86:	681b      	ldr	r3, [r3, #0]
 801bc88:	2201      	movs	r2, #1
 801bc8a:	fa02 f303 	lsl.w	r3, r2, r3
 801bc8e:	43da      	mvns	r2, r3
 801bc90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bc92:	3b01      	subs	r3, #1
 801bc94:	400a      	ands	r2, r1
 801bc96:	4944      	ldr	r1, [pc, #272]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bc98:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801bc9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bc9e:	3b01      	subs	r3, #1
 801bca0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801bca2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801bca4:	2b00      	cmp	r3, #0
 801bca6:	d1e8      	bne.n	801bc7a <UTIL_SEQ_Run+0x116>
 801bca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bcaa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bcac:	69bb      	ldr	r3, [r7, #24]
 801bcae:	f383 8810 	msr	PRIMASK, r3
}
 801bcb2:	bf00      	nop
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION( );

        UTIL_SEQ_PreTask(CurrentTaskIdx);
 801bcb4:	4b3e      	ldr	r3, [pc, #248]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bcb6:	681b      	ldr	r3, [r3, #0]
 801bcb8:	4618      	mov	r0, r3
 801bcba:	f000 f9e9 	bl	801c090 <UTIL_SEQ_PreTask>

        /*
         * Check that function exists before calling it
         */
        if ((CurrentTaskIdx < UTIL_SEQ_CONF_TASK_NBR) && (TaskCb[CurrentTaskIdx] != NULL))
 801bcbe:	4b3c      	ldr	r3, [pc, #240]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bcc0:	681b      	ldr	r3, [r3, #0]
 801bcc2:	2b1f      	cmp	r3, #31
 801bcc4:	d878      	bhi.n	801bdb8 <UTIL_SEQ_Run+0x254>
 801bcc6:	4b3a      	ldr	r3, [pc, #232]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bcc8:	681b      	ldr	r3, [r3, #0]
 801bcca:	4a3a      	ldr	r2, [pc, #232]	@ (801bdb4 <UTIL_SEQ_Run+0x250>)
 801bccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bcd0:	2b00      	cmp	r3, #0
 801bcd2:	d071      	beq.n	801bdb8 <UTIL_SEQ_Run+0x254>
        {
          /*
           * save the round-robin value to take into account the operation done in UTIL_SEQ_WaitEvt
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801bcd4:	2300      	movs	r3, #0
 801bcd6:	637b      	str	r3, [r7, #52]	@ 0x34
 801bcd8:	e01e      	b.n	801bd18 <UTIL_SEQ_Run+0x1b4>
          {
            TaskPrio[index].round_robin &= ~(1U << CurrentTaskIdx);
 801bcda:	4a33      	ldr	r2, [pc, #204]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bcdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bcde:	00db      	lsls	r3, r3, #3
 801bce0:	4413      	add	r3, r2
 801bce2:	685a      	ldr	r2, [r3, #4]
 801bce4:	4b32      	ldr	r3, [pc, #200]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bce6:	681b      	ldr	r3, [r3, #0]
 801bce8:	2101      	movs	r1, #1
 801bcea:	fa01 f303 	lsl.w	r3, r1, r3
 801bcee:	43db      	mvns	r3, r3
 801bcf0:	401a      	ands	r2, r3
 801bcf2:	492d      	ldr	r1, [pc, #180]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bcf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bcf6:	00db      	lsls	r3, r3, #3
 801bcf8:	440b      	add	r3, r1
 801bcfa:	605a      	str	r2, [r3, #4]
            round_robin[index] = TaskPrio[index].round_robin;
 801bcfc:	4a2a      	ldr	r2, [pc, #168]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bcfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd00:	00db      	lsls	r3, r3, #3
 801bd02:	4413      	add	r3, r2
 801bd04:	685a      	ldr	r2, [r3, #4]
 801bd06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd08:	009b      	lsls	r3, r3, #2
 801bd0a:	3350      	adds	r3, #80	@ 0x50
 801bd0c:	443b      	add	r3, r7
 801bd0e:	f843 2c44 	str.w	r2, [r3, #-68]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801bd12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd14:	3301      	adds	r3, #1
 801bd16:	637b      	str	r3, [r7, #52]	@ 0x34
 801bd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801bd1a:	2b00      	cmp	r3, #0
 801bd1c:	d0dd      	beq.n	801bcda <UTIL_SEQ_Run+0x176>
          }

          /* Execute the task */
          TaskCb[CurrentTaskIdx]( );
 801bd1e:	4b24      	ldr	r3, [pc, #144]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bd20:	681b      	ldr	r3, [r3, #0]
 801bd22:	4a24      	ldr	r2, [pc, #144]	@ (801bdb4 <UTIL_SEQ_Run+0x250>)
 801bd24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801bd28:	4798      	blx	r3

          /*
           * restore the round-robin context
           */
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801bd2a:	2300      	movs	r3, #0
 801bd2c:	633b      	str	r3, [r7, #48]	@ 0x30
 801bd2e:	e013      	b.n	801bd58 <UTIL_SEQ_Run+0x1f4>
          {
            TaskPrio[index].round_robin &= round_robin[index];
 801bd30:	4a1d      	ldr	r2, [pc, #116]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bd32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd34:	00db      	lsls	r3, r3, #3
 801bd36:	4413      	add	r3, r2
 801bd38:	685a      	ldr	r2, [r3, #4]
 801bd3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd3c:	009b      	lsls	r3, r3, #2
 801bd3e:	3350      	adds	r3, #80	@ 0x50
 801bd40:	443b      	add	r3, r7
 801bd42:	f853 3c44 	ldr.w	r3, [r3, #-68]
 801bd46:	401a      	ands	r2, r3
 801bd48:	4917      	ldr	r1, [pc, #92]	@ (801bda8 <UTIL_SEQ_Run+0x244>)
 801bd4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd4c:	00db      	lsls	r3, r3, #3
 801bd4e:	440b      	add	r3, r1
 801bd50:	605a      	str	r2, [r3, #4]
          for (uint32_t index = 0; index < UTIL_SEQ_CONF_PRIO_NBR; index++)
 801bd52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd54:	3301      	adds	r3, #1
 801bd56:	633b      	str	r3, [r7, #48]	@ 0x30
 801bd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801bd5a:	2b00      	cmp	r3, #0
 801bd5c:	d0e8      	beq.n	801bd30 <UTIL_SEQ_Run+0x1cc>
          }

          UTIL_SEQ_PostTask(CurrentTaskIdx);
 801bd5e:	4b14      	ldr	r3, [pc, #80]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bd60:	681b      	ldr	r3, [r3, #0]
 801bd62:	4618      	mov	r0, r3
 801bd64:	f000 f99e 	bl	801c0a4 <UTIL_SEQ_PostTask>

          local_taskset = TaskSet;
 801bd68:	4b0b      	ldr	r3, [pc, #44]	@ (801bd98 <UTIL_SEQ_Run+0x234>)
 801bd6a:	681b      	ldr	r3, [r3, #0]
 801bd6c:	647b      	str	r3, [r7, #68]	@ 0x44
          local_evtset = EvtSet;
 801bd6e:	4b0b      	ldr	r3, [pc, #44]	@ (801bd9c <UTIL_SEQ_Run+0x238>)
 801bd70:	681b      	ldr	r3, [r3, #0]
 801bd72:	643b      	str	r3, [r7, #64]	@ 0x40
          local_taskmask = TaskMask;
 801bd74:	4b0a      	ldr	r3, [pc, #40]	@ (801bda0 <UTIL_SEQ_Run+0x23c>)
 801bd76:	681b      	ldr	r3, [r3, #0]
 801bd78:	63fb      	str	r3, [r7, #60]	@ 0x3c
          local_evtwaited = EvtWaited;
 801bd7a:	4b0a      	ldr	r3, [pc, #40]	@ (801bda4 <UTIL_SEQ_Run+0x240>)
 801bd7c:	681b      	ldr	r3, [r3, #0]
 801bd7e:	63bb      	str	r3, [r7, #56]	@ 0x38

          /*
           * Update the two list for next round
           */
          TaskClearList |= (1U << CurrentTaskIdx);
 801bd80:	4b0b      	ldr	r3, [pc, #44]	@ (801bdb0 <UTIL_SEQ_Run+0x24c>)
 801bd82:	681b      	ldr	r3, [r3, #0]
 801bd84:	2201      	movs	r2, #1
 801bd86:	409a      	lsls	r2, r3
 801bd88:	4b08      	ldr	r3, [pc, #32]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bd8a:	681b      	ldr	r3, [r3, #0]
 801bd8c:	4313      	orrs	r3, r2
 801bd8e:	4a07      	ldr	r2, [pc, #28]	@ (801bdac <UTIL_SEQ_Run+0x248>)
 801bd90:	6013      	str	r3, [r2, #0]
 801bd92:	e014      	b.n	801bdbe <UTIL_SEQ_Run+0x25a>
 801bd94:	20000598 	.word	0x20000598
 801bd98:	20002d24 	.word	0x20002d24
 801bd9c:	20002d28 	.word	0x20002d28
 801bda0:	20000594 	.word	0x20000594
 801bda4:	20002d2c 	.word	0x20002d2c
 801bda8:	20002db4 	.word	0x20002db4
 801bdac:	20002dbc 	.word	0x20002dbc
 801bdb0:	20002d30 	.word	0x20002d30
 801bdb4:	20002d34 	.word	0x20002d34
        else
        {
          /*
           * must never occurs, it means there is a warning in the system
           */
          UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING_INVALIDTASKID);
 801bdb8:	2000      	movs	r0, #0
 801bdba:	f000 f97d 	bl	801c0b8 <UTIL_SEQ_CatchWarning>
    while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801bdbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801bdc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801bdc2:	401a      	ands	r2, r3
 801bdc4:	4b22      	ldr	r3, [pc, #136]	@ (801be50 <UTIL_SEQ_Run+0x2ec>)
 801bdc6:	681b      	ldr	r3, [r3, #0]
 801bdc8:	4013      	ands	r3, r2
 801bdca:	2b00      	cmp	r3, #0
 801bdcc:	d005      	beq.n	801bdda <UTIL_SEQ_Run+0x276>
 801bdce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801bdd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801bdd2:	4013      	ands	r3, r2
 801bdd4:	2b00      	cmp	r3, #0
 801bdd6:	f43f aedf 	beq.w	801bb98 <UTIL_SEQ_Run+0x34>
        }
    }

    /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
    CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801bdda:	4b1e      	ldr	r3, [pc, #120]	@ (801be54 <UTIL_SEQ_Run+0x2f0>)
 801bddc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801bde0:	601a      	str	r2, [r3, #0]
    /* if a waited event is present, ignore the IDLE sequence */
    if ((local_evtset & EvtWaited)== 0U)
 801bde2:	4b1d      	ldr	r3, [pc, #116]	@ (801be58 <UTIL_SEQ_Run+0x2f4>)
 801bde4:	681a      	ldr	r2, [r3, #0]
 801bde6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801bde8:	4013      	ands	r3, r2
 801bdea:	2b00      	cmp	r3, #0
 801bdec:	d129      	bne.n	801be42 <UTIL_SEQ_Run+0x2de>
    {
        UTIL_SEQ_PreIdle( );
 801bdee:	f000 f941 	bl	801c074 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bdf2:	f3ef 8310 	mrs	r3, PRIMASK
 801bdf6:	617b      	str	r3, [r7, #20]
  return(result);
 801bdf8:	697b      	ldr	r3, [r7, #20]

        UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801bdfa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801bdfc:	b672      	cpsid	i
}
 801bdfe:	bf00      	nop
        local_taskset = TaskSet;
 801be00:	4b16      	ldr	r3, [pc, #88]	@ (801be5c <UTIL_SEQ_Run+0x2f8>)
 801be02:	681b      	ldr	r3, [r3, #0]
 801be04:	647b      	str	r3, [r7, #68]	@ 0x44
        local_evtset = EvtSet;
 801be06:	4b16      	ldr	r3, [pc, #88]	@ (801be60 <UTIL_SEQ_Run+0x2fc>)
 801be08:	681b      	ldr	r3, [r3, #0]
 801be0a:	643b      	str	r3, [r7, #64]	@ 0x40
        local_taskmask = TaskMask;
 801be0c:	4b15      	ldr	r3, [pc, #84]	@ (801be64 <UTIL_SEQ_Run+0x300>)
 801be0e:	681b      	ldr	r3, [r3, #0]
 801be10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801be12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801be14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801be16:	401a      	ands	r2, r3
 801be18:	4b0d      	ldr	r3, [pc, #52]	@ (801be50 <UTIL_SEQ_Run+0x2ec>)
 801be1a:	681b      	ldr	r3, [r3, #0]
 801be1c:	4013      	ands	r3, r2
 801be1e:	2b00      	cmp	r3, #0
 801be20:	d107      	bne.n	801be32 <UTIL_SEQ_Run+0x2ce>
        {
            if ((local_evtset & EvtWaited)== 0U)
 801be22:	4b0d      	ldr	r3, [pc, #52]	@ (801be58 <UTIL_SEQ_Run+0x2f4>)
 801be24:	681a      	ldr	r2, [r3, #0]
 801be26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be28:	4013      	ands	r3, r2
 801be2a:	2b00      	cmp	r3, #0
 801be2c:	d101      	bne.n	801be32 <UTIL_SEQ_Run+0x2ce>
            {
                UTIL_SEQ_Idle( );
 801be2e:	f7e5 fd2e 	bl	800188e <UTIL_SEQ_Idle>
 801be32:	6a3b      	ldr	r3, [r7, #32]
 801be34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801be36:	693b      	ldr	r3, [r7, #16]
 801be38:	f383 8810 	msr	PRIMASK, r3
}
 801be3c:	bf00      	nop
            }
        }
        UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

        UTIL_SEQ_PostIdle( );
 801be3e:	f000 f920 	bl	801c082 <UTIL_SEQ_PostIdle>
    }

    /* restore the mask from UTIL_SEQ_Run() */
    SuperMask = super_mask_backup;
 801be42:	4a03      	ldr	r2, [pc, #12]	@ (801be50 <UTIL_SEQ_Run+0x2ec>)
 801be44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801be46:	6013      	str	r3, [r2, #0]

    return;
 801be48:	bf00      	nop
}
 801be4a:	3750      	adds	r7, #80	@ 0x50
 801be4c:	46bd      	mov	sp, r7
 801be4e:	bd80      	pop	{r7, pc}
 801be50:	20000598 	.word	0x20000598
 801be54:	20002d30 	.word	0x20002d30
 801be58:	20002d2c 	.word	0x20002d2c
 801be5c:	20002d24 	.word	0x20002d24
 801be60:	20002d28 	.word	0x20002d28
 801be64:	20000594 	.word	0x20000594

0801be68 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801be68:	b580      	push	{r7, lr}
 801be6a:	b088      	sub	sp, #32
 801be6c:	af00      	add	r7, sp, #0
 801be6e:	60f8      	str	r0, [r7, #12]
 801be70:	60b9      	str	r1, [r7, #8]
 801be72:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801be74:	f3ef 8310 	mrs	r3, PRIMASK
 801be78:	617b      	str	r3, [r7, #20]
  return(result);
 801be7a:	697b      	ldr	r3, [r7, #20]
    (void)Flags;
    UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801be7c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801be7e:	b672      	cpsid	i
}
 801be80:	bf00      	nop

    TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801be82:	68f8      	ldr	r0, [r7, #12]
 801be84:	f000 f923 	bl	801c0ce <SEQ_BitPosition>
 801be88:	4603      	mov	r3, r0
 801be8a:	4619      	mov	r1, r3
 801be8c:	4a06      	ldr	r2, [pc, #24]	@ (801bea8 <UTIL_SEQ_RegTask+0x40>)
 801be8e:	687b      	ldr	r3, [r7, #4]
 801be90:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801be94:	69fb      	ldr	r3, [r7, #28]
 801be96:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801be98:	69bb      	ldr	r3, [r7, #24]
 801be9a:	f383 8810 	msr	PRIMASK, r3
}
 801be9e:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION();

    return;
 801bea0:	bf00      	nop
}
 801bea2:	3720      	adds	r7, #32
 801bea4:	46bd      	mov	sp, r7
 801bea6:	bd80      	pop	{r7, pc}
 801bea8:	20002d34 	.word	0x20002d34

0801beac <UTIL_SEQ_SetTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm, uint32_t Task_Prio )
{
 801beac:	b480      	push	{r7}
 801beae:	b087      	sub	sp, #28
 801beb0:	af00      	add	r7, sp, #0
 801beb2:	6078      	str	r0, [r7, #4]
 801beb4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801beb6:	f3ef 8310 	mrs	r3, PRIMASK
 801beba:	60fb      	str	r3, [r7, #12]
  return(result);
 801bebc:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801bebe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bec0:	b672      	cpsid	i
}
 801bec2:	bf00      	nop

    TaskSet |= TaskId_bm;
 801bec4:	4b0d      	ldr	r3, [pc, #52]	@ (801befc <UTIL_SEQ_SetTask+0x50>)
 801bec6:	681a      	ldr	r2, [r3, #0]
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	4313      	orrs	r3, r2
 801becc:	4a0b      	ldr	r2, [pc, #44]	@ (801befc <UTIL_SEQ_SetTask+0x50>)
 801bece:	6013      	str	r3, [r2, #0]
    TaskPrio[Task_Prio].priority |= TaskId_bm;
 801bed0:	4a0b      	ldr	r2, [pc, #44]	@ (801bf00 <UTIL_SEQ_SetTask+0x54>)
 801bed2:	683b      	ldr	r3, [r7, #0]
 801bed4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801bed8:	687b      	ldr	r3, [r7, #4]
 801beda:	431a      	orrs	r2, r3
 801bedc:	4908      	ldr	r1, [pc, #32]	@ (801bf00 <UTIL_SEQ_SetTask+0x54>)
 801bede:	683b      	ldr	r3, [r7, #0]
 801bee0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801bee4:	697b      	ldr	r3, [r7, #20]
 801bee6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bee8:	693b      	ldr	r3, [r7, #16]
 801beea:	f383 8810 	msr	PRIMASK, r3
}
 801beee:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801bef0:	bf00      	nop
}
 801bef2:	371c      	adds	r7, #28
 801bef4:	46bd      	mov	sp, r7
 801bef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801befa:	4770      	bx	lr
 801befc:	20002d24 	.word	0x20002d24
 801bf00:	20002db4 	.word	0x20002db4

0801bf04 <UTIL_SEQ_PauseTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION();
    return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 801bf04:	b480      	push	{r7}
 801bf06:	b087      	sub	sp, #28
 801bf08:	af00      	add	r7, sp, #0
 801bf0a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf0c:	f3ef 8310 	mrs	r3, PRIMASK
 801bf10:	60fb      	str	r3, [r7, #12]
  return(result);
 801bf12:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801bf14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf16:	b672      	cpsid	i
}
 801bf18:	bf00      	nop

    TaskMask &= (~TaskId_bm);
 801bf1a:	687b      	ldr	r3, [r7, #4]
 801bf1c:	43da      	mvns	r2, r3
 801bf1e:	4b08      	ldr	r3, [pc, #32]	@ (801bf40 <UTIL_SEQ_PauseTask+0x3c>)
 801bf20:	681b      	ldr	r3, [r3, #0]
 801bf22:	4013      	ands	r3, r2
 801bf24:	4a06      	ldr	r2, [pc, #24]	@ (801bf40 <UTIL_SEQ_PauseTask+0x3c>)
 801bf26:	6013      	str	r3, [r2, #0]
 801bf28:	697b      	ldr	r3, [r7, #20]
 801bf2a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf2c:	693b      	ldr	r3, [r7, #16]
 801bf2e:	f383 8810 	msr	PRIMASK, r3
}
 801bf32:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801bf34:	bf00      	nop
}
 801bf36:	371c      	adds	r7, #28
 801bf38:	46bd      	mov	sp, r7
 801bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf3e:	4770      	bx	lr
 801bf40:	20000594 	.word	0x20000594

0801bf44 <UTIL_SEQ_ResumeTask>:
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 801bf44:	b480      	push	{r7}
 801bf46:	b087      	sub	sp, #28
 801bf48:	af00      	add	r7, sp, #0
 801bf4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf4c:	f3ef 8310 	mrs	r3, PRIMASK
 801bf50:	60fb      	str	r3, [r7, #12]
  return(result);
 801bf52:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801bf54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf56:	b672      	cpsid	i
}
 801bf58:	bf00      	nop

    TaskMask |= TaskId_bm;
 801bf5a:	4b09      	ldr	r3, [pc, #36]	@ (801bf80 <UTIL_SEQ_ResumeTask+0x3c>)
 801bf5c:	681a      	ldr	r2, [r3, #0]
 801bf5e:	687b      	ldr	r3, [r7, #4]
 801bf60:	4313      	orrs	r3, r2
 801bf62:	4a07      	ldr	r2, [pc, #28]	@ (801bf80 <UTIL_SEQ_ResumeTask+0x3c>)
 801bf64:	6013      	str	r3, [r2, #0]
 801bf66:	697b      	ldr	r3, [r7, #20]
 801bf68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bf6a:	693b      	ldr	r3, [r7, #16]
 801bf6c:	f383 8810 	msr	PRIMASK, r3
}
 801bf70:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801bf72:	bf00      	nop
}
 801bf74:	371c      	adds	r7, #28
 801bf76:	46bd      	mov	sp, r7
 801bf78:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf7c:	4770      	bx	lr
 801bf7e:	bf00      	nop
 801bf80:	20000594 	.word	0x20000594

0801bf84 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801bf84:	b480      	push	{r7}
 801bf86:	b087      	sub	sp, #28
 801bf88:	af00      	add	r7, sp, #0
 801bf8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bf8c:	f3ef 8310 	mrs	r3, PRIMASK
 801bf90:	60fb      	str	r3, [r7, #12]
  return(result);
 801bf92:	68fb      	ldr	r3, [r7, #12]
    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801bf94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801bf96:	b672      	cpsid	i
}
 801bf98:	bf00      	nop

    EvtSet |= EvtId_bm;
 801bf9a:	4b09      	ldr	r3, [pc, #36]	@ (801bfc0 <UTIL_SEQ_SetEvt+0x3c>)
 801bf9c:	681a      	ldr	r2, [r3, #0]
 801bf9e:	687b      	ldr	r3, [r7, #4]
 801bfa0:	4313      	orrs	r3, r2
 801bfa2:	4a07      	ldr	r2, [pc, #28]	@ (801bfc0 <UTIL_SEQ_SetEvt+0x3c>)
 801bfa4:	6013      	str	r3, [r2, #0]
 801bfa6:	697b      	ldr	r3, [r7, #20]
 801bfa8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bfaa:	693b      	ldr	r3, [r7, #16]
 801bfac:	f383 8810 	msr	PRIMASK, r3
}
 801bfb0:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    return;
 801bfb2:	bf00      	nop
}
 801bfb4:	371c      	adds	r7, #28
 801bfb6:	46bd      	mov	sp, r7
 801bfb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bfbc:	4770      	bx	lr
 801bfbe:	bf00      	nop
 801bfc0:	20002d28 	.word	0x20002d28

0801bfc4 <UTIL_SEQ_WaitEvt>:

    return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 801bfc4:	b580      	push	{r7, lr}
 801bfc6:	b088      	sub	sp, #32
 801bfc8:	af00      	add	r7, sp, #0
 801bfca:	6078      	str	r0, [r7, #4]
    UTIL_SEQ_bm_t wait_task_idx;
    /*
     * store in local the current_task_id_bm as the global variable CurrentTaskIdx
     * may be overwritten in case there are nested call of UTIL_SEQ_Run()
     */
    current_task_idx = CurrentTaskIdx;
 801bfcc:	4b1f      	ldr	r3, [pc, #124]	@ (801c04c <UTIL_SEQ_WaitEvt+0x88>)
 801bfce:	681b      	ldr	r3, [r3, #0]
 801bfd0:	61bb      	str	r3, [r7, #24]
    if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 801bfd2:	4b1e      	ldr	r3, [pc, #120]	@ (801c04c <UTIL_SEQ_WaitEvt+0x88>)
 801bfd4:	681b      	ldr	r3, [r3, #0]
 801bfd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801bfda:	d102      	bne.n	801bfe2 <UTIL_SEQ_WaitEvt+0x1e>
    {
        wait_task_idx = 0u;
 801bfdc:	2300      	movs	r3, #0
 801bfde:	61fb      	str	r3, [r7, #28]
 801bfe0:	e005      	b.n	801bfee <UTIL_SEQ_WaitEvt+0x2a>
    }
    else
    {
        wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 801bfe2:	4b1a      	ldr	r3, [pc, #104]	@ (801c04c <UTIL_SEQ_WaitEvt+0x88>)
 801bfe4:	681b      	ldr	r3, [r3, #0]
 801bfe6:	2201      	movs	r2, #1
 801bfe8:	fa02 f303 	lsl.w	r3, r2, r3
 801bfec:	61fb      	str	r3, [r7, #28]
    }

    /* backup the event id that was currently waited */
    event_waited_id_backup = EvtWaited;
 801bfee:	4b18      	ldr	r3, [pc, #96]	@ (801c050 <UTIL_SEQ_WaitEvt+0x8c>)
 801bff0:	681b      	ldr	r3, [r3, #0]
 801bff2:	617b      	str	r3, [r7, #20]
    EvtWaited = EvtId_bm;
 801bff4:	4a16      	ldr	r2, [pc, #88]	@ (801c050 <UTIL_SEQ_WaitEvt+0x8c>)
 801bff6:	687b      	ldr	r3, [r7, #4]
 801bff8:	6013      	str	r3, [r2, #0]
     * The system is waiting only for the last waited event.
     * When it will go out, it will wait again from the previous one.
     * It case it occurs while waiting for the second one, the while loop will exit immediately
     */

    while ((EvtSet & EvtId_bm) == 0U)
 801bffa:	e003      	b.n	801c004 <UTIL_SEQ_WaitEvt+0x40>
    {
        UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 801bffc:	6879      	ldr	r1, [r7, #4]
 801bffe:	69f8      	ldr	r0, [r7, #28]
 801c000:	f000 f82a 	bl	801c058 <UTIL_SEQ_EvtIdle>
    while ((EvtSet & EvtId_bm) == 0U)
 801c004:	4b13      	ldr	r3, [pc, #76]	@ (801c054 <UTIL_SEQ_WaitEvt+0x90>)
 801c006:	681a      	ldr	r2, [r3, #0]
 801c008:	687b      	ldr	r3, [r7, #4]
 801c00a:	4013      	ands	r3, r2
 801c00c:	2b00      	cmp	r3, #0
 801c00e:	d0f5      	beq.n	801bffc <UTIL_SEQ_WaitEvt+0x38>
    /*
     * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run()
     * from UTIL_SEQ_EvtIdle(). This is required so that a second call of UTIL_SEQ_WaitEvt()
     * in the same process pass the correct current_task_id_bm in the call of UTIL_SEQ_EvtIdle()
     */
    CurrentTaskIdx = current_task_idx;
 801c010:	4a0e      	ldr	r2, [pc, #56]	@ (801c04c <UTIL_SEQ_WaitEvt+0x88>)
 801c012:	69bb      	ldr	r3, [r7, #24]
 801c014:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c016:	f3ef 8310 	mrs	r3, PRIMASK
 801c01a:	60bb      	str	r3, [r7, #8]
  return(result);
 801c01c:	68bb      	ldr	r3, [r7, #8]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801c01e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801c020:	b672      	cpsid	i
}
 801c022:	bf00      	nop

    EvtSet &= (~EvtId_bm);
 801c024:	687b      	ldr	r3, [r7, #4]
 801c026:	43da      	mvns	r2, r3
 801c028:	4b0a      	ldr	r3, [pc, #40]	@ (801c054 <UTIL_SEQ_WaitEvt+0x90>)
 801c02a:	681b      	ldr	r3, [r3, #0]
 801c02c:	4013      	ands	r3, r2
 801c02e:	4a09      	ldr	r2, [pc, #36]	@ (801c054 <UTIL_SEQ_WaitEvt+0x90>)
 801c030:	6013      	str	r3, [r2, #0]
 801c032:	693b      	ldr	r3, [r7, #16]
 801c034:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c036:	68fb      	ldr	r3, [r7, #12]
 801c038:	f383 8810 	msr	PRIMASK, r3
}
 801c03c:	bf00      	nop

    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    EvtWaited = event_waited_id_backup;
 801c03e:	4a04      	ldr	r2, [pc, #16]	@ (801c050 <UTIL_SEQ_WaitEvt+0x8c>)
 801c040:	697b      	ldr	r3, [r7, #20]
 801c042:	6013      	str	r3, [r2, #0]
    return;
 801c044:	bf00      	nop
}
 801c046:	3720      	adds	r7, #32
 801c048:	46bd      	mov	sp, r7
 801c04a:	bd80      	pop	{r7, pc}
 801c04c:	20002d30 	.word	0x20002d30
 801c050:	20002d2c 	.word	0x20002d2c
 801c054:	20002d28 	.word	0x20002d28

0801c058 <UTIL_SEQ_EvtIdle>:
    UTIL_SEQ_bm_t local_evtwaited = EvtWaited;
    return (EvtSet & local_evtwaited);
}

__WEAK void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t TaskId_bm, UTIL_SEQ_bm_t EvtWaited_bm )
{
 801c058:	b580      	push	{r7, lr}
 801c05a:	b082      	sub	sp, #8
 801c05c:	af00      	add	r7, sp, #0
 801c05e:	6078      	str	r0, [r7, #4]
 801c060:	6039      	str	r1, [r7, #0]
    (void)EvtWaited_bm;
    UTIL_SEQ_Run(~TaskId_bm);
 801c062:	687b      	ldr	r3, [r7, #4]
 801c064:	43db      	mvns	r3, r3
 801c066:	4618      	mov	r0, r3
 801c068:	f7ff fd7c 	bl	801bb64 <UTIL_SEQ_Run>
    return;
 801c06c:	bf00      	nop
}
 801c06e:	3708      	adds	r7, #8
 801c070:	46bd      	mov	sp, r7
 801c072:	bd80      	pop	{r7, pc}

0801c074 <UTIL_SEQ_PreIdle>:
{
    return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801c074:	b480      	push	{r7}
 801c076:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 801c078:	bf00      	nop
}
 801c07a:	46bd      	mov	sp, r7
 801c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c080:	4770      	bx	lr

0801c082 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801c082:	b480      	push	{r7}
 801c084:	af00      	add	r7, sp, #0
    /*
     * Unless specified by the application, there is nothing to be done
     */
    return;
 801c086:	bf00      	nop
}
 801c088:	46bd      	mov	sp, r7
 801c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c08e:	4770      	bx	lr

0801c090 <UTIL_SEQ_PreTask>:

__WEAK void UTIL_SEQ_PreTask( uint32_t TaskId )
{
 801c090:	b480      	push	{r7}
 801c092:	b083      	sub	sp, #12
 801c094:	af00      	add	r7, sp, #0
 801c096:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 801c098:	bf00      	nop
}
 801c09a:	370c      	adds	r7, #12
 801c09c:	46bd      	mov	sp, r7
 801c09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0a2:	4770      	bx	lr

0801c0a4 <UTIL_SEQ_PostTask>:

__WEAK void UTIL_SEQ_PostTask( uint32_t TaskId )
{
 801c0a4:	b480      	push	{r7}
 801c0a6:	b083      	sub	sp, #12
 801c0a8:	af00      	add	r7, sp, #0
 801c0aa:	6078      	str	r0, [r7, #4]
    (void)TaskId;
    return;
 801c0ac:	bf00      	nop
}
 801c0ae:	370c      	adds	r7, #12
 801c0b0:	46bd      	mov	sp, r7
 801c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0b6:	4770      	bx	lr

0801c0b8 <UTIL_SEQ_CatchWarning>:

__WEAK void UTIL_SEQ_CatchWarning(UTIL_SEQ_WARNING WarningId)
{
 801c0b8:	b480      	push	{r7}
 801c0ba:	b083      	sub	sp, #12
 801c0bc:	af00      	add	r7, sp, #0
 801c0be:	4603      	mov	r3, r0
 801c0c0:	71fb      	strb	r3, [r7, #7]
    (void)WarningId;
    return;
 801c0c2:	bf00      	nop
}
 801c0c4:	370c      	adds	r7, #12
 801c0c6:	46bd      	mov	sp, r7
 801c0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0cc:	4770      	bx	lr

0801c0ce <SEQ_BitPosition>:
  * @brief return the position of the first bit set to 1
  * @param Value 32 bit value
  * @retval bit position
  */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801c0ce:	b480      	push	{r7}
 801c0d0:	b085      	sub	sp, #20
 801c0d2:	af00      	add	r7, sp, #0
 801c0d4:	6078      	str	r0, [r7, #4]
 801c0d6:	687b      	ldr	r3, [r7, #4]
 801c0d8:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 801c0da:	68fb      	ldr	r3, [r7, #12]
 801c0dc:	2b00      	cmp	r3, #0
 801c0de:	d101      	bne.n	801c0e4 <SEQ_BitPosition+0x16>
    return 32U;
 801c0e0:	2320      	movs	r3, #32
 801c0e2:	e003      	b.n	801c0ec <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 801c0e4:	68fb      	ldr	r3, [r7, #12]
 801c0e6:	fab3 f383 	clz	r3, r3
 801c0ea:	b2db      	uxtb	r3, r3
    return (uint8_t)(31 -__CLZ( Value ));
 801c0ec:	f1c3 031f 	rsb	r3, r3, #31
 801c0f0:	b2db      	uxtb	r3, r3
}
 801c0f2:	4618      	mov	r0, r3
 801c0f4:	3714      	adds	r7, #20
 801c0f6:	46bd      	mov	sp, r7
 801c0f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0fc:	4770      	bx	lr

0801c0fe <__cvt>:
 801c0fe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c102:	ec57 6b10 	vmov	r6, r7, d0
 801c106:	2f00      	cmp	r7, #0
 801c108:	460c      	mov	r4, r1
 801c10a:	4619      	mov	r1, r3
 801c10c:	463b      	mov	r3, r7
 801c10e:	bfbb      	ittet	lt
 801c110:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 801c114:	461f      	movlt	r7, r3
 801c116:	2300      	movge	r3, #0
 801c118:	232d      	movlt	r3, #45	@ 0x2d
 801c11a:	700b      	strb	r3, [r1, #0]
 801c11c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801c11e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801c122:	4691      	mov	r9, r2
 801c124:	f023 0820 	bic.w	r8, r3, #32
 801c128:	bfbc      	itt	lt
 801c12a:	4632      	movlt	r2, r6
 801c12c:	4616      	movlt	r6, r2
 801c12e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801c132:	d005      	beq.n	801c140 <__cvt+0x42>
 801c134:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801c138:	d100      	bne.n	801c13c <__cvt+0x3e>
 801c13a:	3401      	adds	r4, #1
 801c13c:	2102      	movs	r1, #2
 801c13e:	e000      	b.n	801c142 <__cvt+0x44>
 801c140:	2103      	movs	r1, #3
 801c142:	ab03      	add	r3, sp, #12
 801c144:	9301      	str	r3, [sp, #4]
 801c146:	ab02      	add	r3, sp, #8
 801c148:	9300      	str	r3, [sp, #0]
 801c14a:	ec47 6b10 	vmov	d0, r6, r7
 801c14e:	4653      	mov	r3, sl
 801c150:	4622      	mov	r2, r4
 801c152:	f000 ff75 	bl	801d040 <_dtoa_r>
 801c156:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801c15a:	4605      	mov	r5, r0
 801c15c:	d119      	bne.n	801c192 <__cvt+0x94>
 801c15e:	f019 0f01 	tst.w	r9, #1
 801c162:	d00e      	beq.n	801c182 <__cvt+0x84>
 801c164:	eb00 0904 	add.w	r9, r0, r4
 801c168:	2200      	movs	r2, #0
 801c16a:	2300      	movs	r3, #0
 801c16c:	4630      	mov	r0, r6
 801c16e:	4639      	mov	r1, r7
 801c170:	f7e4 fc92 	bl	8000a98 <__aeabi_dcmpeq>
 801c174:	b108      	cbz	r0, 801c17a <__cvt+0x7c>
 801c176:	f8cd 900c 	str.w	r9, [sp, #12]
 801c17a:	2230      	movs	r2, #48	@ 0x30
 801c17c:	9b03      	ldr	r3, [sp, #12]
 801c17e:	454b      	cmp	r3, r9
 801c180:	d31e      	bcc.n	801c1c0 <__cvt+0xc2>
 801c182:	9b03      	ldr	r3, [sp, #12]
 801c184:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801c186:	1b5b      	subs	r3, r3, r5
 801c188:	4628      	mov	r0, r5
 801c18a:	6013      	str	r3, [r2, #0]
 801c18c:	b004      	add	sp, #16
 801c18e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c192:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801c196:	eb00 0904 	add.w	r9, r0, r4
 801c19a:	d1e5      	bne.n	801c168 <__cvt+0x6a>
 801c19c:	7803      	ldrb	r3, [r0, #0]
 801c19e:	2b30      	cmp	r3, #48	@ 0x30
 801c1a0:	d10a      	bne.n	801c1b8 <__cvt+0xba>
 801c1a2:	2200      	movs	r2, #0
 801c1a4:	2300      	movs	r3, #0
 801c1a6:	4630      	mov	r0, r6
 801c1a8:	4639      	mov	r1, r7
 801c1aa:	f7e4 fc75 	bl	8000a98 <__aeabi_dcmpeq>
 801c1ae:	b918      	cbnz	r0, 801c1b8 <__cvt+0xba>
 801c1b0:	f1c4 0401 	rsb	r4, r4, #1
 801c1b4:	f8ca 4000 	str.w	r4, [sl]
 801c1b8:	f8da 3000 	ldr.w	r3, [sl]
 801c1bc:	4499      	add	r9, r3
 801c1be:	e7d3      	b.n	801c168 <__cvt+0x6a>
 801c1c0:	1c59      	adds	r1, r3, #1
 801c1c2:	9103      	str	r1, [sp, #12]
 801c1c4:	701a      	strb	r2, [r3, #0]
 801c1c6:	e7d9      	b.n	801c17c <__cvt+0x7e>

0801c1c8 <__exponent>:
 801c1c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c1ca:	2900      	cmp	r1, #0
 801c1cc:	bfba      	itte	lt
 801c1ce:	4249      	neglt	r1, r1
 801c1d0:	232d      	movlt	r3, #45	@ 0x2d
 801c1d2:	232b      	movge	r3, #43	@ 0x2b
 801c1d4:	2909      	cmp	r1, #9
 801c1d6:	7002      	strb	r2, [r0, #0]
 801c1d8:	7043      	strb	r3, [r0, #1]
 801c1da:	dd29      	ble.n	801c230 <__exponent+0x68>
 801c1dc:	f10d 0307 	add.w	r3, sp, #7
 801c1e0:	461d      	mov	r5, r3
 801c1e2:	270a      	movs	r7, #10
 801c1e4:	461a      	mov	r2, r3
 801c1e6:	fbb1 f6f7 	udiv	r6, r1, r7
 801c1ea:	fb07 1416 	mls	r4, r7, r6, r1
 801c1ee:	3430      	adds	r4, #48	@ 0x30
 801c1f0:	f802 4c01 	strb.w	r4, [r2, #-1]
 801c1f4:	460c      	mov	r4, r1
 801c1f6:	2c63      	cmp	r4, #99	@ 0x63
 801c1f8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 801c1fc:	4631      	mov	r1, r6
 801c1fe:	dcf1      	bgt.n	801c1e4 <__exponent+0x1c>
 801c200:	3130      	adds	r1, #48	@ 0x30
 801c202:	1e94      	subs	r4, r2, #2
 801c204:	f803 1c01 	strb.w	r1, [r3, #-1]
 801c208:	1c41      	adds	r1, r0, #1
 801c20a:	4623      	mov	r3, r4
 801c20c:	42ab      	cmp	r3, r5
 801c20e:	d30a      	bcc.n	801c226 <__exponent+0x5e>
 801c210:	f10d 0309 	add.w	r3, sp, #9
 801c214:	1a9b      	subs	r3, r3, r2
 801c216:	42ac      	cmp	r4, r5
 801c218:	bf88      	it	hi
 801c21a:	2300      	movhi	r3, #0
 801c21c:	3302      	adds	r3, #2
 801c21e:	4403      	add	r3, r0
 801c220:	1a18      	subs	r0, r3, r0
 801c222:	b003      	add	sp, #12
 801c224:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c226:	f813 6b01 	ldrb.w	r6, [r3], #1
 801c22a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801c22e:	e7ed      	b.n	801c20c <__exponent+0x44>
 801c230:	2330      	movs	r3, #48	@ 0x30
 801c232:	3130      	adds	r1, #48	@ 0x30
 801c234:	7083      	strb	r3, [r0, #2]
 801c236:	70c1      	strb	r1, [r0, #3]
 801c238:	1d03      	adds	r3, r0, #4
 801c23a:	e7f1      	b.n	801c220 <__exponent+0x58>

0801c23c <_printf_float>:
 801c23c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c240:	b08d      	sub	sp, #52	@ 0x34
 801c242:	460c      	mov	r4, r1
 801c244:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801c248:	4616      	mov	r6, r2
 801c24a:	461f      	mov	r7, r3
 801c24c:	4605      	mov	r5, r0
 801c24e:	f000 fddf 	bl	801ce10 <_localeconv_r>
 801c252:	6803      	ldr	r3, [r0, #0]
 801c254:	9304      	str	r3, [sp, #16]
 801c256:	4618      	mov	r0, r3
 801c258:	f7e3 fff2 	bl	8000240 <strlen>
 801c25c:	2300      	movs	r3, #0
 801c25e:	930a      	str	r3, [sp, #40]	@ 0x28
 801c260:	f8d8 3000 	ldr.w	r3, [r8]
 801c264:	9005      	str	r0, [sp, #20]
 801c266:	3307      	adds	r3, #7
 801c268:	f023 0307 	bic.w	r3, r3, #7
 801c26c:	f103 0208 	add.w	r2, r3, #8
 801c270:	f894 a018 	ldrb.w	sl, [r4, #24]
 801c274:	f8d4 b000 	ldr.w	fp, [r4]
 801c278:	f8c8 2000 	str.w	r2, [r8]
 801c27c:	e9d3 8900 	ldrd	r8, r9, [r3]
 801c280:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 801c284:	9307      	str	r3, [sp, #28]
 801c286:	f8cd 8018 	str.w	r8, [sp, #24]
 801c28a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801c28e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c292:	4b9c      	ldr	r3, [pc, #624]	@ (801c504 <_printf_float+0x2c8>)
 801c294:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c298:	f7e4 fc30 	bl	8000afc <__aeabi_dcmpun>
 801c29c:	bb70      	cbnz	r0, 801c2fc <_printf_float+0xc0>
 801c29e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801c2a2:	4b98      	ldr	r3, [pc, #608]	@ (801c504 <_printf_float+0x2c8>)
 801c2a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801c2a8:	f7e4 fc0a 	bl	8000ac0 <__aeabi_dcmple>
 801c2ac:	bb30      	cbnz	r0, 801c2fc <_printf_float+0xc0>
 801c2ae:	2200      	movs	r2, #0
 801c2b0:	2300      	movs	r3, #0
 801c2b2:	4640      	mov	r0, r8
 801c2b4:	4649      	mov	r1, r9
 801c2b6:	f7e4 fbf9 	bl	8000aac <__aeabi_dcmplt>
 801c2ba:	b110      	cbz	r0, 801c2c2 <_printf_float+0x86>
 801c2bc:	232d      	movs	r3, #45	@ 0x2d
 801c2be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c2c2:	4a91      	ldr	r2, [pc, #580]	@ (801c508 <_printf_float+0x2cc>)
 801c2c4:	4b91      	ldr	r3, [pc, #580]	@ (801c50c <_printf_float+0x2d0>)
 801c2c6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801c2ca:	bf8c      	ite	hi
 801c2cc:	4690      	movhi	r8, r2
 801c2ce:	4698      	movls	r8, r3
 801c2d0:	2303      	movs	r3, #3
 801c2d2:	6123      	str	r3, [r4, #16]
 801c2d4:	f02b 0304 	bic.w	r3, fp, #4
 801c2d8:	6023      	str	r3, [r4, #0]
 801c2da:	f04f 0900 	mov.w	r9, #0
 801c2de:	9700      	str	r7, [sp, #0]
 801c2e0:	4633      	mov	r3, r6
 801c2e2:	aa0b      	add	r2, sp, #44	@ 0x2c
 801c2e4:	4621      	mov	r1, r4
 801c2e6:	4628      	mov	r0, r5
 801c2e8:	f000 f9d2 	bl	801c690 <_printf_common>
 801c2ec:	3001      	adds	r0, #1
 801c2ee:	f040 808d 	bne.w	801c40c <_printf_float+0x1d0>
 801c2f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c2f6:	b00d      	add	sp, #52	@ 0x34
 801c2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2fc:	4642      	mov	r2, r8
 801c2fe:	464b      	mov	r3, r9
 801c300:	4640      	mov	r0, r8
 801c302:	4649      	mov	r1, r9
 801c304:	f7e4 fbfa 	bl	8000afc <__aeabi_dcmpun>
 801c308:	b140      	cbz	r0, 801c31c <_printf_float+0xe0>
 801c30a:	464b      	mov	r3, r9
 801c30c:	2b00      	cmp	r3, #0
 801c30e:	bfbc      	itt	lt
 801c310:	232d      	movlt	r3, #45	@ 0x2d
 801c312:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801c316:	4a7e      	ldr	r2, [pc, #504]	@ (801c510 <_printf_float+0x2d4>)
 801c318:	4b7e      	ldr	r3, [pc, #504]	@ (801c514 <_printf_float+0x2d8>)
 801c31a:	e7d4      	b.n	801c2c6 <_printf_float+0x8a>
 801c31c:	6863      	ldr	r3, [r4, #4]
 801c31e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801c322:	9206      	str	r2, [sp, #24]
 801c324:	1c5a      	adds	r2, r3, #1
 801c326:	d13b      	bne.n	801c3a0 <_printf_float+0x164>
 801c328:	2306      	movs	r3, #6
 801c32a:	6063      	str	r3, [r4, #4]
 801c32c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801c330:	2300      	movs	r3, #0
 801c332:	6022      	str	r2, [r4, #0]
 801c334:	9303      	str	r3, [sp, #12]
 801c336:	ab0a      	add	r3, sp, #40	@ 0x28
 801c338:	e9cd a301 	strd	sl, r3, [sp, #4]
 801c33c:	ab09      	add	r3, sp, #36	@ 0x24
 801c33e:	9300      	str	r3, [sp, #0]
 801c340:	6861      	ldr	r1, [r4, #4]
 801c342:	ec49 8b10 	vmov	d0, r8, r9
 801c346:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801c34a:	4628      	mov	r0, r5
 801c34c:	f7ff fed7 	bl	801c0fe <__cvt>
 801c350:	9b06      	ldr	r3, [sp, #24]
 801c352:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801c354:	2b47      	cmp	r3, #71	@ 0x47
 801c356:	4680      	mov	r8, r0
 801c358:	d129      	bne.n	801c3ae <_printf_float+0x172>
 801c35a:	1cc8      	adds	r0, r1, #3
 801c35c:	db02      	blt.n	801c364 <_printf_float+0x128>
 801c35e:	6863      	ldr	r3, [r4, #4]
 801c360:	4299      	cmp	r1, r3
 801c362:	dd41      	ble.n	801c3e8 <_printf_float+0x1ac>
 801c364:	f1aa 0a02 	sub.w	sl, sl, #2
 801c368:	fa5f fa8a 	uxtb.w	sl, sl
 801c36c:	3901      	subs	r1, #1
 801c36e:	4652      	mov	r2, sl
 801c370:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801c374:	9109      	str	r1, [sp, #36]	@ 0x24
 801c376:	f7ff ff27 	bl	801c1c8 <__exponent>
 801c37a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801c37c:	1813      	adds	r3, r2, r0
 801c37e:	2a01      	cmp	r2, #1
 801c380:	4681      	mov	r9, r0
 801c382:	6123      	str	r3, [r4, #16]
 801c384:	dc02      	bgt.n	801c38c <_printf_float+0x150>
 801c386:	6822      	ldr	r2, [r4, #0]
 801c388:	07d2      	lsls	r2, r2, #31
 801c38a:	d501      	bpl.n	801c390 <_printf_float+0x154>
 801c38c:	3301      	adds	r3, #1
 801c38e:	6123      	str	r3, [r4, #16]
 801c390:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801c394:	2b00      	cmp	r3, #0
 801c396:	d0a2      	beq.n	801c2de <_printf_float+0xa2>
 801c398:	232d      	movs	r3, #45	@ 0x2d
 801c39a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c39e:	e79e      	b.n	801c2de <_printf_float+0xa2>
 801c3a0:	9a06      	ldr	r2, [sp, #24]
 801c3a2:	2a47      	cmp	r2, #71	@ 0x47
 801c3a4:	d1c2      	bne.n	801c32c <_printf_float+0xf0>
 801c3a6:	2b00      	cmp	r3, #0
 801c3a8:	d1c0      	bne.n	801c32c <_printf_float+0xf0>
 801c3aa:	2301      	movs	r3, #1
 801c3ac:	e7bd      	b.n	801c32a <_printf_float+0xee>
 801c3ae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801c3b2:	d9db      	bls.n	801c36c <_printf_float+0x130>
 801c3b4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801c3b8:	d118      	bne.n	801c3ec <_printf_float+0x1b0>
 801c3ba:	2900      	cmp	r1, #0
 801c3bc:	6863      	ldr	r3, [r4, #4]
 801c3be:	dd0b      	ble.n	801c3d8 <_printf_float+0x19c>
 801c3c0:	6121      	str	r1, [r4, #16]
 801c3c2:	b913      	cbnz	r3, 801c3ca <_printf_float+0x18e>
 801c3c4:	6822      	ldr	r2, [r4, #0]
 801c3c6:	07d0      	lsls	r0, r2, #31
 801c3c8:	d502      	bpl.n	801c3d0 <_printf_float+0x194>
 801c3ca:	3301      	adds	r3, #1
 801c3cc:	440b      	add	r3, r1
 801c3ce:	6123      	str	r3, [r4, #16]
 801c3d0:	65a1      	str	r1, [r4, #88]	@ 0x58
 801c3d2:	f04f 0900 	mov.w	r9, #0
 801c3d6:	e7db      	b.n	801c390 <_printf_float+0x154>
 801c3d8:	b913      	cbnz	r3, 801c3e0 <_printf_float+0x1a4>
 801c3da:	6822      	ldr	r2, [r4, #0]
 801c3dc:	07d2      	lsls	r2, r2, #31
 801c3de:	d501      	bpl.n	801c3e4 <_printf_float+0x1a8>
 801c3e0:	3302      	adds	r3, #2
 801c3e2:	e7f4      	b.n	801c3ce <_printf_float+0x192>
 801c3e4:	2301      	movs	r3, #1
 801c3e6:	e7f2      	b.n	801c3ce <_printf_float+0x192>
 801c3e8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 801c3ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801c3ee:	4299      	cmp	r1, r3
 801c3f0:	db05      	blt.n	801c3fe <_printf_float+0x1c2>
 801c3f2:	6823      	ldr	r3, [r4, #0]
 801c3f4:	6121      	str	r1, [r4, #16]
 801c3f6:	07d8      	lsls	r0, r3, #31
 801c3f8:	d5ea      	bpl.n	801c3d0 <_printf_float+0x194>
 801c3fa:	1c4b      	adds	r3, r1, #1
 801c3fc:	e7e7      	b.n	801c3ce <_printf_float+0x192>
 801c3fe:	2900      	cmp	r1, #0
 801c400:	bfd4      	ite	le
 801c402:	f1c1 0202 	rsble	r2, r1, #2
 801c406:	2201      	movgt	r2, #1
 801c408:	4413      	add	r3, r2
 801c40a:	e7e0      	b.n	801c3ce <_printf_float+0x192>
 801c40c:	6823      	ldr	r3, [r4, #0]
 801c40e:	055a      	lsls	r2, r3, #21
 801c410:	d407      	bmi.n	801c422 <_printf_float+0x1e6>
 801c412:	6923      	ldr	r3, [r4, #16]
 801c414:	4642      	mov	r2, r8
 801c416:	4631      	mov	r1, r6
 801c418:	4628      	mov	r0, r5
 801c41a:	47b8      	blx	r7
 801c41c:	3001      	adds	r0, #1
 801c41e:	d12b      	bne.n	801c478 <_printf_float+0x23c>
 801c420:	e767      	b.n	801c2f2 <_printf_float+0xb6>
 801c422:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801c426:	f240 80dd 	bls.w	801c5e4 <_printf_float+0x3a8>
 801c42a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801c42e:	2200      	movs	r2, #0
 801c430:	2300      	movs	r3, #0
 801c432:	f7e4 fb31 	bl	8000a98 <__aeabi_dcmpeq>
 801c436:	2800      	cmp	r0, #0
 801c438:	d033      	beq.n	801c4a2 <_printf_float+0x266>
 801c43a:	4a37      	ldr	r2, [pc, #220]	@ (801c518 <_printf_float+0x2dc>)
 801c43c:	2301      	movs	r3, #1
 801c43e:	4631      	mov	r1, r6
 801c440:	4628      	mov	r0, r5
 801c442:	47b8      	blx	r7
 801c444:	3001      	adds	r0, #1
 801c446:	f43f af54 	beq.w	801c2f2 <_printf_float+0xb6>
 801c44a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801c44e:	4543      	cmp	r3, r8
 801c450:	db02      	blt.n	801c458 <_printf_float+0x21c>
 801c452:	6823      	ldr	r3, [r4, #0]
 801c454:	07d8      	lsls	r0, r3, #31
 801c456:	d50f      	bpl.n	801c478 <_printf_float+0x23c>
 801c458:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c45c:	4631      	mov	r1, r6
 801c45e:	4628      	mov	r0, r5
 801c460:	47b8      	blx	r7
 801c462:	3001      	adds	r0, #1
 801c464:	f43f af45 	beq.w	801c2f2 <_printf_float+0xb6>
 801c468:	f04f 0900 	mov.w	r9, #0
 801c46c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801c470:	f104 0a1a 	add.w	sl, r4, #26
 801c474:	45c8      	cmp	r8, r9
 801c476:	dc09      	bgt.n	801c48c <_printf_float+0x250>
 801c478:	6823      	ldr	r3, [r4, #0]
 801c47a:	079b      	lsls	r3, r3, #30
 801c47c:	f100 8103 	bmi.w	801c686 <_printf_float+0x44a>
 801c480:	68e0      	ldr	r0, [r4, #12]
 801c482:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801c484:	4298      	cmp	r0, r3
 801c486:	bfb8      	it	lt
 801c488:	4618      	movlt	r0, r3
 801c48a:	e734      	b.n	801c2f6 <_printf_float+0xba>
 801c48c:	2301      	movs	r3, #1
 801c48e:	4652      	mov	r2, sl
 801c490:	4631      	mov	r1, r6
 801c492:	4628      	mov	r0, r5
 801c494:	47b8      	blx	r7
 801c496:	3001      	adds	r0, #1
 801c498:	f43f af2b 	beq.w	801c2f2 <_printf_float+0xb6>
 801c49c:	f109 0901 	add.w	r9, r9, #1
 801c4a0:	e7e8      	b.n	801c474 <_printf_float+0x238>
 801c4a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c4a4:	2b00      	cmp	r3, #0
 801c4a6:	dc39      	bgt.n	801c51c <_printf_float+0x2e0>
 801c4a8:	4a1b      	ldr	r2, [pc, #108]	@ (801c518 <_printf_float+0x2dc>)
 801c4aa:	2301      	movs	r3, #1
 801c4ac:	4631      	mov	r1, r6
 801c4ae:	4628      	mov	r0, r5
 801c4b0:	47b8      	blx	r7
 801c4b2:	3001      	adds	r0, #1
 801c4b4:	f43f af1d 	beq.w	801c2f2 <_printf_float+0xb6>
 801c4b8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801c4bc:	ea59 0303 	orrs.w	r3, r9, r3
 801c4c0:	d102      	bne.n	801c4c8 <_printf_float+0x28c>
 801c4c2:	6823      	ldr	r3, [r4, #0]
 801c4c4:	07d9      	lsls	r1, r3, #31
 801c4c6:	d5d7      	bpl.n	801c478 <_printf_float+0x23c>
 801c4c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c4cc:	4631      	mov	r1, r6
 801c4ce:	4628      	mov	r0, r5
 801c4d0:	47b8      	blx	r7
 801c4d2:	3001      	adds	r0, #1
 801c4d4:	f43f af0d 	beq.w	801c2f2 <_printf_float+0xb6>
 801c4d8:	f04f 0a00 	mov.w	sl, #0
 801c4dc:	f104 0b1a 	add.w	fp, r4, #26
 801c4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c4e2:	425b      	negs	r3, r3
 801c4e4:	4553      	cmp	r3, sl
 801c4e6:	dc01      	bgt.n	801c4ec <_printf_float+0x2b0>
 801c4e8:	464b      	mov	r3, r9
 801c4ea:	e793      	b.n	801c414 <_printf_float+0x1d8>
 801c4ec:	2301      	movs	r3, #1
 801c4ee:	465a      	mov	r2, fp
 801c4f0:	4631      	mov	r1, r6
 801c4f2:	4628      	mov	r0, r5
 801c4f4:	47b8      	blx	r7
 801c4f6:	3001      	adds	r0, #1
 801c4f8:	f43f aefb 	beq.w	801c2f2 <_printf_float+0xb6>
 801c4fc:	f10a 0a01 	add.w	sl, sl, #1
 801c500:	e7ee      	b.n	801c4e0 <_printf_float+0x2a4>
 801c502:	bf00      	nop
 801c504:	7fefffff 	.word	0x7fefffff
 801c508:	0802105c 	.word	0x0802105c
 801c50c:	08021058 	.word	0x08021058
 801c510:	08021064 	.word	0x08021064
 801c514:	08021060 	.word	0x08021060
 801c518:	08021068 	.word	0x08021068
 801c51c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c51e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801c522:	4553      	cmp	r3, sl
 801c524:	bfa8      	it	ge
 801c526:	4653      	movge	r3, sl
 801c528:	2b00      	cmp	r3, #0
 801c52a:	4699      	mov	r9, r3
 801c52c:	dc36      	bgt.n	801c59c <_printf_float+0x360>
 801c52e:	f04f 0b00 	mov.w	fp, #0
 801c532:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c536:	f104 021a 	add.w	r2, r4, #26
 801c53a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801c53c:	9306      	str	r3, [sp, #24]
 801c53e:	eba3 0309 	sub.w	r3, r3, r9
 801c542:	455b      	cmp	r3, fp
 801c544:	dc31      	bgt.n	801c5aa <_printf_float+0x36e>
 801c546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c548:	459a      	cmp	sl, r3
 801c54a:	dc3a      	bgt.n	801c5c2 <_printf_float+0x386>
 801c54c:	6823      	ldr	r3, [r4, #0]
 801c54e:	07da      	lsls	r2, r3, #31
 801c550:	d437      	bmi.n	801c5c2 <_printf_float+0x386>
 801c552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c554:	ebaa 0903 	sub.w	r9, sl, r3
 801c558:	9b06      	ldr	r3, [sp, #24]
 801c55a:	ebaa 0303 	sub.w	r3, sl, r3
 801c55e:	4599      	cmp	r9, r3
 801c560:	bfa8      	it	ge
 801c562:	4699      	movge	r9, r3
 801c564:	f1b9 0f00 	cmp.w	r9, #0
 801c568:	dc33      	bgt.n	801c5d2 <_printf_float+0x396>
 801c56a:	f04f 0800 	mov.w	r8, #0
 801c56e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801c572:	f104 0b1a 	add.w	fp, r4, #26
 801c576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c578:	ebaa 0303 	sub.w	r3, sl, r3
 801c57c:	eba3 0309 	sub.w	r3, r3, r9
 801c580:	4543      	cmp	r3, r8
 801c582:	f77f af79 	ble.w	801c478 <_printf_float+0x23c>
 801c586:	2301      	movs	r3, #1
 801c588:	465a      	mov	r2, fp
 801c58a:	4631      	mov	r1, r6
 801c58c:	4628      	mov	r0, r5
 801c58e:	47b8      	blx	r7
 801c590:	3001      	adds	r0, #1
 801c592:	f43f aeae 	beq.w	801c2f2 <_printf_float+0xb6>
 801c596:	f108 0801 	add.w	r8, r8, #1
 801c59a:	e7ec      	b.n	801c576 <_printf_float+0x33a>
 801c59c:	4642      	mov	r2, r8
 801c59e:	4631      	mov	r1, r6
 801c5a0:	4628      	mov	r0, r5
 801c5a2:	47b8      	blx	r7
 801c5a4:	3001      	adds	r0, #1
 801c5a6:	d1c2      	bne.n	801c52e <_printf_float+0x2f2>
 801c5a8:	e6a3      	b.n	801c2f2 <_printf_float+0xb6>
 801c5aa:	2301      	movs	r3, #1
 801c5ac:	4631      	mov	r1, r6
 801c5ae:	4628      	mov	r0, r5
 801c5b0:	9206      	str	r2, [sp, #24]
 801c5b2:	47b8      	blx	r7
 801c5b4:	3001      	adds	r0, #1
 801c5b6:	f43f ae9c 	beq.w	801c2f2 <_printf_float+0xb6>
 801c5ba:	9a06      	ldr	r2, [sp, #24]
 801c5bc:	f10b 0b01 	add.w	fp, fp, #1
 801c5c0:	e7bb      	b.n	801c53a <_printf_float+0x2fe>
 801c5c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c5c6:	4631      	mov	r1, r6
 801c5c8:	4628      	mov	r0, r5
 801c5ca:	47b8      	blx	r7
 801c5cc:	3001      	adds	r0, #1
 801c5ce:	d1c0      	bne.n	801c552 <_printf_float+0x316>
 801c5d0:	e68f      	b.n	801c2f2 <_printf_float+0xb6>
 801c5d2:	9a06      	ldr	r2, [sp, #24]
 801c5d4:	464b      	mov	r3, r9
 801c5d6:	4442      	add	r2, r8
 801c5d8:	4631      	mov	r1, r6
 801c5da:	4628      	mov	r0, r5
 801c5dc:	47b8      	blx	r7
 801c5de:	3001      	adds	r0, #1
 801c5e0:	d1c3      	bne.n	801c56a <_printf_float+0x32e>
 801c5e2:	e686      	b.n	801c2f2 <_printf_float+0xb6>
 801c5e4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801c5e8:	f1ba 0f01 	cmp.w	sl, #1
 801c5ec:	dc01      	bgt.n	801c5f2 <_printf_float+0x3b6>
 801c5ee:	07db      	lsls	r3, r3, #31
 801c5f0:	d536      	bpl.n	801c660 <_printf_float+0x424>
 801c5f2:	2301      	movs	r3, #1
 801c5f4:	4642      	mov	r2, r8
 801c5f6:	4631      	mov	r1, r6
 801c5f8:	4628      	mov	r0, r5
 801c5fa:	47b8      	blx	r7
 801c5fc:	3001      	adds	r0, #1
 801c5fe:	f43f ae78 	beq.w	801c2f2 <_printf_float+0xb6>
 801c602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c606:	4631      	mov	r1, r6
 801c608:	4628      	mov	r0, r5
 801c60a:	47b8      	blx	r7
 801c60c:	3001      	adds	r0, #1
 801c60e:	f43f ae70 	beq.w	801c2f2 <_printf_float+0xb6>
 801c612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801c616:	2200      	movs	r2, #0
 801c618:	2300      	movs	r3, #0
 801c61a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801c61e:	f7e4 fa3b 	bl	8000a98 <__aeabi_dcmpeq>
 801c622:	b9c0      	cbnz	r0, 801c656 <_printf_float+0x41a>
 801c624:	4653      	mov	r3, sl
 801c626:	f108 0201 	add.w	r2, r8, #1
 801c62a:	4631      	mov	r1, r6
 801c62c:	4628      	mov	r0, r5
 801c62e:	47b8      	blx	r7
 801c630:	3001      	adds	r0, #1
 801c632:	d10c      	bne.n	801c64e <_printf_float+0x412>
 801c634:	e65d      	b.n	801c2f2 <_printf_float+0xb6>
 801c636:	2301      	movs	r3, #1
 801c638:	465a      	mov	r2, fp
 801c63a:	4631      	mov	r1, r6
 801c63c:	4628      	mov	r0, r5
 801c63e:	47b8      	blx	r7
 801c640:	3001      	adds	r0, #1
 801c642:	f43f ae56 	beq.w	801c2f2 <_printf_float+0xb6>
 801c646:	f108 0801 	add.w	r8, r8, #1
 801c64a:	45d0      	cmp	r8, sl
 801c64c:	dbf3      	blt.n	801c636 <_printf_float+0x3fa>
 801c64e:	464b      	mov	r3, r9
 801c650:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801c654:	e6df      	b.n	801c416 <_printf_float+0x1da>
 801c656:	f04f 0800 	mov.w	r8, #0
 801c65a:	f104 0b1a 	add.w	fp, r4, #26
 801c65e:	e7f4      	b.n	801c64a <_printf_float+0x40e>
 801c660:	2301      	movs	r3, #1
 801c662:	4642      	mov	r2, r8
 801c664:	e7e1      	b.n	801c62a <_printf_float+0x3ee>
 801c666:	2301      	movs	r3, #1
 801c668:	464a      	mov	r2, r9
 801c66a:	4631      	mov	r1, r6
 801c66c:	4628      	mov	r0, r5
 801c66e:	47b8      	blx	r7
 801c670:	3001      	adds	r0, #1
 801c672:	f43f ae3e 	beq.w	801c2f2 <_printf_float+0xb6>
 801c676:	f108 0801 	add.w	r8, r8, #1
 801c67a:	68e3      	ldr	r3, [r4, #12]
 801c67c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801c67e:	1a5b      	subs	r3, r3, r1
 801c680:	4543      	cmp	r3, r8
 801c682:	dcf0      	bgt.n	801c666 <_printf_float+0x42a>
 801c684:	e6fc      	b.n	801c480 <_printf_float+0x244>
 801c686:	f04f 0800 	mov.w	r8, #0
 801c68a:	f104 0919 	add.w	r9, r4, #25
 801c68e:	e7f4      	b.n	801c67a <_printf_float+0x43e>

0801c690 <_printf_common>:
 801c690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c694:	4616      	mov	r6, r2
 801c696:	4698      	mov	r8, r3
 801c698:	688a      	ldr	r2, [r1, #8]
 801c69a:	690b      	ldr	r3, [r1, #16]
 801c69c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801c6a0:	4293      	cmp	r3, r2
 801c6a2:	bfb8      	it	lt
 801c6a4:	4613      	movlt	r3, r2
 801c6a6:	6033      	str	r3, [r6, #0]
 801c6a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801c6ac:	4607      	mov	r7, r0
 801c6ae:	460c      	mov	r4, r1
 801c6b0:	b10a      	cbz	r2, 801c6b6 <_printf_common+0x26>
 801c6b2:	3301      	adds	r3, #1
 801c6b4:	6033      	str	r3, [r6, #0]
 801c6b6:	6823      	ldr	r3, [r4, #0]
 801c6b8:	0699      	lsls	r1, r3, #26
 801c6ba:	bf42      	ittt	mi
 801c6bc:	6833      	ldrmi	r3, [r6, #0]
 801c6be:	3302      	addmi	r3, #2
 801c6c0:	6033      	strmi	r3, [r6, #0]
 801c6c2:	6825      	ldr	r5, [r4, #0]
 801c6c4:	f015 0506 	ands.w	r5, r5, #6
 801c6c8:	d106      	bne.n	801c6d8 <_printf_common+0x48>
 801c6ca:	f104 0a19 	add.w	sl, r4, #25
 801c6ce:	68e3      	ldr	r3, [r4, #12]
 801c6d0:	6832      	ldr	r2, [r6, #0]
 801c6d2:	1a9b      	subs	r3, r3, r2
 801c6d4:	42ab      	cmp	r3, r5
 801c6d6:	dc26      	bgt.n	801c726 <_printf_common+0x96>
 801c6d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801c6dc:	6822      	ldr	r2, [r4, #0]
 801c6de:	3b00      	subs	r3, #0
 801c6e0:	bf18      	it	ne
 801c6e2:	2301      	movne	r3, #1
 801c6e4:	0692      	lsls	r2, r2, #26
 801c6e6:	d42b      	bmi.n	801c740 <_printf_common+0xb0>
 801c6e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801c6ec:	4641      	mov	r1, r8
 801c6ee:	4638      	mov	r0, r7
 801c6f0:	47c8      	blx	r9
 801c6f2:	3001      	adds	r0, #1
 801c6f4:	d01e      	beq.n	801c734 <_printf_common+0xa4>
 801c6f6:	6823      	ldr	r3, [r4, #0]
 801c6f8:	6922      	ldr	r2, [r4, #16]
 801c6fa:	f003 0306 	and.w	r3, r3, #6
 801c6fe:	2b04      	cmp	r3, #4
 801c700:	bf02      	ittt	eq
 801c702:	68e5      	ldreq	r5, [r4, #12]
 801c704:	6833      	ldreq	r3, [r6, #0]
 801c706:	1aed      	subeq	r5, r5, r3
 801c708:	68a3      	ldr	r3, [r4, #8]
 801c70a:	bf0c      	ite	eq
 801c70c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c710:	2500      	movne	r5, #0
 801c712:	4293      	cmp	r3, r2
 801c714:	bfc4      	itt	gt
 801c716:	1a9b      	subgt	r3, r3, r2
 801c718:	18ed      	addgt	r5, r5, r3
 801c71a:	2600      	movs	r6, #0
 801c71c:	341a      	adds	r4, #26
 801c71e:	42b5      	cmp	r5, r6
 801c720:	d11a      	bne.n	801c758 <_printf_common+0xc8>
 801c722:	2000      	movs	r0, #0
 801c724:	e008      	b.n	801c738 <_printf_common+0xa8>
 801c726:	2301      	movs	r3, #1
 801c728:	4652      	mov	r2, sl
 801c72a:	4641      	mov	r1, r8
 801c72c:	4638      	mov	r0, r7
 801c72e:	47c8      	blx	r9
 801c730:	3001      	adds	r0, #1
 801c732:	d103      	bne.n	801c73c <_printf_common+0xac>
 801c734:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c73c:	3501      	adds	r5, #1
 801c73e:	e7c6      	b.n	801c6ce <_printf_common+0x3e>
 801c740:	18e1      	adds	r1, r4, r3
 801c742:	1c5a      	adds	r2, r3, #1
 801c744:	2030      	movs	r0, #48	@ 0x30
 801c746:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801c74a:	4422      	add	r2, r4
 801c74c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801c750:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801c754:	3302      	adds	r3, #2
 801c756:	e7c7      	b.n	801c6e8 <_printf_common+0x58>
 801c758:	2301      	movs	r3, #1
 801c75a:	4622      	mov	r2, r4
 801c75c:	4641      	mov	r1, r8
 801c75e:	4638      	mov	r0, r7
 801c760:	47c8      	blx	r9
 801c762:	3001      	adds	r0, #1
 801c764:	d0e6      	beq.n	801c734 <_printf_common+0xa4>
 801c766:	3601      	adds	r6, #1
 801c768:	e7d9      	b.n	801c71e <_printf_common+0x8e>
	...

0801c76c <_printf_i>:
 801c76c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c770:	7e0f      	ldrb	r7, [r1, #24]
 801c772:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801c774:	2f78      	cmp	r7, #120	@ 0x78
 801c776:	4691      	mov	r9, r2
 801c778:	4680      	mov	r8, r0
 801c77a:	460c      	mov	r4, r1
 801c77c:	469a      	mov	sl, r3
 801c77e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801c782:	d807      	bhi.n	801c794 <_printf_i+0x28>
 801c784:	2f62      	cmp	r7, #98	@ 0x62
 801c786:	d80a      	bhi.n	801c79e <_printf_i+0x32>
 801c788:	2f00      	cmp	r7, #0
 801c78a:	f000 80d1 	beq.w	801c930 <_printf_i+0x1c4>
 801c78e:	2f58      	cmp	r7, #88	@ 0x58
 801c790:	f000 80b8 	beq.w	801c904 <_printf_i+0x198>
 801c794:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c798:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801c79c:	e03a      	b.n	801c814 <_printf_i+0xa8>
 801c79e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801c7a2:	2b15      	cmp	r3, #21
 801c7a4:	d8f6      	bhi.n	801c794 <_printf_i+0x28>
 801c7a6:	a101      	add	r1, pc, #4	@ (adr r1, 801c7ac <_printf_i+0x40>)
 801c7a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801c7ac:	0801c805 	.word	0x0801c805
 801c7b0:	0801c819 	.word	0x0801c819
 801c7b4:	0801c795 	.word	0x0801c795
 801c7b8:	0801c795 	.word	0x0801c795
 801c7bc:	0801c795 	.word	0x0801c795
 801c7c0:	0801c795 	.word	0x0801c795
 801c7c4:	0801c819 	.word	0x0801c819
 801c7c8:	0801c795 	.word	0x0801c795
 801c7cc:	0801c795 	.word	0x0801c795
 801c7d0:	0801c795 	.word	0x0801c795
 801c7d4:	0801c795 	.word	0x0801c795
 801c7d8:	0801c917 	.word	0x0801c917
 801c7dc:	0801c843 	.word	0x0801c843
 801c7e0:	0801c8d1 	.word	0x0801c8d1
 801c7e4:	0801c795 	.word	0x0801c795
 801c7e8:	0801c795 	.word	0x0801c795
 801c7ec:	0801c939 	.word	0x0801c939
 801c7f0:	0801c795 	.word	0x0801c795
 801c7f4:	0801c843 	.word	0x0801c843
 801c7f8:	0801c795 	.word	0x0801c795
 801c7fc:	0801c795 	.word	0x0801c795
 801c800:	0801c8d9 	.word	0x0801c8d9
 801c804:	6833      	ldr	r3, [r6, #0]
 801c806:	1d1a      	adds	r2, r3, #4
 801c808:	681b      	ldr	r3, [r3, #0]
 801c80a:	6032      	str	r2, [r6, #0]
 801c80c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801c810:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801c814:	2301      	movs	r3, #1
 801c816:	e09c      	b.n	801c952 <_printf_i+0x1e6>
 801c818:	6833      	ldr	r3, [r6, #0]
 801c81a:	6820      	ldr	r0, [r4, #0]
 801c81c:	1d19      	adds	r1, r3, #4
 801c81e:	6031      	str	r1, [r6, #0]
 801c820:	0606      	lsls	r6, r0, #24
 801c822:	d501      	bpl.n	801c828 <_printf_i+0xbc>
 801c824:	681d      	ldr	r5, [r3, #0]
 801c826:	e003      	b.n	801c830 <_printf_i+0xc4>
 801c828:	0645      	lsls	r5, r0, #25
 801c82a:	d5fb      	bpl.n	801c824 <_printf_i+0xb8>
 801c82c:	f9b3 5000 	ldrsh.w	r5, [r3]
 801c830:	2d00      	cmp	r5, #0
 801c832:	da03      	bge.n	801c83c <_printf_i+0xd0>
 801c834:	232d      	movs	r3, #45	@ 0x2d
 801c836:	426d      	negs	r5, r5
 801c838:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c83c:	4858      	ldr	r0, [pc, #352]	@ (801c9a0 <_printf_i+0x234>)
 801c83e:	230a      	movs	r3, #10
 801c840:	e011      	b.n	801c866 <_printf_i+0xfa>
 801c842:	6821      	ldr	r1, [r4, #0]
 801c844:	6833      	ldr	r3, [r6, #0]
 801c846:	0608      	lsls	r0, r1, #24
 801c848:	f853 5b04 	ldr.w	r5, [r3], #4
 801c84c:	d402      	bmi.n	801c854 <_printf_i+0xe8>
 801c84e:	0649      	lsls	r1, r1, #25
 801c850:	bf48      	it	mi
 801c852:	b2ad      	uxthmi	r5, r5
 801c854:	2f6f      	cmp	r7, #111	@ 0x6f
 801c856:	4852      	ldr	r0, [pc, #328]	@ (801c9a0 <_printf_i+0x234>)
 801c858:	6033      	str	r3, [r6, #0]
 801c85a:	bf14      	ite	ne
 801c85c:	230a      	movne	r3, #10
 801c85e:	2308      	moveq	r3, #8
 801c860:	2100      	movs	r1, #0
 801c862:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801c866:	6866      	ldr	r6, [r4, #4]
 801c868:	60a6      	str	r6, [r4, #8]
 801c86a:	2e00      	cmp	r6, #0
 801c86c:	db05      	blt.n	801c87a <_printf_i+0x10e>
 801c86e:	6821      	ldr	r1, [r4, #0]
 801c870:	432e      	orrs	r6, r5
 801c872:	f021 0104 	bic.w	r1, r1, #4
 801c876:	6021      	str	r1, [r4, #0]
 801c878:	d04b      	beq.n	801c912 <_printf_i+0x1a6>
 801c87a:	4616      	mov	r6, r2
 801c87c:	fbb5 f1f3 	udiv	r1, r5, r3
 801c880:	fb03 5711 	mls	r7, r3, r1, r5
 801c884:	5dc7      	ldrb	r7, [r0, r7]
 801c886:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c88a:	462f      	mov	r7, r5
 801c88c:	42bb      	cmp	r3, r7
 801c88e:	460d      	mov	r5, r1
 801c890:	d9f4      	bls.n	801c87c <_printf_i+0x110>
 801c892:	2b08      	cmp	r3, #8
 801c894:	d10b      	bne.n	801c8ae <_printf_i+0x142>
 801c896:	6823      	ldr	r3, [r4, #0]
 801c898:	07df      	lsls	r7, r3, #31
 801c89a:	d508      	bpl.n	801c8ae <_printf_i+0x142>
 801c89c:	6923      	ldr	r3, [r4, #16]
 801c89e:	6861      	ldr	r1, [r4, #4]
 801c8a0:	4299      	cmp	r1, r3
 801c8a2:	bfde      	ittt	le
 801c8a4:	2330      	movle	r3, #48	@ 0x30
 801c8a6:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c8aa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 801c8ae:	1b92      	subs	r2, r2, r6
 801c8b0:	6122      	str	r2, [r4, #16]
 801c8b2:	f8cd a000 	str.w	sl, [sp]
 801c8b6:	464b      	mov	r3, r9
 801c8b8:	aa03      	add	r2, sp, #12
 801c8ba:	4621      	mov	r1, r4
 801c8bc:	4640      	mov	r0, r8
 801c8be:	f7ff fee7 	bl	801c690 <_printf_common>
 801c8c2:	3001      	adds	r0, #1
 801c8c4:	d14a      	bne.n	801c95c <_printf_i+0x1f0>
 801c8c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801c8ca:	b004      	add	sp, #16
 801c8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c8d0:	6823      	ldr	r3, [r4, #0]
 801c8d2:	f043 0320 	orr.w	r3, r3, #32
 801c8d6:	6023      	str	r3, [r4, #0]
 801c8d8:	4832      	ldr	r0, [pc, #200]	@ (801c9a4 <_printf_i+0x238>)
 801c8da:	2778      	movs	r7, #120	@ 0x78
 801c8dc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801c8e0:	6823      	ldr	r3, [r4, #0]
 801c8e2:	6831      	ldr	r1, [r6, #0]
 801c8e4:	061f      	lsls	r7, r3, #24
 801c8e6:	f851 5b04 	ldr.w	r5, [r1], #4
 801c8ea:	d402      	bmi.n	801c8f2 <_printf_i+0x186>
 801c8ec:	065f      	lsls	r7, r3, #25
 801c8ee:	bf48      	it	mi
 801c8f0:	b2ad      	uxthmi	r5, r5
 801c8f2:	6031      	str	r1, [r6, #0]
 801c8f4:	07d9      	lsls	r1, r3, #31
 801c8f6:	bf44      	itt	mi
 801c8f8:	f043 0320 	orrmi.w	r3, r3, #32
 801c8fc:	6023      	strmi	r3, [r4, #0]
 801c8fe:	b11d      	cbz	r5, 801c908 <_printf_i+0x19c>
 801c900:	2310      	movs	r3, #16
 801c902:	e7ad      	b.n	801c860 <_printf_i+0xf4>
 801c904:	4826      	ldr	r0, [pc, #152]	@ (801c9a0 <_printf_i+0x234>)
 801c906:	e7e9      	b.n	801c8dc <_printf_i+0x170>
 801c908:	6823      	ldr	r3, [r4, #0]
 801c90a:	f023 0320 	bic.w	r3, r3, #32
 801c90e:	6023      	str	r3, [r4, #0]
 801c910:	e7f6      	b.n	801c900 <_printf_i+0x194>
 801c912:	4616      	mov	r6, r2
 801c914:	e7bd      	b.n	801c892 <_printf_i+0x126>
 801c916:	6833      	ldr	r3, [r6, #0]
 801c918:	6825      	ldr	r5, [r4, #0]
 801c91a:	6961      	ldr	r1, [r4, #20]
 801c91c:	1d18      	adds	r0, r3, #4
 801c91e:	6030      	str	r0, [r6, #0]
 801c920:	062e      	lsls	r6, r5, #24
 801c922:	681b      	ldr	r3, [r3, #0]
 801c924:	d501      	bpl.n	801c92a <_printf_i+0x1be>
 801c926:	6019      	str	r1, [r3, #0]
 801c928:	e002      	b.n	801c930 <_printf_i+0x1c4>
 801c92a:	0668      	lsls	r0, r5, #25
 801c92c:	d5fb      	bpl.n	801c926 <_printf_i+0x1ba>
 801c92e:	8019      	strh	r1, [r3, #0]
 801c930:	2300      	movs	r3, #0
 801c932:	6123      	str	r3, [r4, #16]
 801c934:	4616      	mov	r6, r2
 801c936:	e7bc      	b.n	801c8b2 <_printf_i+0x146>
 801c938:	6833      	ldr	r3, [r6, #0]
 801c93a:	1d1a      	adds	r2, r3, #4
 801c93c:	6032      	str	r2, [r6, #0]
 801c93e:	681e      	ldr	r6, [r3, #0]
 801c940:	6862      	ldr	r2, [r4, #4]
 801c942:	2100      	movs	r1, #0
 801c944:	4630      	mov	r0, r6
 801c946:	f7e3 fc2b 	bl	80001a0 <memchr>
 801c94a:	b108      	cbz	r0, 801c950 <_printf_i+0x1e4>
 801c94c:	1b80      	subs	r0, r0, r6
 801c94e:	6060      	str	r0, [r4, #4]
 801c950:	6863      	ldr	r3, [r4, #4]
 801c952:	6123      	str	r3, [r4, #16]
 801c954:	2300      	movs	r3, #0
 801c956:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801c95a:	e7aa      	b.n	801c8b2 <_printf_i+0x146>
 801c95c:	6923      	ldr	r3, [r4, #16]
 801c95e:	4632      	mov	r2, r6
 801c960:	4649      	mov	r1, r9
 801c962:	4640      	mov	r0, r8
 801c964:	47d0      	blx	sl
 801c966:	3001      	adds	r0, #1
 801c968:	d0ad      	beq.n	801c8c6 <_printf_i+0x15a>
 801c96a:	6823      	ldr	r3, [r4, #0]
 801c96c:	079b      	lsls	r3, r3, #30
 801c96e:	d413      	bmi.n	801c998 <_printf_i+0x22c>
 801c970:	68e0      	ldr	r0, [r4, #12]
 801c972:	9b03      	ldr	r3, [sp, #12]
 801c974:	4298      	cmp	r0, r3
 801c976:	bfb8      	it	lt
 801c978:	4618      	movlt	r0, r3
 801c97a:	e7a6      	b.n	801c8ca <_printf_i+0x15e>
 801c97c:	2301      	movs	r3, #1
 801c97e:	4632      	mov	r2, r6
 801c980:	4649      	mov	r1, r9
 801c982:	4640      	mov	r0, r8
 801c984:	47d0      	blx	sl
 801c986:	3001      	adds	r0, #1
 801c988:	d09d      	beq.n	801c8c6 <_printf_i+0x15a>
 801c98a:	3501      	adds	r5, #1
 801c98c:	68e3      	ldr	r3, [r4, #12]
 801c98e:	9903      	ldr	r1, [sp, #12]
 801c990:	1a5b      	subs	r3, r3, r1
 801c992:	42ab      	cmp	r3, r5
 801c994:	dcf2      	bgt.n	801c97c <_printf_i+0x210>
 801c996:	e7eb      	b.n	801c970 <_printf_i+0x204>
 801c998:	2500      	movs	r5, #0
 801c99a:	f104 0619 	add.w	r6, r4, #25
 801c99e:	e7f5      	b.n	801c98c <_printf_i+0x220>
 801c9a0:	0802106a 	.word	0x0802106a
 801c9a4:	0802107b 	.word	0x0802107b

0801c9a8 <std>:
 801c9a8:	2300      	movs	r3, #0
 801c9aa:	b510      	push	{r4, lr}
 801c9ac:	4604      	mov	r4, r0
 801c9ae:	e9c0 3300 	strd	r3, r3, [r0]
 801c9b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801c9b6:	6083      	str	r3, [r0, #8]
 801c9b8:	8181      	strh	r1, [r0, #12]
 801c9ba:	6643      	str	r3, [r0, #100]	@ 0x64
 801c9bc:	81c2      	strh	r2, [r0, #14]
 801c9be:	6183      	str	r3, [r0, #24]
 801c9c0:	4619      	mov	r1, r3
 801c9c2:	2208      	movs	r2, #8
 801c9c4:	305c      	adds	r0, #92	@ 0x5c
 801c9c6:	f000 fa1b 	bl	801ce00 <memset>
 801c9ca:	4b0d      	ldr	r3, [pc, #52]	@ (801ca00 <std+0x58>)
 801c9cc:	6263      	str	r3, [r4, #36]	@ 0x24
 801c9ce:	4b0d      	ldr	r3, [pc, #52]	@ (801ca04 <std+0x5c>)
 801c9d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 801c9d2:	4b0d      	ldr	r3, [pc, #52]	@ (801ca08 <std+0x60>)
 801c9d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801c9d6:	4b0d      	ldr	r3, [pc, #52]	@ (801ca0c <std+0x64>)
 801c9d8:	6323      	str	r3, [r4, #48]	@ 0x30
 801c9da:	4b0d      	ldr	r3, [pc, #52]	@ (801ca10 <std+0x68>)
 801c9dc:	6224      	str	r4, [r4, #32]
 801c9de:	429c      	cmp	r4, r3
 801c9e0:	d006      	beq.n	801c9f0 <std+0x48>
 801c9e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801c9e6:	4294      	cmp	r4, r2
 801c9e8:	d002      	beq.n	801c9f0 <std+0x48>
 801c9ea:	33d0      	adds	r3, #208	@ 0xd0
 801c9ec:	429c      	cmp	r4, r3
 801c9ee:	d105      	bne.n	801c9fc <std+0x54>
 801c9f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801c9f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c9f8:	f000 ba7e 	b.w	801cef8 <__retarget_lock_init_recursive>
 801c9fc:	bd10      	pop	{r4, pc}
 801c9fe:	bf00      	nop
 801ca00:	0801cc51 	.word	0x0801cc51
 801ca04:	0801cc73 	.word	0x0801cc73
 801ca08:	0801ccab 	.word	0x0801ccab
 801ca0c:	0801cccf 	.word	0x0801cccf
 801ca10:	20002dc0 	.word	0x20002dc0

0801ca14 <stdio_exit_handler>:
 801ca14:	4a02      	ldr	r2, [pc, #8]	@ (801ca20 <stdio_exit_handler+0xc>)
 801ca16:	4903      	ldr	r1, [pc, #12]	@ (801ca24 <stdio_exit_handler+0x10>)
 801ca18:	4803      	ldr	r0, [pc, #12]	@ (801ca28 <stdio_exit_handler+0x14>)
 801ca1a:	f000 b869 	b.w	801caf0 <_fwalk_sglue>
 801ca1e:	bf00      	nop
 801ca20:	2000059c 	.word	0x2000059c
 801ca24:	0801eb11 	.word	0x0801eb11
 801ca28:	200005ac 	.word	0x200005ac

0801ca2c <cleanup_stdio>:
 801ca2c:	6841      	ldr	r1, [r0, #4]
 801ca2e:	4b0c      	ldr	r3, [pc, #48]	@ (801ca60 <cleanup_stdio+0x34>)
 801ca30:	4299      	cmp	r1, r3
 801ca32:	b510      	push	{r4, lr}
 801ca34:	4604      	mov	r4, r0
 801ca36:	d001      	beq.n	801ca3c <cleanup_stdio+0x10>
 801ca38:	f002 f86a 	bl	801eb10 <_fflush_r>
 801ca3c:	68a1      	ldr	r1, [r4, #8]
 801ca3e:	4b09      	ldr	r3, [pc, #36]	@ (801ca64 <cleanup_stdio+0x38>)
 801ca40:	4299      	cmp	r1, r3
 801ca42:	d002      	beq.n	801ca4a <cleanup_stdio+0x1e>
 801ca44:	4620      	mov	r0, r4
 801ca46:	f002 f863 	bl	801eb10 <_fflush_r>
 801ca4a:	68e1      	ldr	r1, [r4, #12]
 801ca4c:	4b06      	ldr	r3, [pc, #24]	@ (801ca68 <cleanup_stdio+0x3c>)
 801ca4e:	4299      	cmp	r1, r3
 801ca50:	d004      	beq.n	801ca5c <cleanup_stdio+0x30>
 801ca52:	4620      	mov	r0, r4
 801ca54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ca58:	f002 b85a 	b.w	801eb10 <_fflush_r>
 801ca5c:	bd10      	pop	{r4, pc}
 801ca5e:	bf00      	nop
 801ca60:	20002dc0 	.word	0x20002dc0
 801ca64:	20002e28 	.word	0x20002e28
 801ca68:	20002e90 	.word	0x20002e90

0801ca6c <global_stdio_init.part.0>:
 801ca6c:	b510      	push	{r4, lr}
 801ca6e:	4b0b      	ldr	r3, [pc, #44]	@ (801ca9c <global_stdio_init.part.0+0x30>)
 801ca70:	4c0b      	ldr	r4, [pc, #44]	@ (801caa0 <global_stdio_init.part.0+0x34>)
 801ca72:	4a0c      	ldr	r2, [pc, #48]	@ (801caa4 <global_stdio_init.part.0+0x38>)
 801ca74:	601a      	str	r2, [r3, #0]
 801ca76:	4620      	mov	r0, r4
 801ca78:	2200      	movs	r2, #0
 801ca7a:	2104      	movs	r1, #4
 801ca7c:	f7ff ff94 	bl	801c9a8 <std>
 801ca80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801ca84:	2201      	movs	r2, #1
 801ca86:	2109      	movs	r1, #9
 801ca88:	f7ff ff8e 	bl	801c9a8 <std>
 801ca8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801ca90:	2202      	movs	r2, #2
 801ca92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ca96:	2112      	movs	r1, #18
 801ca98:	f7ff bf86 	b.w	801c9a8 <std>
 801ca9c:	20002ef8 	.word	0x20002ef8
 801caa0:	20002dc0 	.word	0x20002dc0
 801caa4:	0801ca15 	.word	0x0801ca15

0801caa8 <__sfp_lock_acquire>:
 801caa8:	4801      	ldr	r0, [pc, #4]	@ (801cab0 <__sfp_lock_acquire+0x8>)
 801caaa:	f000 ba26 	b.w	801cefa <__retarget_lock_acquire_recursive>
 801caae:	bf00      	nop
 801cab0:	20002f01 	.word	0x20002f01

0801cab4 <__sfp_lock_release>:
 801cab4:	4801      	ldr	r0, [pc, #4]	@ (801cabc <__sfp_lock_release+0x8>)
 801cab6:	f000 ba21 	b.w	801cefc <__retarget_lock_release_recursive>
 801caba:	bf00      	nop
 801cabc:	20002f01 	.word	0x20002f01

0801cac0 <__sinit>:
 801cac0:	b510      	push	{r4, lr}
 801cac2:	4604      	mov	r4, r0
 801cac4:	f7ff fff0 	bl	801caa8 <__sfp_lock_acquire>
 801cac8:	6a23      	ldr	r3, [r4, #32]
 801caca:	b11b      	cbz	r3, 801cad4 <__sinit+0x14>
 801cacc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cad0:	f7ff bff0 	b.w	801cab4 <__sfp_lock_release>
 801cad4:	4b04      	ldr	r3, [pc, #16]	@ (801cae8 <__sinit+0x28>)
 801cad6:	6223      	str	r3, [r4, #32]
 801cad8:	4b04      	ldr	r3, [pc, #16]	@ (801caec <__sinit+0x2c>)
 801cada:	681b      	ldr	r3, [r3, #0]
 801cadc:	2b00      	cmp	r3, #0
 801cade:	d1f5      	bne.n	801cacc <__sinit+0xc>
 801cae0:	f7ff ffc4 	bl	801ca6c <global_stdio_init.part.0>
 801cae4:	e7f2      	b.n	801cacc <__sinit+0xc>
 801cae6:	bf00      	nop
 801cae8:	0801ca2d 	.word	0x0801ca2d
 801caec:	20002ef8 	.word	0x20002ef8

0801caf0 <_fwalk_sglue>:
 801caf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801caf4:	4607      	mov	r7, r0
 801caf6:	4688      	mov	r8, r1
 801caf8:	4614      	mov	r4, r2
 801cafa:	2600      	movs	r6, #0
 801cafc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801cb00:	f1b9 0901 	subs.w	r9, r9, #1
 801cb04:	d505      	bpl.n	801cb12 <_fwalk_sglue+0x22>
 801cb06:	6824      	ldr	r4, [r4, #0]
 801cb08:	2c00      	cmp	r4, #0
 801cb0a:	d1f7      	bne.n	801cafc <_fwalk_sglue+0xc>
 801cb0c:	4630      	mov	r0, r6
 801cb0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cb12:	89ab      	ldrh	r3, [r5, #12]
 801cb14:	2b01      	cmp	r3, #1
 801cb16:	d907      	bls.n	801cb28 <_fwalk_sglue+0x38>
 801cb18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801cb1c:	3301      	adds	r3, #1
 801cb1e:	d003      	beq.n	801cb28 <_fwalk_sglue+0x38>
 801cb20:	4629      	mov	r1, r5
 801cb22:	4638      	mov	r0, r7
 801cb24:	47c0      	blx	r8
 801cb26:	4306      	orrs	r6, r0
 801cb28:	3568      	adds	r5, #104	@ 0x68
 801cb2a:	e7e9      	b.n	801cb00 <_fwalk_sglue+0x10>

0801cb2c <iprintf>:
 801cb2c:	b40f      	push	{r0, r1, r2, r3}
 801cb2e:	b507      	push	{r0, r1, r2, lr}
 801cb30:	4906      	ldr	r1, [pc, #24]	@ (801cb4c <iprintf+0x20>)
 801cb32:	ab04      	add	r3, sp, #16
 801cb34:	6808      	ldr	r0, [r1, #0]
 801cb36:	f853 2b04 	ldr.w	r2, [r3], #4
 801cb3a:	6881      	ldr	r1, [r0, #8]
 801cb3c:	9301      	str	r3, [sp, #4]
 801cb3e:	f001 fe4b 	bl	801e7d8 <_vfiprintf_r>
 801cb42:	b003      	add	sp, #12
 801cb44:	f85d eb04 	ldr.w	lr, [sp], #4
 801cb48:	b004      	add	sp, #16
 801cb4a:	4770      	bx	lr
 801cb4c:	200005a8 	.word	0x200005a8

0801cb50 <_puts_r>:
 801cb50:	6a03      	ldr	r3, [r0, #32]
 801cb52:	b570      	push	{r4, r5, r6, lr}
 801cb54:	6884      	ldr	r4, [r0, #8]
 801cb56:	4605      	mov	r5, r0
 801cb58:	460e      	mov	r6, r1
 801cb5a:	b90b      	cbnz	r3, 801cb60 <_puts_r+0x10>
 801cb5c:	f7ff ffb0 	bl	801cac0 <__sinit>
 801cb60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801cb62:	07db      	lsls	r3, r3, #31
 801cb64:	d405      	bmi.n	801cb72 <_puts_r+0x22>
 801cb66:	89a3      	ldrh	r3, [r4, #12]
 801cb68:	0598      	lsls	r0, r3, #22
 801cb6a:	d402      	bmi.n	801cb72 <_puts_r+0x22>
 801cb6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801cb6e:	f000 f9c4 	bl	801cefa <__retarget_lock_acquire_recursive>
 801cb72:	89a3      	ldrh	r3, [r4, #12]
 801cb74:	0719      	lsls	r1, r3, #28
 801cb76:	d502      	bpl.n	801cb7e <_puts_r+0x2e>
 801cb78:	6923      	ldr	r3, [r4, #16]
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d135      	bne.n	801cbea <_puts_r+0x9a>
 801cb7e:	4621      	mov	r1, r4
 801cb80:	4628      	mov	r0, r5
 801cb82:	f000 f8e7 	bl	801cd54 <__swsetup_r>
 801cb86:	b380      	cbz	r0, 801cbea <_puts_r+0x9a>
 801cb88:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 801cb8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801cb8e:	07da      	lsls	r2, r3, #31
 801cb90:	d405      	bmi.n	801cb9e <_puts_r+0x4e>
 801cb92:	89a3      	ldrh	r3, [r4, #12]
 801cb94:	059b      	lsls	r3, r3, #22
 801cb96:	d402      	bmi.n	801cb9e <_puts_r+0x4e>
 801cb98:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801cb9a:	f000 f9af 	bl	801cefc <__retarget_lock_release_recursive>
 801cb9e:	4628      	mov	r0, r5
 801cba0:	bd70      	pop	{r4, r5, r6, pc}
 801cba2:	2b00      	cmp	r3, #0
 801cba4:	da04      	bge.n	801cbb0 <_puts_r+0x60>
 801cba6:	69a2      	ldr	r2, [r4, #24]
 801cba8:	429a      	cmp	r2, r3
 801cbaa:	dc17      	bgt.n	801cbdc <_puts_r+0x8c>
 801cbac:	290a      	cmp	r1, #10
 801cbae:	d015      	beq.n	801cbdc <_puts_r+0x8c>
 801cbb0:	6823      	ldr	r3, [r4, #0]
 801cbb2:	1c5a      	adds	r2, r3, #1
 801cbb4:	6022      	str	r2, [r4, #0]
 801cbb6:	7019      	strb	r1, [r3, #0]
 801cbb8:	68a3      	ldr	r3, [r4, #8]
 801cbba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801cbbe:	3b01      	subs	r3, #1
 801cbc0:	60a3      	str	r3, [r4, #8]
 801cbc2:	2900      	cmp	r1, #0
 801cbc4:	d1ed      	bne.n	801cba2 <_puts_r+0x52>
 801cbc6:	2b00      	cmp	r3, #0
 801cbc8:	da11      	bge.n	801cbee <_puts_r+0x9e>
 801cbca:	4622      	mov	r2, r4
 801cbcc:	210a      	movs	r1, #10
 801cbce:	4628      	mov	r0, r5
 801cbd0:	f000 f881 	bl	801ccd6 <__swbuf_r>
 801cbd4:	3001      	adds	r0, #1
 801cbd6:	d0d7      	beq.n	801cb88 <_puts_r+0x38>
 801cbd8:	250a      	movs	r5, #10
 801cbda:	e7d7      	b.n	801cb8c <_puts_r+0x3c>
 801cbdc:	4622      	mov	r2, r4
 801cbde:	4628      	mov	r0, r5
 801cbe0:	f000 f879 	bl	801ccd6 <__swbuf_r>
 801cbe4:	3001      	adds	r0, #1
 801cbe6:	d1e7      	bne.n	801cbb8 <_puts_r+0x68>
 801cbe8:	e7ce      	b.n	801cb88 <_puts_r+0x38>
 801cbea:	3e01      	subs	r6, #1
 801cbec:	e7e4      	b.n	801cbb8 <_puts_r+0x68>
 801cbee:	6823      	ldr	r3, [r4, #0]
 801cbf0:	1c5a      	adds	r2, r3, #1
 801cbf2:	6022      	str	r2, [r4, #0]
 801cbf4:	220a      	movs	r2, #10
 801cbf6:	701a      	strb	r2, [r3, #0]
 801cbf8:	e7ee      	b.n	801cbd8 <_puts_r+0x88>
	...

0801cbfc <puts>:
 801cbfc:	4b02      	ldr	r3, [pc, #8]	@ (801cc08 <puts+0xc>)
 801cbfe:	4601      	mov	r1, r0
 801cc00:	6818      	ldr	r0, [r3, #0]
 801cc02:	f7ff bfa5 	b.w	801cb50 <_puts_r>
 801cc06:	bf00      	nop
 801cc08:	200005a8 	.word	0x200005a8

0801cc0c <siprintf>:
 801cc0c:	b40e      	push	{r1, r2, r3}
 801cc0e:	b510      	push	{r4, lr}
 801cc10:	b09d      	sub	sp, #116	@ 0x74
 801cc12:	ab1f      	add	r3, sp, #124	@ 0x7c
 801cc14:	9002      	str	r0, [sp, #8]
 801cc16:	9006      	str	r0, [sp, #24]
 801cc18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801cc1c:	480a      	ldr	r0, [pc, #40]	@ (801cc48 <siprintf+0x3c>)
 801cc1e:	9107      	str	r1, [sp, #28]
 801cc20:	9104      	str	r1, [sp, #16]
 801cc22:	490a      	ldr	r1, [pc, #40]	@ (801cc4c <siprintf+0x40>)
 801cc24:	f853 2b04 	ldr.w	r2, [r3], #4
 801cc28:	9105      	str	r1, [sp, #20]
 801cc2a:	2400      	movs	r4, #0
 801cc2c:	a902      	add	r1, sp, #8
 801cc2e:	6800      	ldr	r0, [r0, #0]
 801cc30:	9301      	str	r3, [sp, #4]
 801cc32:	941b      	str	r4, [sp, #108]	@ 0x6c
 801cc34:	f001 fcaa 	bl	801e58c <_svfiprintf_r>
 801cc38:	9b02      	ldr	r3, [sp, #8]
 801cc3a:	701c      	strb	r4, [r3, #0]
 801cc3c:	b01d      	add	sp, #116	@ 0x74
 801cc3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801cc42:	b003      	add	sp, #12
 801cc44:	4770      	bx	lr
 801cc46:	bf00      	nop
 801cc48:	200005a8 	.word	0x200005a8
 801cc4c:	ffff0208 	.word	0xffff0208

0801cc50 <__sread>:
 801cc50:	b510      	push	{r4, lr}
 801cc52:	460c      	mov	r4, r1
 801cc54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cc58:	f000 f900 	bl	801ce5c <_read_r>
 801cc5c:	2800      	cmp	r0, #0
 801cc5e:	bfab      	itete	ge
 801cc60:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801cc62:	89a3      	ldrhlt	r3, [r4, #12]
 801cc64:	181b      	addge	r3, r3, r0
 801cc66:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801cc6a:	bfac      	ite	ge
 801cc6c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801cc6e:	81a3      	strhlt	r3, [r4, #12]
 801cc70:	bd10      	pop	{r4, pc}

0801cc72 <__swrite>:
 801cc72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cc76:	461f      	mov	r7, r3
 801cc78:	898b      	ldrh	r3, [r1, #12]
 801cc7a:	05db      	lsls	r3, r3, #23
 801cc7c:	4605      	mov	r5, r0
 801cc7e:	460c      	mov	r4, r1
 801cc80:	4616      	mov	r6, r2
 801cc82:	d505      	bpl.n	801cc90 <__swrite+0x1e>
 801cc84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cc88:	2302      	movs	r3, #2
 801cc8a:	2200      	movs	r2, #0
 801cc8c:	f000 f8d4 	bl	801ce38 <_lseek_r>
 801cc90:	89a3      	ldrh	r3, [r4, #12]
 801cc92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801cc96:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801cc9a:	81a3      	strh	r3, [r4, #12]
 801cc9c:	4632      	mov	r2, r6
 801cc9e:	463b      	mov	r3, r7
 801cca0:	4628      	mov	r0, r5
 801cca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cca6:	f000 b8eb 	b.w	801ce80 <_write_r>

0801ccaa <__sseek>:
 801ccaa:	b510      	push	{r4, lr}
 801ccac:	460c      	mov	r4, r1
 801ccae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ccb2:	f000 f8c1 	bl	801ce38 <_lseek_r>
 801ccb6:	1c43      	adds	r3, r0, #1
 801ccb8:	89a3      	ldrh	r3, [r4, #12]
 801ccba:	bf15      	itete	ne
 801ccbc:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ccbe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ccc2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ccc6:	81a3      	strheq	r3, [r4, #12]
 801ccc8:	bf18      	it	ne
 801ccca:	81a3      	strhne	r3, [r4, #12]
 801cccc:	bd10      	pop	{r4, pc}

0801ccce <__sclose>:
 801ccce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ccd2:	f000 b8a1 	b.w	801ce18 <_close_r>

0801ccd6 <__swbuf_r>:
 801ccd6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ccd8:	460e      	mov	r6, r1
 801ccda:	4614      	mov	r4, r2
 801ccdc:	4605      	mov	r5, r0
 801ccde:	b118      	cbz	r0, 801cce8 <__swbuf_r+0x12>
 801cce0:	6a03      	ldr	r3, [r0, #32]
 801cce2:	b90b      	cbnz	r3, 801cce8 <__swbuf_r+0x12>
 801cce4:	f7ff feec 	bl	801cac0 <__sinit>
 801cce8:	69a3      	ldr	r3, [r4, #24]
 801ccea:	60a3      	str	r3, [r4, #8]
 801ccec:	89a3      	ldrh	r3, [r4, #12]
 801ccee:	071a      	lsls	r2, r3, #28
 801ccf0:	d501      	bpl.n	801ccf6 <__swbuf_r+0x20>
 801ccf2:	6923      	ldr	r3, [r4, #16]
 801ccf4:	b943      	cbnz	r3, 801cd08 <__swbuf_r+0x32>
 801ccf6:	4621      	mov	r1, r4
 801ccf8:	4628      	mov	r0, r5
 801ccfa:	f000 f82b 	bl	801cd54 <__swsetup_r>
 801ccfe:	b118      	cbz	r0, 801cd08 <__swbuf_r+0x32>
 801cd00:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 801cd04:	4638      	mov	r0, r7
 801cd06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cd08:	6823      	ldr	r3, [r4, #0]
 801cd0a:	6922      	ldr	r2, [r4, #16]
 801cd0c:	1a98      	subs	r0, r3, r2
 801cd0e:	6963      	ldr	r3, [r4, #20]
 801cd10:	b2f6      	uxtb	r6, r6
 801cd12:	4283      	cmp	r3, r0
 801cd14:	4637      	mov	r7, r6
 801cd16:	dc05      	bgt.n	801cd24 <__swbuf_r+0x4e>
 801cd18:	4621      	mov	r1, r4
 801cd1a:	4628      	mov	r0, r5
 801cd1c:	f001 fef8 	bl	801eb10 <_fflush_r>
 801cd20:	2800      	cmp	r0, #0
 801cd22:	d1ed      	bne.n	801cd00 <__swbuf_r+0x2a>
 801cd24:	68a3      	ldr	r3, [r4, #8]
 801cd26:	3b01      	subs	r3, #1
 801cd28:	60a3      	str	r3, [r4, #8]
 801cd2a:	6823      	ldr	r3, [r4, #0]
 801cd2c:	1c5a      	adds	r2, r3, #1
 801cd2e:	6022      	str	r2, [r4, #0]
 801cd30:	701e      	strb	r6, [r3, #0]
 801cd32:	6962      	ldr	r2, [r4, #20]
 801cd34:	1c43      	adds	r3, r0, #1
 801cd36:	429a      	cmp	r2, r3
 801cd38:	d004      	beq.n	801cd44 <__swbuf_r+0x6e>
 801cd3a:	89a3      	ldrh	r3, [r4, #12]
 801cd3c:	07db      	lsls	r3, r3, #31
 801cd3e:	d5e1      	bpl.n	801cd04 <__swbuf_r+0x2e>
 801cd40:	2e0a      	cmp	r6, #10
 801cd42:	d1df      	bne.n	801cd04 <__swbuf_r+0x2e>
 801cd44:	4621      	mov	r1, r4
 801cd46:	4628      	mov	r0, r5
 801cd48:	f001 fee2 	bl	801eb10 <_fflush_r>
 801cd4c:	2800      	cmp	r0, #0
 801cd4e:	d0d9      	beq.n	801cd04 <__swbuf_r+0x2e>
 801cd50:	e7d6      	b.n	801cd00 <__swbuf_r+0x2a>
	...

0801cd54 <__swsetup_r>:
 801cd54:	b538      	push	{r3, r4, r5, lr}
 801cd56:	4b29      	ldr	r3, [pc, #164]	@ (801cdfc <__swsetup_r+0xa8>)
 801cd58:	4605      	mov	r5, r0
 801cd5a:	6818      	ldr	r0, [r3, #0]
 801cd5c:	460c      	mov	r4, r1
 801cd5e:	b118      	cbz	r0, 801cd68 <__swsetup_r+0x14>
 801cd60:	6a03      	ldr	r3, [r0, #32]
 801cd62:	b90b      	cbnz	r3, 801cd68 <__swsetup_r+0x14>
 801cd64:	f7ff feac 	bl	801cac0 <__sinit>
 801cd68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cd6c:	0719      	lsls	r1, r3, #28
 801cd6e:	d422      	bmi.n	801cdb6 <__swsetup_r+0x62>
 801cd70:	06da      	lsls	r2, r3, #27
 801cd72:	d407      	bmi.n	801cd84 <__swsetup_r+0x30>
 801cd74:	2209      	movs	r2, #9
 801cd76:	602a      	str	r2, [r5, #0]
 801cd78:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801cd7c:	81a3      	strh	r3, [r4, #12]
 801cd7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801cd82:	e033      	b.n	801cdec <__swsetup_r+0x98>
 801cd84:	0758      	lsls	r0, r3, #29
 801cd86:	d512      	bpl.n	801cdae <__swsetup_r+0x5a>
 801cd88:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801cd8a:	b141      	cbz	r1, 801cd9e <__swsetup_r+0x4a>
 801cd8c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801cd90:	4299      	cmp	r1, r3
 801cd92:	d002      	beq.n	801cd9a <__swsetup_r+0x46>
 801cd94:	4628      	mov	r0, r5
 801cd96:	f000 ff23 	bl	801dbe0 <_free_r>
 801cd9a:	2300      	movs	r3, #0
 801cd9c:	6363      	str	r3, [r4, #52]	@ 0x34
 801cd9e:	89a3      	ldrh	r3, [r4, #12]
 801cda0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801cda4:	81a3      	strh	r3, [r4, #12]
 801cda6:	2300      	movs	r3, #0
 801cda8:	6063      	str	r3, [r4, #4]
 801cdaa:	6923      	ldr	r3, [r4, #16]
 801cdac:	6023      	str	r3, [r4, #0]
 801cdae:	89a3      	ldrh	r3, [r4, #12]
 801cdb0:	f043 0308 	orr.w	r3, r3, #8
 801cdb4:	81a3      	strh	r3, [r4, #12]
 801cdb6:	6923      	ldr	r3, [r4, #16]
 801cdb8:	b94b      	cbnz	r3, 801cdce <__swsetup_r+0x7a>
 801cdba:	89a3      	ldrh	r3, [r4, #12]
 801cdbc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801cdc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801cdc4:	d003      	beq.n	801cdce <__swsetup_r+0x7a>
 801cdc6:	4621      	mov	r1, r4
 801cdc8:	4628      	mov	r0, r5
 801cdca:	f001 feef 	bl	801ebac <__smakebuf_r>
 801cdce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801cdd2:	f013 0201 	ands.w	r2, r3, #1
 801cdd6:	d00a      	beq.n	801cdee <__swsetup_r+0x9a>
 801cdd8:	2200      	movs	r2, #0
 801cdda:	60a2      	str	r2, [r4, #8]
 801cddc:	6962      	ldr	r2, [r4, #20]
 801cdde:	4252      	negs	r2, r2
 801cde0:	61a2      	str	r2, [r4, #24]
 801cde2:	6922      	ldr	r2, [r4, #16]
 801cde4:	b942      	cbnz	r2, 801cdf8 <__swsetup_r+0xa4>
 801cde6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801cdea:	d1c5      	bne.n	801cd78 <__swsetup_r+0x24>
 801cdec:	bd38      	pop	{r3, r4, r5, pc}
 801cdee:	0799      	lsls	r1, r3, #30
 801cdf0:	bf58      	it	pl
 801cdf2:	6962      	ldrpl	r2, [r4, #20]
 801cdf4:	60a2      	str	r2, [r4, #8]
 801cdf6:	e7f4      	b.n	801cde2 <__swsetup_r+0x8e>
 801cdf8:	2000      	movs	r0, #0
 801cdfa:	e7f7      	b.n	801cdec <__swsetup_r+0x98>
 801cdfc:	200005a8 	.word	0x200005a8

0801ce00 <memset>:
 801ce00:	4402      	add	r2, r0
 801ce02:	4603      	mov	r3, r0
 801ce04:	4293      	cmp	r3, r2
 801ce06:	d100      	bne.n	801ce0a <memset+0xa>
 801ce08:	4770      	bx	lr
 801ce0a:	f803 1b01 	strb.w	r1, [r3], #1
 801ce0e:	e7f9      	b.n	801ce04 <memset+0x4>

0801ce10 <_localeconv_r>:
 801ce10:	4800      	ldr	r0, [pc, #0]	@ (801ce14 <_localeconv_r+0x4>)
 801ce12:	4770      	bx	lr
 801ce14:	200006e8 	.word	0x200006e8

0801ce18 <_close_r>:
 801ce18:	b538      	push	{r3, r4, r5, lr}
 801ce1a:	4d06      	ldr	r5, [pc, #24]	@ (801ce34 <_close_r+0x1c>)
 801ce1c:	2300      	movs	r3, #0
 801ce1e:	4604      	mov	r4, r0
 801ce20:	4608      	mov	r0, r1
 801ce22:	602b      	str	r3, [r5, #0]
 801ce24:	f7e6 fb50 	bl	80034c8 <_close>
 801ce28:	1c43      	adds	r3, r0, #1
 801ce2a:	d102      	bne.n	801ce32 <_close_r+0x1a>
 801ce2c:	682b      	ldr	r3, [r5, #0]
 801ce2e:	b103      	cbz	r3, 801ce32 <_close_r+0x1a>
 801ce30:	6023      	str	r3, [r4, #0]
 801ce32:	bd38      	pop	{r3, r4, r5, pc}
 801ce34:	20002efc 	.word	0x20002efc

0801ce38 <_lseek_r>:
 801ce38:	b538      	push	{r3, r4, r5, lr}
 801ce3a:	4d07      	ldr	r5, [pc, #28]	@ (801ce58 <_lseek_r+0x20>)
 801ce3c:	4604      	mov	r4, r0
 801ce3e:	4608      	mov	r0, r1
 801ce40:	4611      	mov	r1, r2
 801ce42:	2200      	movs	r2, #0
 801ce44:	602a      	str	r2, [r5, #0]
 801ce46:	461a      	mov	r2, r3
 801ce48:	f7e6 fb65 	bl	8003516 <_lseek>
 801ce4c:	1c43      	adds	r3, r0, #1
 801ce4e:	d102      	bne.n	801ce56 <_lseek_r+0x1e>
 801ce50:	682b      	ldr	r3, [r5, #0]
 801ce52:	b103      	cbz	r3, 801ce56 <_lseek_r+0x1e>
 801ce54:	6023      	str	r3, [r4, #0]
 801ce56:	bd38      	pop	{r3, r4, r5, pc}
 801ce58:	20002efc 	.word	0x20002efc

0801ce5c <_read_r>:
 801ce5c:	b538      	push	{r3, r4, r5, lr}
 801ce5e:	4d07      	ldr	r5, [pc, #28]	@ (801ce7c <_read_r+0x20>)
 801ce60:	4604      	mov	r4, r0
 801ce62:	4608      	mov	r0, r1
 801ce64:	4611      	mov	r1, r2
 801ce66:	2200      	movs	r2, #0
 801ce68:	602a      	str	r2, [r5, #0]
 801ce6a:	461a      	mov	r2, r3
 801ce6c:	f7e6 fb0f 	bl	800348e <_read>
 801ce70:	1c43      	adds	r3, r0, #1
 801ce72:	d102      	bne.n	801ce7a <_read_r+0x1e>
 801ce74:	682b      	ldr	r3, [r5, #0]
 801ce76:	b103      	cbz	r3, 801ce7a <_read_r+0x1e>
 801ce78:	6023      	str	r3, [r4, #0]
 801ce7a:	bd38      	pop	{r3, r4, r5, pc}
 801ce7c:	20002efc 	.word	0x20002efc

0801ce80 <_write_r>:
 801ce80:	b538      	push	{r3, r4, r5, lr}
 801ce82:	4d07      	ldr	r5, [pc, #28]	@ (801cea0 <_write_r+0x20>)
 801ce84:	4604      	mov	r4, r0
 801ce86:	4608      	mov	r0, r1
 801ce88:	4611      	mov	r1, r2
 801ce8a:	2200      	movs	r2, #0
 801ce8c:	602a      	str	r2, [r5, #0]
 801ce8e:	461a      	mov	r2, r3
 801ce90:	f7fc fccc 	bl	801982c <_write>
 801ce94:	1c43      	adds	r3, r0, #1
 801ce96:	d102      	bne.n	801ce9e <_write_r+0x1e>
 801ce98:	682b      	ldr	r3, [r5, #0]
 801ce9a:	b103      	cbz	r3, 801ce9e <_write_r+0x1e>
 801ce9c:	6023      	str	r3, [r4, #0]
 801ce9e:	bd38      	pop	{r3, r4, r5, pc}
 801cea0:	20002efc 	.word	0x20002efc

0801cea4 <__errno>:
 801cea4:	4b01      	ldr	r3, [pc, #4]	@ (801ceac <__errno+0x8>)
 801cea6:	6818      	ldr	r0, [r3, #0]
 801cea8:	4770      	bx	lr
 801ceaa:	bf00      	nop
 801ceac:	200005a8 	.word	0x200005a8

0801ceb0 <__libc_init_array>:
 801ceb0:	b570      	push	{r4, r5, r6, lr}
 801ceb2:	4d0d      	ldr	r5, [pc, #52]	@ (801cee8 <__libc_init_array+0x38>)
 801ceb4:	4c0d      	ldr	r4, [pc, #52]	@ (801ceec <__libc_init_array+0x3c>)
 801ceb6:	1b64      	subs	r4, r4, r5
 801ceb8:	10a4      	asrs	r4, r4, #2
 801ceba:	2600      	movs	r6, #0
 801cebc:	42a6      	cmp	r6, r4
 801cebe:	d109      	bne.n	801ced4 <__libc_init_array+0x24>
 801cec0:	4d0b      	ldr	r5, [pc, #44]	@ (801cef0 <__libc_init_array+0x40>)
 801cec2:	4c0c      	ldr	r4, [pc, #48]	@ (801cef4 <__libc_init_array+0x44>)
 801cec4:	f001 ffe0 	bl	801ee88 <_init>
 801cec8:	1b64      	subs	r4, r4, r5
 801ceca:	10a4      	asrs	r4, r4, #2
 801cecc:	2600      	movs	r6, #0
 801cece:	42a6      	cmp	r6, r4
 801ced0:	d105      	bne.n	801cede <__libc_init_array+0x2e>
 801ced2:	bd70      	pop	{r4, r5, r6, pc}
 801ced4:	f855 3b04 	ldr.w	r3, [r5], #4
 801ced8:	4798      	blx	r3
 801ceda:	3601      	adds	r6, #1
 801cedc:	e7ee      	b.n	801cebc <__libc_init_array+0xc>
 801cede:	f855 3b04 	ldr.w	r3, [r5], #4
 801cee2:	4798      	blx	r3
 801cee4:	3601      	adds	r6, #1
 801cee6:	e7f2      	b.n	801cece <__libc_init_array+0x1e>
 801cee8:	080213d4 	.word	0x080213d4
 801ceec:	080213d4 	.word	0x080213d4
 801cef0:	080213d4 	.word	0x080213d4
 801cef4:	080213d8 	.word	0x080213d8

0801cef8 <__retarget_lock_init_recursive>:
 801cef8:	4770      	bx	lr

0801cefa <__retarget_lock_acquire_recursive>:
 801cefa:	4770      	bx	lr

0801cefc <__retarget_lock_release_recursive>:
 801cefc:	4770      	bx	lr

0801cefe <strcpy>:
 801cefe:	4603      	mov	r3, r0
 801cf00:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cf04:	f803 2b01 	strb.w	r2, [r3], #1
 801cf08:	2a00      	cmp	r2, #0
 801cf0a:	d1f9      	bne.n	801cf00 <strcpy+0x2>
 801cf0c:	4770      	bx	lr

0801cf0e <memcpy>:
 801cf0e:	440a      	add	r2, r1
 801cf10:	4291      	cmp	r1, r2
 801cf12:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 801cf16:	d100      	bne.n	801cf1a <memcpy+0xc>
 801cf18:	4770      	bx	lr
 801cf1a:	b510      	push	{r4, lr}
 801cf1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801cf20:	f803 4f01 	strb.w	r4, [r3, #1]!
 801cf24:	4291      	cmp	r1, r2
 801cf26:	d1f9      	bne.n	801cf1c <memcpy+0xe>
 801cf28:	bd10      	pop	{r4, pc}

0801cf2a <quorem>:
 801cf2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf2e:	6903      	ldr	r3, [r0, #16]
 801cf30:	690c      	ldr	r4, [r1, #16]
 801cf32:	42a3      	cmp	r3, r4
 801cf34:	4607      	mov	r7, r0
 801cf36:	db7e      	blt.n	801d036 <quorem+0x10c>
 801cf38:	3c01      	subs	r4, #1
 801cf3a:	f101 0814 	add.w	r8, r1, #20
 801cf3e:	00a3      	lsls	r3, r4, #2
 801cf40:	f100 0514 	add.w	r5, r0, #20
 801cf44:	9300      	str	r3, [sp, #0]
 801cf46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801cf4a:	9301      	str	r3, [sp, #4]
 801cf4c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801cf50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801cf54:	3301      	adds	r3, #1
 801cf56:	429a      	cmp	r2, r3
 801cf58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801cf5c:	fbb2 f6f3 	udiv	r6, r2, r3
 801cf60:	d32e      	bcc.n	801cfc0 <quorem+0x96>
 801cf62:	f04f 0a00 	mov.w	sl, #0
 801cf66:	46c4      	mov	ip, r8
 801cf68:	46ae      	mov	lr, r5
 801cf6a:	46d3      	mov	fp, sl
 801cf6c:	f85c 3b04 	ldr.w	r3, [ip], #4
 801cf70:	b298      	uxth	r0, r3
 801cf72:	fb06 a000 	mla	r0, r6, r0, sl
 801cf76:	0c02      	lsrs	r2, r0, #16
 801cf78:	0c1b      	lsrs	r3, r3, #16
 801cf7a:	fb06 2303 	mla	r3, r6, r3, r2
 801cf7e:	f8de 2000 	ldr.w	r2, [lr]
 801cf82:	b280      	uxth	r0, r0
 801cf84:	b292      	uxth	r2, r2
 801cf86:	1a12      	subs	r2, r2, r0
 801cf88:	445a      	add	r2, fp
 801cf8a:	f8de 0000 	ldr.w	r0, [lr]
 801cf8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801cf92:	b29b      	uxth	r3, r3
 801cf94:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801cf98:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801cf9c:	b292      	uxth	r2, r2
 801cf9e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801cfa2:	45e1      	cmp	r9, ip
 801cfa4:	f84e 2b04 	str.w	r2, [lr], #4
 801cfa8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801cfac:	d2de      	bcs.n	801cf6c <quorem+0x42>
 801cfae:	9b00      	ldr	r3, [sp, #0]
 801cfb0:	58eb      	ldr	r3, [r5, r3]
 801cfb2:	b92b      	cbnz	r3, 801cfc0 <quorem+0x96>
 801cfb4:	9b01      	ldr	r3, [sp, #4]
 801cfb6:	3b04      	subs	r3, #4
 801cfb8:	429d      	cmp	r5, r3
 801cfba:	461a      	mov	r2, r3
 801cfbc:	d32f      	bcc.n	801d01e <quorem+0xf4>
 801cfbe:	613c      	str	r4, [r7, #16]
 801cfc0:	4638      	mov	r0, r7
 801cfc2:	f001 f97f 	bl	801e2c4 <__mcmp>
 801cfc6:	2800      	cmp	r0, #0
 801cfc8:	db25      	blt.n	801d016 <quorem+0xec>
 801cfca:	4629      	mov	r1, r5
 801cfcc:	2000      	movs	r0, #0
 801cfce:	f858 2b04 	ldr.w	r2, [r8], #4
 801cfd2:	f8d1 c000 	ldr.w	ip, [r1]
 801cfd6:	fa1f fe82 	uxth.w	lr, r2
 801cfda:	fa1f f38c 	uxth.w	r3, ip
 801cfde:	eba3 030e 	sub.w	r3, r3, lr
 801cfe2:	4403      	add	r3, r0
 801cfe4:	0c12      	lsrs	r2, r2, #16
 801cfe6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801cfea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801cfee:	b29b      	uxth	r3, r3
 801cff0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801cff4:	45c1      	cmp	r9, r8
 801cff6:	f841 3b04 	str.w	r3, [r1], #4
 801cffa:	ea4f 4022 	mov.w	r0, r2, asr #16
 801cffe:	d2e6      	bcs.n	801cfce <quorem+0xa4>
 801d000:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801d004:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801d008:	b922      	cbnz	r2, 801d014 <quorem+0xea>
 801d00a:	3b04      	subs	r3, #4
 801d00c:	429d      	cmp	r5, r3
 801d00e:	461a      	mov	r2, r3
 801d010:	d30b      	bcc.n	801d02a <quorem+0x100>
 801d012:	613c      	str	r4, [r7, #16]
 801d014:	3601      	adds	r6, #1
 801d016:	4630      	mov	r0, r6
 801d018:	b003      	add	sp, #12
 801d01a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d01e:	6812      	ldr	r2, [r2, #0]
 801d020:	3b04      	subs	r3, #4
 801d022:	2a00      	cmp	r2, #0
 801d024:	d1cb      	bne.n	801cfbe <quorem+0x94>
 801d026:	3c01      	subs	r4, #1
 801d028:	e7c6      	b.n	801cfb8 <quorem+0x8e>
 801d02a:	6812      	ldr	r2, [r2, #0]
 801d02c:	3b04      	subs	r3, #4
 801d02e:	2a00      	cmp	r2, #0
 801d030:	d1ef      	bne.n	801d012 <quorem+0xe8>
 801d032:	3c01      	subs	r4, #1
 801d034:	e7ea      	b.n	801d00c <quorem+0xe2>
 801d036:	2000      	movs	r0, #0
 801d038:	e7ee      	b.n	801d018 <quorem+0xee>
 801d03a:	0000      	movs	r0, r0
 801d03c:	0000      	movs	r0, r0
	...

0801d040 <_dtoa_r>:
 801d040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d044:	69c7      	ldr	r7, [r0, #28]
 801d046:	b097      	sub	sp, #92	@ 0x5c
 801d048:	ed8d 0b04 	vstr	d0, [sp, #16]
 801d04c:	ec55 4b10 	vmov	r4, r5, d0
 801d050:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801d052:	9107      	str	r1, [sp, #28]
 801d054:	4681      	mov	r9, r0
 801d056:	920c      	str	r2, [sp, #48]	@ 0x30
 801d058:	9311      	str	r3, [sp, #68]	@ 0x44
 801d05a:	b97f      	cbnz	r7, 801d07c <_dtoa_r+0x3c>
 801d05c:	2010      	movs	r0, #16
 801d05e:	f000 fe09 	bl	801dc74 <malloc>
 801d062:	4602      	mov	r2, r0
 801d064:	f8c9 001c 	str.w	r0, [r9, #28]
 801d068:	b920      	cbnz	r0, 801d074 <_dtoa_r+0x34>
 801d06a:	4ba9      	ldr	r3, [pc, #676]	@ (801d310 <_dtoa_r+0x2d0>)
 801d06c:	21ef      	movs	r1, #239	@ 0xef
 801d06e:	48a9      	ldr	r0, [pc, #676]	@ (801d314 <_dtoa_r+0x2d4>)
 801d070:	f001 fe24 	bl	801ecbc <__assert_func>
 801d074:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801d078:	6007      	str	r7, [r0, #0]
 801d07a:	60c7      	str	r7, [r0, #12]
 801d07c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801d080:	6819      	ldr	r1, [r3, #0]
 801d082:	b159      	cbz	r1, 801d09c <_dtoa_r+0x5c>
 801d084:	685a      	ldr	r2, [r3, #4]
 801d086:	604a      	str	r2, [r1, #4]
 801d088:	2301      	movs	r3, #1
 801d08a:	4093      	lsls	r3, r2
 801d08c:	608b      	str	r3, [r1, #8]
 801d08e:	4648      	mov	r0, r9
 801d090:	f000 fee6 	bl	801de60 <_Bfree>
 801d094:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801d098:	2200      	movs	r2, #0
 801d09a:	601a      	str	r2, [r3, #0]
 801d09c:	1e2b      	subs	r3, r5, #0
 801d09e:	bfb9      	ittee	lt
 801d0a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801d0a4:	9305      	strlt	r3, [sp, #20]
 801d0a6:	2300      	movge	r3, #0
 801d0a8:	6033      	strge	r3, [r6, #0]
 801d0aa:	9f05      	ldr	r7, [sp, #20]
 801d0ac:	4b9a      	ldr	r3, [pc, #616]	@ (801d318 <_dtoa_r+0x2d8>)
 801d0ae:	bfbc      	itt	lt
 801d0b0:	2201      	movlt	r2, #1
 801d0b2:	6032      	strlt	r2, [r6, #0]
 801d0b4:	43bb      	bics	r3, r7
 801d0b6:	d112      	bne.n	801d0de <_dtoa_r+0x9e>
 801d0b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d0ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 801d0be:	6013      	str	r3, [r2, #0]
 801d0c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801d0c4:	4323      	orrs	r3, r4
 801d0c6:	f000 855a 	beq.w	801db7e <_dtoa_r+0xb3e>
 801d0ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801d0cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801d32c <_dtoa_r+0x2ec>
 801d0d0:	2b00      	cmp	r3, #0
 801d0d2:	f000 855c 	beq.w	801db8e <_dtoa_r+0xb4e>
 801d0d6:	f10a 0303 	add.w	r3, sl, #3
 801d0da:	f000 bd56 	b.w	801db8a <_dtoa_r+0xb4a>
 801d0de:	ed9d 7b04 	vldr	d7, [sp, #16]
 801d0e2:	2200      	movs	r2, #0
 801d0e4:	ec51 0b17 	vmov	r0, r1, d7
 801d0e8:	2300      	movs	r3, #0
 801d0ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801d0ee:	f7e3 fcd3 	bl	8000a98 <__aeabi_dcmpeq>
 801d0f2:	4680      	mov	r8, r0
 801d0f4:	b158      	cbz	r0, 801d10e <_dtoa_r+0xce>
 801d0f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d0f8:	2301      	movs	r3, #1
 801d0fa:	6013      	str	r3, [r2, #0]
 801d0fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801d0fe:	b113      	cbz	r3, 801d106 <_dtoa_r+0xc6>
 801d100:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801d102:	4b86      	ldr	r3, [pc, #536]	@ (801d31c <_dtoa_r+0x2dc>)
 801d104:	6013      	str	r3, [r2, #0]
 801d106:	f8df a228 	ldr.w	sl, [pc, #552]	@ 801d330 <_dtoa_r+0x2f0>
 801d10a:	f000 bd40 	b.w	801db8e <_dtoa_r+0xb4e>
 801d10e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801d112:	aa14      	add	r2, sp, #80	@ 0x50
 801d114:	a915      	add	r1, sp, #84	@ 0x54
 801d116:	4648      	mov	r0, r9
 801d118:	f001 f984 	bl	801e424 <__d2b>
 801d11c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 801d120:	9002      	str	r0, [sp, #8]
 801d122:	2e00      	cmp	r6, #0
 801d124:	d078      	beq.n	801d218 <_dtoa_r+0x1d8>
 801d126:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d128:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801d12c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d130:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801d134:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 801d138:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801d13c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 801d140:	4619      	mov	r1, r3
 801d142:	2200      	movs	r2, #0
 801d144:	4b76      	ldr	r3, [pc, #472]	@ (801d320 <_dtoa_r+0x2e0>)
 801d146:	f7e3 f887 	bl	8000258 <__aeabi_dsub>
 801d14a:	a36b      	add	r3, pc, #428	@ (adr r3, 801d2f8 <_dtoa_r+0x2b8>)
 801d14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d150:	f7e3 fa3a 	bl	80005c8 <__aeabi_dmul>
 801d154:	a36a      	add	r3, pc, #424	@ (adr r3, 801d300 <_dtoa_r+0x2c0>)
 801d156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d15a:	f7e3 f87f 	bl	800025c <__adddf3>
 801d15e:	4604      	mov	r4, r0
 801d160:	4630      	mov	r0, r6
 801d162:	460d      	mov	r5, r1
 801d164:	f7e3 f9c6 	bl	80004f4 <__aeabi_i2d>
 801d168:	a367      	add	r3, pc, #412	@ (adr r3, 801d308 <_dtoa_r+0x2c8>)
 801d16a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d16e:	f7e3 fa2b 	bl	80005c8 <__aeabi_dmul>
 801d172:	4602      	mov	r2, r0
 801d174:	460b      	mov	r3, r1
 801d176:	4620      	mov	r0, r4
 801d178:	4629      	mov	r1, r5
 801d17a:	f7e3 f86f 	bl	800025c <__adddf3>
 801d17e:	4604      	mov	r4, r0
 801d180:	460d      	mov	r5, r1
 801d182:	f7e3 fcd1 	bl	8000b28 <__aeabi_d2iz>
 801d186:	2200      	movs	r2, #0
 801d188:	4607      	mov	r7, r0
 801d18a:	2300      	movs	r3, #0
 801d18c:	4620      	mov	r0, r4
 801d18e:	4629      	mov	r1, r5
 801d190:	f7e3 fc8c 	bl	8000aac <__aeabi_dcmplt>
 801d194:	b140      	cbz	r0, 801d1a8 <_dtoa_r+0x168>
 801d196:	4638      	mov	r0, r7
 801d198:	f7e3 f9ac 	bl	80004f4 <__aeabi_i2d>
 801d19c:	4622      	mov	r2, r4
 801d19e:	462b      	mov	r3, r5
 801d1a0:	f7e3 fc7a 	bl	8000a98 <__aeabi_dcmpeq>
 801d1a4:	b900      	cbnz	r0, 801d1a8 <_dtoa_r+0x168>
 801d1a6:	3f01      	subs	r7, #1
 801d1a8:	2f16      	cmp	r7, #22
 801d1aa:	d852      	bhi.n	801d252 <_dtoa_r+0x212>
 801d1ac:	4b5d      	ldr	r3, [pc, #372]	@ (801d324 <_dtoa_r+0x2e4>)
 801d1ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801d1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801d1ba:	f7e3 fc77 	bl	8000aac <__aeabi_dcmplt>
 801d1be:	2800      	cmp	r0, #0
 801d1c0:	d049      	beq.n	801d256 <_dtoa_r+0x216>
 801d1c2:	3f01      	subs	r7, #1
 801d1c4:	2300      	movs	r3, #0
 801d1c6:	9310      	str	r3, [sp, #64]	@ 0x40
 801d1c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801d1ca:	1b9b      	subs	r3, r3, r6
 801d1cc:	1e5a      	subs	r2, r3, #1
 801d1ce:	bf45      	ittet	mi
 801d1d0:	f1c3 0301 	rsbmi	r3, r3, #1
 801d1d4:	9300      	strmi	r3, [sp, #0]
 801d1d6:	2300      	movpl	r3, #0
 801d1d8:	2300      	movmi	r3, #0
 801d1da:	9206      	str	r2, [sp, #24]
 801d1dc:	bf54      	ite	pl
 801d1de:	9300      	strpl	r3, [sp, #0]
 801d1e0:	9306      	strmi	r3, [sp, #24]
 801d1e2:	2f00      	cmp	r7, #0
 801d1e4:	db39      	blt.n	801d25a <_dtoa_r+0x21a>
 801d1e6:	9b06      	ldr	r3, [sp, #24]
 801d1e8:	970d      	str	r7, [sp, #52]	@ 0x34
 801d1ea:	443b      	add	r3, r7
 801d1ec:	9306      	str	r3, [sp, #24]
 801d1ee:	2300      	movs	r3, #0
 801d1f0:	9308      	str	r3, [sp, #32]
 801d1f2:	9b07      	ldr	r3, [sp, #28]
 801d1f4:	2b09      	cmp	r3, #9
 801d1f6:	d863      	bhi.n	801d2c0 <_dtoa_r+0x280>
 801d1f8:	2b05      	cmp	r3, #5
 801d1fa:	bfc4      	itt	gt
 801d1fc:	3b04      	subgt	r3, #4
 801d1fe:	9307      	strgt	r3, [sp, #28]
 801d200:	9b07      	ldr	r3, [sp, #28]
 801d202:	f1a3 0302 	sub.w	r3, r3, #2
 801d206:	bfcc      	ite	gt
 801d208:	2400      	movgt	r4, #0
 801d20a:	2401      	movle	r4, #1
 801d20c:	2b03      	cmp	r3, #3
 801d20e:	d863      	bhi.n	801d2d8 <_dtoa_r+0x298>
 801d210:	e8df f003 	tbb	[pc, r3]
 801d214:	2b375452 	.word	0x2b375452
 801d218:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801d21c:	441e      	add	r6, r3
 801d21e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801d222:	2b20      	cmp	r3, #32
 801d224:	bfc1      	itttt	gt
 801d226:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801d22a:	409f      	lslgt	r7, r3
 801d22c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 801d230:	fa24 f303 	lsrgt.w	r3, r4, r3
 801d234:	bfd6      	itet	le
 801d236:	f1c3 0320 	rsble	r3, r3, #32
 801d23a:	ea47 0003 	orrgt.w	r0, r7, r3
 801d23e:	fa04 f003 	lslle.w	r0, r4, r3
 801d242:	f7e3 f947 	bl	80004d4 <__aeabi_ui2d>
 801d246:	2201      	movs	r2, #1
 801d248:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801d24c:	3e01      	subs	r6, #1
 801d24e:	9212      	str	r2, [sp, #72]	@ 0x48
 801d250:	e776      	b.n	801d140 <_dtoa_r+0x100>
 801d252:	2301      	movs	r3, #1
 801d254:	e7b7      	b.n	801d1c6 <_dtoa_r+0x186>
 801d256:	9010      	str	r0, [sp, #64]	@ 0x40
 801d258:	e7b6      	b.n	801d1c8 <_dtoa_r+0x188>
 801d25a:	9b00      	ldr	r3, [sp, #0]
 801d25c:	1bdb      	subs	r3, r3, r7
 801d25e:	9300      	str	r3, [sp, #0]
 801d260:	427b      	negs	r3, r7
 801d262:	9308      	str	r3, [sp, #32]
 801d264:	2300      	movs	r3, #0
 801d266:	930d      	str	r3, [sp, #52]	@ 0x34
 801d268:	e7c3      	b.n	801d1f2 <_dtoa_r+0x1b2>
 801d26a:	2301      	movs	r3, #1
 801d26c:	9309      	str	r3, [sp, #36]	@ 0x24
 801d26e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d270:	eb07 0b03 	add.w	fp, r7, r3
 801d274:	f10b 0301 	add.w	r3, fp, #1
 801d278:	2b01      	cmp	r3, #1
 801d27a:	9303      	str	r3, [sp, #12]
 801d27c:	bfb8      	it	lt
 801d27e:	2301      	movlt	r3, #1
 801d280:	e006      	b.n	801d290 <_dtoa_r+0x250>
 801d282:	2301      	movs	r3, #1
 801d284:	9309      	str	r3, [sp, #36]	@ 0x24
 801d286:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d288:	2b00      	cmp	r3, #0
 801d28a:	dd28      	ble.n	801d2de <_dtoa_r+0x29e>
 801d28c:	469b      	mov	fp, r3
 801d28e:	9303      	str	r3, [sp, #12]
 801d290:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801d294:	2100      	movs	r1, #0
 801d296:	2204      	movs	r2, #4
 801d298:	f102 0514 	add.w	r5, r2, #20
 801d29c:	429d      	cmp	r5, r3
 801d29e:	d926      	bls.n	801d2ee <_dtoa_r+0x2ae>
 801d2a0:	6041      	str	r1, [r0, #4]
 801d2a2:	4648      	mov	r0, r9
 801d2a4:	f000 fd9c 	bl	801dde0 <_Balloc>
 801d2a8:	4682      	mov	sl, r0
 801d2aa:	2800      	cmp	r0, #0
 801d2ac:	d142      	bne.n	801d334 <_dtoa_r+0x2f4>
 801d2ae:	4b1e      	ldr	r3, [pc, #120]	@ (801d328 <_dtoa_r+0x2e8>)
 801d2b0:	4602      	mov	r2, r0
 801d2b2:	f240 11af 	movw	r1, #431	@ 0x1af
 801d2b6:	e6da      	b.n	801d06e <_dtoa_r+0x2e>
 801d2b8:	2300      	movs	r3, #0
 801d2ba:	e7e3      	b.n	801d284 <_dtoa_r+0x244>
 801d2bc:	2300      	movs	r3, #0
 801d2be:	e7d5      	b.n	801d26c <_dtoa_r+0x22c>
 801d2c0:	2401      	movs	r4, #1
 801d2c2:	2300      	movs	r3, #0
 801d2c4:	9307      	str	r3, [sp, #28]
 801d2c6:	9409      	str	r4, [sp, #36]	@ 0x24
 801d2c8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801d2cc:	2200      	movs	r2, #0
 801d2ce:	f8cd b00c 	str.w	fp, [sp, #12]
 801d2d2:	2312      	movs	r3, #18
 801d2d4:	920c      	str	r2, [sp, #48]	@ 0x30
 801d2d6:	e7db      	b.n	801d290 <_dtoa_r+0x250>
 801d2d8:	2301      	movs	r3, #1
 801d2da:	9309      	str	r3, [sp, #36]	@ 0x24
 801d2dc:	e7f4      	b.n	801d2c8 <_dtoa_r+0x288>
 801d2de:	f04f 0b01 	mov.w	fp, #1
 801d2e2:	f8cd b00c 	str.w	fp, [sp, #12]
 801d2e6:	465b      	mov	r3, fp
 801d2e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801d2ec:	e7d0      	b.n	801d290 <_dtoa_r+0x250>
 801d2ee:	3101      	adds	r1, #1
 801d2f0:	0052      	lsls	r2, r2, #1
 801d2f2:	e7d1      	b.n	801d298 <_dtoa_r+0x258>
 801d2f4:	f3af 8000 	nop.w
 801d2f8:	636f4361 	.word	0x636f4361
 801d2fc:	3fd287a7 	.word	0x3fd287a7
 801d300:	8b60c8b3 	.word	0x8b60c8b3
 801d304:	3fc68a28 	.word	0x3fc68a28
 801d308:	509f79fb 	.word	0x509f79fb
 801d30c:	3fd34413 	.word	0x3fd34413
 801d310:	08021099 	.word	0x08021099
 801d314:	080210b0 	.word	0x080210b0
 801d318:	7ff00000 	.word	0x7ff00000
 801d31c:	08021069 	.word	0x08021069
 801d320:	3ff80000 	.word	0x3ff80000
 801d324:	08021200 	.word	0x08021200
 801d328:	08021108 	.word	0x08021108
 801d32c:	08021095 	.word	0x08021095
 801d330:	08021068 	.word	0x08021068
 801d334:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801d338:	6018      	str	r0, [r3, #0]
 801d33a:	9b03      	ldr	r3, [sp, #12]
 801d33c:	2b0e      	cmp	r3, #14
 801d33e:	f200 80a1 	bhi.w	801d484 <_dtoa_r+0x444>
 801d342:	2c00      	cmp	r4, #0
 801d344:	f000 809e 	beq.w	801d484 <_dtoa_r+0x444>
 801d348:	2f00      	cmp	r7, #0
 801d34a:	dd33      	ble.n	801d3b4 <_dtoa_r+0x374>
 801d34c:	4b9c      	ldr	r3, [pc, #624]	@ (801d5c0 <_dtoa_r+0x580>)
 801d34e:	f007 020f 	and.w	r2, r7, #15
 801d352:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d356:	ed93 7b00 	vldr	d7, [r3]
 801d35a:	05f8      	lsls	r0, r7, #23
 801d35c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 801d360:	ea4f 1427 	mov.w	r4, r7, asr #4
 801d364:	d516      	bpl.n	801d394 <_dtoa_r+0x354>
 801d366:	4b97      	ldr	r3, [pc, #604]	@ (801d5c4 <_dtoa_r+0x584>)
 801d368:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801d36c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801d370:	f7e3 fa54 	bl	800081c <__aeabi_ddiv>
 801d374:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d378:	f004 040f 	and.w	r4, r4, #15
 801d37c:	2603      	movs	r6, #3
 801d37e:	4d91      	ldr	r5, [pc, #580]	@ (801d5c4 <_dtoa_r+0x584>)
 801d380:	b954      	cbnz	r4, 801d398 <_dtoa_r+0x358>
 801d382:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801d386:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d38a:	f7e3 fa47 	bl	800081c <__aeabi_ddiv>
 801d38e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d392:	e028      	b.n	801d3e6 <_dtoa_r+0x3a6>
 801d394:	2602      	movs	r6, #2
 801d396:	e7f2      	b.n	801d37e <_dtoa_r+0x33e>
 801d398:	07e1      	lsls	r1, r4, #31
 801d39a:	d508      	bpl.n	801d3ae <_dtoa_r+0x36e>
 801d39c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801d3a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 801d3a4:	f7e3 f910 	bl	80005c8 <__aeabi_dmul>
 801d3a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801d3ac:	3601      	adds	r6, #1
 801d3ae:	1064      	asrs	r4, r4, #1
 801d3b0:	3508      	adds	r5, #8
 801d3b2:	e7e5      	b.n	801d380 <_dtoa_r+0x340>
 801d3b4:	f000 80af 	beq.w	801d516 <_dtoa_r+0x4d6>
 801d3b8:	427c      	negs	r4, r7
 801d3ba:	4b81      	ldr	r3, [pc, #516]	@ (801d5c0 <_dtoa_r+0x580>)
 801d3bc:	4d81      	ldr	r5, [pc, #516]	@ (801d5c4 <_dtoa_r+0x584>)
 801d3be:	f004 020f 	and.w	r2, r4, #15
 801d3c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d3ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801d3ce:	f7e3 f8fb 	bl	80005c8 <__aeabi_dmul>
 801d3d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d3d6:	1124      	asrs	r4, r4, #4
 801d3d8:	2300      	movs	r3, #0
 801d3da:	2602      	movs	r6, #2
 801d3dc:	2c00      	cmp	r4, #0
 801d3de:	f040 808f 	bne.w	801d500 <_dtoa_r+0x4c0>
 801d3e2:	2b00      	cmp	r3, #0
 801d3e4:	d1d3      	bne.n	801d38e <_dtoa_r+0x34e>
 801d3e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801d3e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801d3ec:	2b00      	cmp	r3, #0
 801d3ee:	f000 8094 	beq.w	801d51a <_dtoa_r+0x4da>
 801d3f2:	4b75      	ldr	r3, [pc, #468]	@ (801d5c8 <_dtoa_r+0x588>)
 801d3f4:	2200      	movs	r2, #0
 801d3f6:	4620      	mov	r0, r4
 801d3f8:	4629      	mov	r1, r5
 801d3fa:	f7e3 fb57 	bl	8000aac <__aeabi_dcmplt>
 801d3fe:	2800      	cmp	r0, #0
 801d400:	f000 808b 	beq.w	801d51a <_dtoa_r+0x4da>
 801d404:	9b03      	ldr	r3, [sp, #12]
 801d406:	2b00      	cmp	r3, #0
 801d408:	f000 8087 	beq.w	801d51a <_dtoa_r+0x4da>
 801d40c:	f1bb 0f00 	cmp.w	fp, #0
 801d410:	dd34      	ble.n	801d47c <_dtoa_r+0x43c>
 801d412:	4620      	mov	r0, r4
 801d414:	4b6d      	ldr	r3, [pc, #436]	@ (801d5cc <_dtoa_r+0x58c>)
 801d416:	2200      	movs	r2, #0
 801d418:	4629      	mov	r1, r5
 801d41a:	f7e3 f8d5 	bl	80005c8 <__aeabi_dmul>
 801d41e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d422:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801d426:	3601      	adds	r6, #1
 801d428:	465c      	mov	r4, fp
 801d42a:	4630      	mov	r0, r6
 801d42c:	f7e3 f862 	bl	80004f4 <__aeabi_i2d>
 801d430:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d434:	f7e3 f8c8 	bl	80005c8 <__aeabi_dmul>
 801d438:	4b65      	ldr	r3, [pc, #404]	@ (801d5d0 <_dtoa_r+0x590>)
 801d43a:	2200      	movs	r2, #0
 801d43c:	f7e2 ff0e 	bl	800025c <__adddf3>
 801d440:	4605      	mov	r5, r0
 801d442:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801d446:	2c00      	cmp	r4, #0
 801d448:	d16a      	bne.n	801d520 <_dtoa_r+0x4e0>
 801d44a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d44e:	4b61      	ldr	r3, [pc, #388]	@ (801d5d4 <_dtoa_r+0x594>)
 801d450:	2200      	movs	r2, #0
 801d452:	f7e2 ff01 	bl	8000258 <__aeabi_dsub>
 801d456:	4602      	mov	r2, r0
 801d458:	460b      	mov	r3, r1
 801d45a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801d45e:	462a      	mov	r2, r5
 801d460:	4633      	mov	r3, r6
 801d462:	f7e3 fb41 	bl	8000ae8 <__aeabi_dcmpgt>
 801d466:	2800      	cmp	r0, #0
 801d468:	f040 8298 	bne.w	801d99c <_dtoa_r+0x95c>
 801d46c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d470:	462a      	mov	r2, r5
 801d472:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801d476:	f7e3 fb19 	bl	8000aac <__aeabi_dcmplt>
 801d47a:	bb38      	cbnz	r0, 801d4cc <_dtoa_r+0x48c>
 801d47c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 801d480:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801d484:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d486:	2b00      	cmp	r3, #0
 801d488:	f2c0 8157 	blt.w	801d73a <_dtoa_r+0x6fa>
 801d48c:	2f0e      	cmp	r7, #14
 801d48e:	f300 8154 	bgt.w	801d73a <_dtoa_r+0x6fa>
 801d492:	4b4b      	ldr	r3, [pc, #300]	@ (801d5c0 <_dtoa_r+0x580>)
 801d494:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801d498:	ed93 7b00 	vldr	d7, [r3]
 801d49c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d49e:	2b00      	cmp	r3, #0
 801d4a0:	ed8d 7b00 	vstr	d7, [sp]
 801d4a4:	f280 80e5 	bge.w	801d672 <_dtoa_r+0x632>
 801d4a8:	9b03      	ldr	r3, [sp, #12]
 801d4aa:	2b00      	cmp	r3, #0
 801d4ac:	f300 80e1 	bgt.w	801d672 <_dtoa_r+0x632>
 801d4b0:	d10c      	bne.n	801d4cc <_dtoa_r+0x48c>
 801d4b2:	4b48      	ldr	r3, [pc, #288]	@ (801d5d4 <_dtoa_r+0x594>)
 801d4b4:	2200      	movs	r2, #0
 801d4b6:	ec51 0b17 	vmov	r0, r1, d7
 801d4ba:	f7e3 f885 	bl	80005c8 <__aeabi_dmul>
 801d4be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d4c2:	f7e3 fb07 	bl	8000ad4 <__aeabi_dcmpge>
 801d4c6:	2800      	cmp	r0, #0
 801d4c8:	f000 8266 	beq.w	801d998 <_dtoa_r+0x958>
 801d4cc:	2400      	movs	r4, #0
 801d4ce:	4625      	mov	r5, r4
 801d4d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d4d2:	4656      	mov	r6, sl
 801d4d4:	ea6f 0803 	mvn.w	r8, r3
 801d4d8:	2700      	movs	r7, #0
 801d4da:	4621      	mov	r1, r4
 801d4dc:	4648      	mov	r0, r9
 801d4de:	f000 fcbf 	bl	801de60 <_Bfree>
 801d4e2:	2d00      	cmp	r5, #0
 801d4e4:	f000 80bd 	beq.w	801d662 <_dtoa_r+0x622>
 801d4e8:	b12f      	cbz	r7, 801d4f6 <_dtoa_r+0x4b6>
 801d4ea:	42af      	cmp	r7, r5
 801d4ec:	d003      	beq.n	801d4f6 <_dtoa_r+0x4b6>
 801d4ee:	4639      	mov	r1, r7
 801d4f0:	4648      	mov	r0, r9
 801d4f2:	f000 fcb5 	bl	801de60 <_Bfree>
 801d4f6:	4629      	mov	r1, r5
 801d4f8:	4648      	mov	r0, r9
 801d4fa:	f000 fcb1 	bl	801de60 <_Bfree>
 801d4fe:	e0b0      	b.n	801d662 <_dtoa_r+0x622>
 801d500:	07e2      	lsls	r2, r4, #31
 801d502:	d505      	bpl.n	801d510 <_dtoa_r+0x4d0>
 801d504:	e9d5 2300 	ldrd	r2, r3, [r5]
 801d508:	f7e3 f85e 	bl	80005c8 <__aeabi_dmul>
 801d50c:	3601      	adds	r6, #1
 801d50e:	2301      	movs	r3, #1
 801d510:	1064      	asrs	r4, r4, #1
 801d512:	3508      	adds	r5, #8
 801d514:	e762      	b.n	801d3dc <_dtoa_r+0x39c>
 801d516:	2602      	movs	r6, #2
 801d518:	e765      	b.n	801d3e6 <_dtoa_r+0x3a6>
 801d51a:	9c03      	ldr	r4, [sp, #12]
 801d51c:	46b8      	mov	r8, r7
 801d51e:	e784      	b.n	801d42a <_dtoa_r+0x3ea>
 801d520:	4b27      	ldr	r3, [pc, #156]	@ (801d5c0 <_dtoa_r+0x580>)
 801d522:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d524:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d528:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801d52c:	4454      	add	r4, sl
 801d52e:	2900      	cmp	r1, #0
 801d530:	d054      	beq.n	801d5dc <_dtoa_r+0x59c>
 801d532:	4929      	ldr	r1, [pc, #164]	@ (801d5d8 <_dtoa_r+0x598>)
 801d534:	2000      	movs	r0, #0
 801d536:	f7e3 f971 	bl	800081c <__aeabi_ddiv>
 801d53a:	4633      	mov	r3, r6
 801d53c:	462a      	mov	r2, r5
 801d53e:	f7e2 fe8b 	bl	8000258 <__aeabi_dsub>
 801d542:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801d546:	4656      	mov	r6, sl
 801d548:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d54c:	f7e3 faec 	bl	8000b28 <__aeabi_d2iz>
 801d550:	4605      	mov	r5, r0
 801d552:	f7e2 ffcf 	bl	80004f4 <__aeabi_i2d>
 801d556:	4602      	mov	r2, r0
 801d558:	460b      	mov	r3, r1
 801d55a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d55e:	f7e2 fe7b 	bl	8000258 <__aeabi_dsub>
 801d562:	3530      	adds	r5, #48	@ 0x30
 801d564:	4602      	mov	r2, r0
 801d566:	460b      	mov	r3, r1
 801d568:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801d56c:	f806 5b01 	strb.w	r5, [r6], #1
 801d570:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801d574:	f7e3 fa9a 	bl	8000aac <__aeabi_dcmplt>
 801d578:	2800      	cmp	r0, #0
 801d57a:	d172      	bne.n	801d662 <_dtoa_r+0x622>
 801d57c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801d580:	4911      	ldr	r1, [pc, #68]	@ (801d5c8 <_dtoa_r+0x588>)
 801d582:	2000      	movs	r0, #0
 801d584:	f7e2 fe68 	bl	8000258 <__aeabi_dsub>
 801d588:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801d58c:	f7e3 fa8e 	bl	8000aac <__aeabi_dcmplt>
 801d590:	2800      	cmp	r0, #0
 801d592:	f040 80b4 	bne.w	801d6fe <_dtoa_r+0x6be>
 801d596:	42a6      	cmp	r6, r4
 801d598:	f43f af70 	beq.w	801d47c <_dtoa_r+0x43c>
 801d59c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801d5a0:	4b0a      	ldr	r3, [pc, #40]	@ (801d5cc <_dtoa_r+0x58c>)
 801d5a2:	2200      	movs	r2, #0
 801d5a4:	f7e3 f810 	bl	80005c8 <__aeabi_dmul>
 801d5a8:	4b08      	ldr	r3, [pc, #32]	@ (801d5cc <_dtoa_r+0x58c>)
 801d5aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801d5ae:	2200      	movs	r2, #0
 801d5b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d5b4:	f7e3 f808 	bl	80005c8 <__aeabi_dmul>
 801d5b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d5bc:	e7c4      	b.n	801d548 <_dtoa_r+0x508>
 801d5be:	bf00      	nop
 801d5c0:	08021200 	.word	0x08021200
 801d5c4:	080211d8 	.word	0x080211d8
 801d5c8:	3ff00000 	.word	0x3ff00000
 801d5cc:	40240000 	.word	0x40240000
 801d5d0:	401c0000 	.word	0x401c0000
 801d5d4:	40140000 	.word	0x40140000
 801d5d8:	3fe00000 	.word	0x3fe00000
 801d5dc:	4631      	mov	r1, r6
 801d5de:	4628      	mov	r0, r5
 801d5e0:	f7e2 fff2 	bl	80005c8 <__aeabi_dmul>
 801d5e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801d5e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 801d5ea:	4656      	mov	r6, sl
 801d5ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d5f0:	f7e3 fa9a 	bl	8000b28 <__aeabi_d2iz>
 801d5f4:	4605      	mov	r5, r0
 801d5f6:	f7e2 ff7d 	bl	80004f4 <__aeabi_i2d>
 801d5fa:	4602      	mov	r2, r0
 801d5fc:	460b      	mov	r3, r1
 801d5fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d602:	f7e2 fe29 	bl	8000258 <__aeabi_dsub>
 801d606:	3530      	adds	r5, #48	@ 0x30
 801d608:	f806 5b01 	strb.w	r5, [r6], #1
 801d60c:	4602      	mov	r2, r0
 801d60e:	460b      	mov	r3, r1
 801d610:	42a6      	cmp	r6, r4
 801d612:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801d616:	f04f 0200 	mov.w	r2, #0
 801d61a:	d124      	bne.n	801d666 <_dtoa_r+0x626>
 801d61c:	4baf      	ldr	r3, [pc, #700]	@ (801d8dc <_dtoa_r+0x89c>)
 801d61e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801d622:	f7e2 fe1b 	bl	800025c <__adddf3>
 801d626:	4602      	mov	r2, r0
 801d628:	460b      	mov	r3, r1
 801d62a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d62e:	f7e3 fa5b 	bl	8000ae8 <__aeabi_dcmpgt>
 801d632:	2800      	cmp	r0, #0
 801d634:	d163      	bne.n	801d6fe <_dtoa_r+0x6be>
 801d636:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801d63a:	49a8      	ldr	r1, [pc, #672]	@ (801d8dc <_dtoa_r+0x89c>)
 801d63c:	2000      	movs	r0, #0
 801d63e:	f7e2 fe0b 	bl	8000258 <__aeabi_dsub>
 801d642:	4602      	mov	r2, r0
 801d644:	460b      	mov	r3, r1
 801d646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801d64a:	f7e3 fa2f 	bl	8000aac <__aeabi_dcmplt>
 801d64e:	2800      	cmp	r0, #0
 801d650:	f43f af14 	beq.w	801d47c <_dtoa_r+0x43c>
 801d654:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801d656:	1e73      	subs	r3, r6, #1
 801d658:	9313      	str	r3, [sp, #76]	@ 0x4c
 801d65a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801d65e:	2b30      	cmp	r3, #48	@ 0x30
 801d660:	d0f8      	beq.n	801d654 <_dtoa_r+0x614>
 801d662:	4647      	mov	r7, r8
 801d664:	e03b      	b.n	801d6de <_dtoa_r+0x69e>
 801d666:	4b9e      	ldr	r3, [pc, #632]	@ (801d8e0 <_dtoa_r+0x8a0>)
 801d668:	f7e2 ffae 	bl	80005c8 <__aeabi_dmul>
 801d66c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801d670:	e7bc      	b.n	801d5ec <_dtoa_r+0x5ac>
 801d672:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801d676:	4656      	mov	r6, sl
 801d678:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d67c:	4620      	mov	r0, r4
 801d67e:	4629      	mov	r1, r5
 801d680:	f7e3 f8cc 	bl	800081c <__aeabi_ddiv>
 801d684:	f7e3 fa50 	bl	8000b28 <__aeabi_d2iz>
 801d688:	4680      	mov	r8, r0
 801d68a:	f7e2 ff33 	bl	80004f4 <__aeabi_i2d>
 801d68e:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d692:	f7e2 ff99 	bl	80005c8 <__aeabi_dmul>
 801d696:	4602      	mov	r2, r0
 801d698:	460b      	mov	r3, r1
 801d69a:	4620      	mov	r0, r4
 801d69c:	4629      	mov	r1, r5
 801d69e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801d6a2:	f7e2 fdd9 	bl	8000258 <__aeabi_dsub>
 801d6a6:	f806 4b01 	strb.w	r4, [r6], #1
 801d6aa:	9d03      	ldr	r5, [sp, #12]
 801d6ac:	eba6 040a 	sub.w	r4, r6, sl
 801d6b0:	42a5      	cmp	r5, r4
 801d6b2:	4602      	mov	r2, r0
 801d6b4:	460b      	mov	r3, r1
 801d6b6:	d133      	bne.n	801d720 <_dtoa_r+0x6e0>
 801d6b8:	f7e2 fdd0 	bl	800025c <__adddf3>
 801d6bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d6c0:	4604      	mov	r4, r0
 801d6c2:	460d      	mov	r5, r1
 801d6c4:	f7e3 fa10 	bl	8000ae8 <__aeabi_dcmpgt>
 801d6c8:	b9c0      	cbnz	r0, 801d6fc <_dtoa_r+0x6bc>
 801d6ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d6ce:	4620      	mov	r0, r4
 801d6d0:	4629      	mov	r1, r5
 801d6d2:	f7e3 f9e1 	bl	8000a98 <__aeabi_dcmpeq>
 801d6d6:	b110      	cbz	r0, 801d6de <_dtoa_r+0x69e>
 801d6d8:	f018 0f01 	tst.w	r8, #1
 801d6dc:	d10e      	bne.n	801d6fc <_dtoa_r+0x6bc>
 801d6de:	9902      	ldr	r1, [sp, #8]
 801d6e0:	4648      	mov	r0, r9
 801d6e2:	f000 fbbd 	bl	801de60 <_Bfree>
 801d6e6:	2300      	movs	r3, #0
 801d6e8:	7033      	strb	r3, [r6, #0]
 801d6ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d6ec:	3701      	adds	r7, #1
 801d6ee:	601f      	str	r7, [r3, #0]
 801d6f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801d6f2:	2b00      	cmp	r3, #0
 801d6f4:	f000 824b 	beq.w	801db8e <_dtoa_r+0xb4e>
 801d6f8:	601e      	str	r6, [r3, #0]
 801d6fa:	e248      	b.n	801db8e <_dtoa_r+0xb4e>
 801d6fc:	46b8      	mov	r8, r7
 801d6fe:	4633      	mov	r3, r6
 801d700:	461e      	mov	r6, r3
 801d702:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801d706:	2a39      	cmp	r2, #57	@ 0x39
 801d708:	d106      	bne.n	801d718 <_dtoa_r+0x6d8>
 801d70a:	459a      	cmp	sl, r3
 801d70c:	d1f8      	bne.n	801d700 <_dtoa_r+0x6c0>
 801d70e:	2230      	movs	r2, #48	@ 0x30
 801d710:	f108 0801 	add.w	r8, r8, #1
 801d714:	f88a 2000 	strb.w	r2, [sl]
 801d718:	781a      	ldrb	r2, [r3, #0]
 801d71a:	3201      	adds	r2, #1
 801d71c:	701a      	strb	r2, [r3, #0]
 801d71e:	e7a0      	b.n	801d662 <_dtoa_r+0x622>
 801d720:	4b6f      	ldr	r3, [pc, #444]	@ (801d8e0 <_dtoa_r+0x8a0>)
 801d722:	2200      	movs	r2, #0
 801d724:	f7e2 ff50 	bl	80005c8 <__aeabi_dmul>
 801d728:	2200      	movs	r2, #0
 801d72a:	2300      	movs	r3, #0
 801d72c:	4604      	mov	r4, r0
 801d72e:	460d      	mov	r5, r1
 801d730:	f7e3 f9b2 	bl	8000a98 <__aeabi_dcmpeq>
 801d734:	2800      	cmp	r0, #0
 801d736:	d09f      	beq.n	801d678 <_dtoa_r+0x638>
 801d738:	e7d1      	b.n	801d6de <_dtoa_r+0x69e>
 801d73a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d73c:	2a00      	cmp	r2, #0
 801d73e:	f000 80ea 	beq.w	801d916 <_dtoa_r+0x8d6>
 801d742:	9a07      	ldr	r2, [sp, #28]
 801d744:	2a01      	cmp	r2, #1
 801d746:	f300 80cd 	bgt.w	801d8e4 <_dtoa_r+0x8a4>
 801d74a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d74c:	2a00      	cmp	r2, #0
 801d74e:	f000 80c1 	beq.w	801d8d4 <_dtoa_r+0x894>
 801d752:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801d756:	9c08      	ldr	r4, [sp, #32]
 801d758:	9e00      	ldr	r6, [sp, #0]
 801d75a:	9a00      	ldr	r2, [sp, #0]
 801d75c:	441a      	add	r2, r3
 801d75e:	9200      	str	r2, [sp, #0]
 801d760:	9a06      	ldr	r2, [sp, #24]
 801d762:	2101      	movs	r1, #1
 801d764:	441a      	add	r2, r3
 801d766:	4648      	mov	r0, r9
 801d768:	9206      	str	r2, [sp, #24]
 801d76a:	f000 fc2d 	bl	801dfc8 <__i2b>
 801d76e:	4605      	mov	r5, r0
 801d770:	b166      	cbz	r6, 801d78c <_dtoa_r+0x74c>
 801d772:	9b06      	ldr	r3, [sp, #24]
 801d774:	2b00      	cmp	r3, #0
 801d776:	dd09      	ble.n	801d78c <_dtoa_r+0x74c>
 801d778:	42b3      	cmp	r3, r6
 801d77a:	9a00      	ldr	r2, [sp, #0]
 801d77c:	bfa8      	it	ge
 801d77e:	4633      	movge	r3, r6
 801d780:	1ad2      	subs	r2, r2, r3
 801d782:	9200      	str	r2, [sp, #0]
 801d784:	9a06      	ldr	r2, [sp, #24]
 801d786:	1af6      	subs	r6, r6, r3
 801d788:	1ad3      	subs	r3, r2, r3
 801d78a:	9306      	str	r3, [sp, #24]
 801d78c:	9b08      	ldr	r3, [sp, #32]
 801d78e:	b30b      	cbz	r3, 801d7d4 <_dtoa_r+0x794>
 801d790:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d792:	2b00      	cmp	r3, #0
 801d794:	f000 80c6 	beq.w	801d924 <_dtoa_r+0x8e4>
 801d798:	2c00      	cmp	r4, #0
 801d79a:	f000 80c0 	beq.w	801d91e <_dtoa_r+0x8de>
 801d79e:	4629      	mov	r1, r5
 801d7a0:	4622      	mov	r2, r4
 801d7a2:	4648      	mov	r0, r9
 801d7a4:	f000 fcc8 	bl	801e138 <__pow5mult>
 801d7a8:	9a02      	ldr	r2, [sp, #8]
 801d7aa:	4601      	mov	r1, r0
 801d7ac:	4605      	mov	r5, r0
 801d7ae:	4648      	mov	r0, r9
 801d7b0:	f000 fc20 	bl	801dff4 <__multiply>
 801d7b4:	9902      	ldr	r1, [sp, #8]
 801d7b6:	4680      	mov	r8, r0
 801d7b8:	4648      	mov	r0, r9
 801d7ba:	f000 fb51 	bl	801de60 <_Bfree>
 801d7be:	9b08      	ldr	r3, [sp, #32]
 801d7c0:	1b1b      	subs	r3, r3, r4
 801d7c2:	9308      	str	r3, [sp, #32]
 801d7c4:	f000 80b1 	beq.w	801d92a <_dtoa_r+0x8ea>
 801d7c8:	9a08      	ldr	r2, [sp, #32]
 801d7ca:	4641      	mov	r1, r8
 801d7cc:	4648      	mov	r0, r9
 801d7ce:	f000 fcb3 	bl	801e138 <__pow5mult>
 801d7d2:	9002      	str	r0, [sp, #8]
 801d7d4:	2101      	movs	r1, #1
 801d7d6:	4648      	mov	r0, r9
 801d7d8:	f000 fbf6 	bl	801dfc8 <__i2b>
 801d7dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d7de:	4604      	mov	r4, r0
 801d7e0:	2b00      	cmp	r3, #0
 801d7e2:	f000 81d8 	beq.w	801db96 <_dtoa_r+0xb56>
 801d7e6:	461a      	mov	r2, r3
 801d7e8:	4601      	mov	r1, r0
 801d7ea:	4648      	mov	r0, r9
 801d7ec:	f000 fca4 	bl	801e138 <__pow5mult>
 801d7f0:	9b07      	ldr	r3, [sp, #28]
 801d7f2:	2b01      	cmp	r3, #1
 801d7f4:	4604      	mov	r4, r0
 801d7f6:	f300 809f 	bgt.w	801d938 <_dtoa_r+0x8f8>
 801d7fa:	9b04      	ldr	r3, [sp, #16]
 801d7fc:	2b00      	cmp	r3, #0
 801d7fe:	f040 8097 	bne.w	801d930 <_dtoa_r+0x8f0>
 801d802:	9b05      	ldr	r3, [sp, #20]
 801d804:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801d808:	2b00      	cmp	r3, #0
 801d80a:	f040 8093 	bne.w	801d934 <_dtoa_r+0x8f4>
 801d80e:	9b05      	ldr	r3, [sp, #20]
 801d810:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801d814:	0d1b      	lsrs	r3, r3, #20
 801d816:	051b      	lsls	r3, r3, #20
 801d818:	b133      	cbz	r3, 801d828 <_dtoa_r+0x7e8>
 801d81a:	9b00      	ldr	r3, [sp, #0]
 801d81c:	3301      	adds	r3, #1
 801d81e:	9300      	str	r3, [sp, #0]
 801d820:	9b06      	ldr	r3, [sp, #24]
 801d822:	3301      	adds	r3, #1
 801d824:	9306      	str	r3, [sp, #24]
 801d826:	2301      	movs	r3, #1
 801d828:	9308      	str	r3, [sp, #32]
 801d82a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801d82c:	2b00      	cmp	r3, #0
 801d82e:	f000 81b8 	beq.w	801dba2 <_dtoa_r+0xb62>
 801d832:	6923      	ldr	r3, [r4, #16]
 801d834:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801d838:	6918      	ldr	r0, [r3, #16]
 801d83a:	f000 fb79 	bl	801df30 <__hi0bits>
 801d83e:	f1c0 0020 	rsb	r0, r0, #32
 801d842:	9b06      	ldr	r3, [sp, #24]
 801d844:	4418      	add	r0, r3
 801d846:	f010 001f 	ands.w	r0, r0, #31
 801d84a:	f000 8082 	beq.w	801d952 <_dtoa_r+0x912>
 801d84e:	f1c0 0320 	rsb	r3, r0, #32
 801d852:	2b04      	cmp	r3, #4
 801d854:	dd73      	ble.n	801d93e <_dtoa_r+0x8fe>
 801d856:	9b00      	ldr	r3, [sp, #0]
 801d858:	f1c0 001c 	rsb	r0, r0, #28
 801d85c:	4403      	add	r3, r0
 801d85e:	9300      	str	r3, [sp, #0]
 801d860:	9b06      	ldr	r3, [sp, #24]
 801d862:	4403      	add	r3, r0
 801d864:	4406      	add	r6, r0
 801d866:	9306      	str	r3, [sp, #24]
 801d868:	9b00      	ldr	r3, [sp, #0]
 801d86a:	2b00      	cmp	r3, #0
 801d86c:	dd05      	ble.n	801d87a <_dtoa_r+0x83a>
 801d86e:	9902      	ldr	r1, [sp, #8]
 801d870:	461a      	mov	r2, r3
 801d872:	4648      	mov	r0, r9
 801d874:	f000 fcba 	bl	801e1ec <__lshift>
 801d878:	9002      	str	r0, [sp, #8]
 801d87a:	9b06      	ldr	r3, [sp, #24]
 801d87c:	2b00      	cmp	r3, #0
 801d87e:	dd05      	ble.n	801d88c <_dtoa_r+0x84c>
 801d880:	4621      	mov	r1, r4
 801d882:	461a      	mov	r2, r3
 801d884:	4648      	mov	r0, r9
 801d886:	f000 fcb1 	bl	801e1ec <__lshift>
 801d88a:	4604      	mov	r4, r0
 801d88c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801d88e:	2b00      	cmp	r3, #0
 801d890:	d061      	beq.n	801d956 <_dtoa_r+0x916>
 801d892:	9802      	ldr	r0, [sp, #8]
 801d894:	4621      	mov	r1, r4
 801d896:	f000 fd15 	bl	801e2c4 <__mcmp>
 801d89a:	2800      	cmp	r0, #0
 801d89c:	da5b      	bge.n	801d956 <_dtoa_r+0x916>
 801d89e:	2300      	movs	r3, #0
 801d8a0:	9902      	ldr	r1, [sp, #8]
 801d8a2:	220a      	movs	r2, #10
 801d8a4:	4648      	mov	r0, r9
 801d8a6:	f000 fafd 	bl	801dea4 <__multadd>
 801d8aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d8ac:	9002      	str	r0, [sp, #8]
 801d8ae:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801d8b2:	2b00      	cmp	r3, #0
 801d8b4:	f000 8177 	beq.w	801dba6 <_dtoa_r+0xb66>
 801d8b8:	4629      	mov	r1, r5
 801d8ba:	2300      	movs	r3, #0
 801d8bc:	220a      	movs	r2, #10
 801d8be:	4648      	mov	r0, r9
 801d8c0:	f000 faf0 	bl	801dea4 <__multadd>
 801d8c4:	f1bb 0f00 	cmp.w	fp, #0
 801d8c8:	4605      	mov	r5, r0
 801d8ca:	dc6f      	bgt.n	801d9ac <_dtoa_r+0x96c>
 801d8cc:	9b07      	ldr	r3, [sp, #28]
 801d8ce:	2b02      	cmp	r3, #2
 801d8d0:	dc49      	bgt.n	801d966 <_dtoa_r+0x926>
 801d8d2:	e06b      	b.n	801d9ac <_dtoa_r+0x96c>
 801d8d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801d8d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801d8da:	e73c      	b.n	801d756 <_dtoa_r+0x716>
 801d8dc:	3fe00000 	.word	0x3fe00000
 801d8e0:	40240000 	.word	0x40240000
 801d8e4:	9b03      	ldr	r3, [sp, #12]
 801d8e6:	1e5c      	subs	r4, r3, #1
 801d8e8:	9b08      	ldr	r3, [sp, #32]
 801d8ea:	42a3      	cmp	r3, r4
 801d8ec:	db09      	blt.n	801d902 <_dtoa_r+0x8c2>
 801d8ee:	1b1c      	subs	r4, r3, r4
 801d8f0:	9b03      	ldr	r3, [sp, #12]
 801d8f2:	2b00      	cmp	r3, #0
 801d8f4:	f6bf af30 	bge.w	801d758 <_dtoa_r+0x718>
 801d8f8:	9b00      	ldr	r3, [sp, #0]
 801d8fa:	9a03      	ldr	r2, [sp, #12]
 801d8fc:	1a9e      	subs	r6, r3, r2
 801d8fe:	2300      	movs	r3, #0
 801d900:	e72b      	b.n	801d75a <_dtoa_r+0x71a>
 801d902:	9b08      	ldr	r3, [sp, #32]
 801d904:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d906:	9408      	str	r4, [sp, #32]
 801d908:	1ae3      	subs	r3, r4, r3
 801d90a:	441a      	add	r2, r3
 801d90c:	9e00      	ldr	r6, [sp, #0]
 801d90e:	9b03      	ldr	r3, [sp, #12]
 801d910:	920d      	str	r2, [sp, #52]	@ 0x34
 801d912:	2400      	movs	r4, #0
 801d914:	e721      	b.n	801d75a <_dtoa_r+0x71a>
 801d916:	9c08      	ldr	r4, [sp, #32]
 801d918:	9e00      	ldr	r6, [sp, #0]
 801d91a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801d91c:	e728      	b.n	801d770 <_dtoa_r+0x730>
 801d91e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801d922:	e751      	b.n	801d7c8 <_dtoa_r+0x788>
 801d924:	9a08      	ldr	r2, [sp, #32]
 801d926:	9902      	ldr	r1, [sp, #8]
 801d928:	e750      	b.n	801d7cc <_dtoa_r+0x78c>
 801d92a:	f8cd 8008 	str.w	r8, [sp, #8]
 801d92e:	e751      	b.n	801d7d4 <_dtoa_r+0x794>
 801d930:	2300      	movs	r3, #0
 801d932:	e779      	b.n	801d828 <_dtoa_r+0x7e8>
 801d934:	9b04      	ldr	r3, [sp, #16]
 801d936:	e777      	b.n	801d828 <_dtoa_r+0x7e8>
 801d938:	2300      	movs	r3, #0
 801d93a:	9308      	str	r3, [sp, #32]
 801d93c:	e779      	b.n	801d832 <_dtoa_r+0x7f2>
 801d93e:	d093      	beq.n	801d868 <_dtoa_r+0x828>
 801d940:	9a00      	ldr	r2, [sp, #0]
 801d942:	331c      	adds	r3, #28
 801d944:	441a      	add	r2, r3
 801d946:	9200      	str	r2, [sp, #0]
 801d948:	9a06      	ldr	r2, [sp, #24]
 801d94a:	441a      	add	r2, r3
 801d94c:	441e      	add	r6, r3
 801d94e:	9206      	str	r2, [sp, #24]
 801d950:	e78a      	b.n	801d868 <_dtoa_r+0x828>
 801d952:	4603      	mov	r3, r0
 801d954:	e7f4      	b.n	801d940 <_dtoa_r+0x900>
 801d956:	9b03      	ldr	r3, [sp, #12]
 801d958:	2b00      	cmp	r3, #0
 801d95a:	46b8      	mov	r8, r7
 801d95c:	dc20      	bgt.n	801d9a0 <_dtoa_r+0x960>
 801d95e:	469b      	mov	fp, r3
 801d960:	9b07      	ldr	r3, [sp, #28]
 801d962:	2b02      	cmp	r3, #2
 801d964:	dd1e      	ble.n	801d9a4 <_dtoa_r+0x964>
 801d966:	f1bb 0f00 	cmp.w	fp, #0
 801d96a:	f47f adb1 	bne.w	801d4d0 <_dtoa_r+0x490>
 801d96e:	4621      	mov	r1, r4
 801d970:	465b      	mov	r3, fp
 801d972:	2205      	movs	r2, #5
 801d974:	4648      	mov	r0, r9
 801d976:	f000 fa95 	bl	801dea4 <__multadd>
 801d97a:	4601      	mov	r1, r0
 801d97c:	4604      	mov	r4, r0
 801d97e:	9802      	ldr	r0, [sp, #8]
 801d980:	f000 fca0 	bl	801e2c4 <__mcmp>
 801d984:	2800      	cmp	r0, #0
 801d986:	f77f ada3 	ble.w	801d4d0 <_dtoa_r+0x490>
 801d98a:	4656      	mov	r6, sl
 801d98c:	2331      	movs	r3, #49	@ 0x31
 801d98e:	f806 3b01 	strb.w	r3, [r6], #1
 801d992:	f108 0801 	add.w	r8, r8, #1
 801d996:	e59f      	b.n	801d4d8 <_dtoa_r+0x498>
 801d998:	9c03      	ldr	r4, [sp, #12]
 801d99a:	46b8      	mov	r8, r7
 801d99c:	4625      	mov	r5, r4
 801d99e:	e7f4      	b.n	801d98a <_dtoa_r+0x94a>
 801d9a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801d9a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d9a6:	2b00      	cmp	r3, #0
 801d9a8:	f000 8101 	beq.w	801dbae <_dtoa_r+0xb6e>
 801d9ac:	2e00      	cmp	r6, #0
 801d9ae:	dd05      	ble.n	801d9bc <_dtoa_r+0x97c>
 801d9b0:	4629      	mov	r1, r5
 801d9b2:	4632      	mov	r2, r6
 801d9b4:	4648      	mov	r0, r9
 801d9b6:	f000 fc19 	bl	801e1ec <__lshift>
 801d9ba:	4605      	mov	r5, r0
 801d9bc:	9b08      	ldr	r3, [sp, #32]
 801d9be:	2b00      	cmp	r3, #0
 801d9c0:	d05c      	beq.n	801da7c <_dtoa_r+0xa3c>
 801d9c2:	6869      	ldr	r1, [r5, #4]
 801d9c4:	4648      	mov	r0, r9
 801d9c6:	f000 fa0b 	bl	801dde0 <_Balloc>
 801d9ca:	4606      	mov	r6, r0
 801d9cc:	b928      	cbnz	r0, 801d9da <_dtoa_r+0x99a>
 801d9ce:	4b82      	ldr	r3, [pc, #520]	@ (801dbd8 <_dtoa_r+0xb98>)
 801d9d0:	4602      	mov	r2, r0
 801d9d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801d9d6:	f7ff bb4a 	b.w	801d06e <_dtoa_r+0x2e>
 801d9da:	692a      	ldr	r2, [r5, #16]
 801d9dc:	3202      	adds	r2, #2
 801d9de:	0092      	lsls	r2, r2, #2
 801d9e0:	f105 010c 	add.w	r1, r5, #12
 801d9e4:	300c      	adds	r0, #12
 801d9e6:	f7ff fa92 	bl	801cf0e <memcpy>
 801d9ea:	2201      	movs	r2, #1
 801d9ec:	4631      	mov	r1, r6
 801d9ee:	4648      	mov	r0, r9
 801d9f0:	f000 fbfc 	bl	801e1ec <__lshift>
 801d9f4:	f10a 0301 	add.w	r3, sl, #1
 801d9f8:	9300      	str	r3, [sp, #0]
 801d9fa:	eb0a 030b 	add.w	r3, sl, fp
 801d9fe:	9308      	str	r3, [sp, #32]
 801da00:	9b04      	ldr	r3, [sp, #16]
 801da02:	f003 0301 	and.w	r3, r3, #1
 801da06:	462f      	mov	r7, r5
 801da08:	9306      	str	r3, [sp, #24]
 801da0a:	4605      	mov	r5, r0
 801da0c:	9b00      	ldr	r3, [sp, #0]
 801da0e:	9802      	ldr	r0, [sp, #8]
 801da10:	4621      	mov	r1, r4
 801da12:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 801da16:	f7ff fa88 	bl	801cf2a <quorem>
 801da1a:	4603      	mov	r3, r0
 801da1c:	3330      	adds	r3, #48	@ 0x30
 801da1e:	9003      	str	r0, [sp, #12]
 801da20:	4639      	mov	r1, r7
 801da22:	9802      	ldr	r0, [sp, #8]
 801da24:	9309      	str	r3, [sp, #36]	@ 0x24
 801da26:	f000 fc4d 	bl	801e2c4 <__mcmp>
 801da2a:	462a      	mov	r2, r5
 801da2c:	9004      	str	r0, [sp, #16]
 801da2e:	4621      	mov	r1, r4
 801da30:	4648      	mov	r0, r9
 801da32:	f000 fc63 	bl	801e2fc <__mdiff>
 801da36:	68c2      	ldr	r2, [r0, #12]
 801da38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da3a:	4606      	mov	r6, r0
 801da3c:	bb02      	cbnz	r2, 801da80 <_dtoa_r+0xa40>
 801da3e:	4601      	mov	r1, r0
 801da40:	9802      	ldr	r0, [sp, #8]
 801da42:	f000 fc3f 	bl	801e2c4 <__mcmp>
 801da46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da48:	4602      	mov	r2, r0
 801da4a:	4631      	mov	r1, r6
 801da4c:	4648      	mov	r0, r9
 801da4e:	920c      	str	r2, [sp, #48]	@ 0x30
 801da50:	9309      	str	r3, [sp, #36]	@ 0x24
 801da52:	f000 fa05 	bl	801de60 <_Bfree>
 801da56:	9b07      	ldr	r3, [sp, #28]
 801da58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801da5a:	9e00      	ldr	r6, [sp, #0]
 801da5c:	ea42 0103 	orr.w	r1, r2, r3
 801da60:	9b06      	ldr	r3, [sp, #24]
 801da62:	4319      	orrs	r1, r3
 801da64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801da66:	d10d      	bne.n	801da84 <_dtoa_r+0xa44>
 801da68:	2b39      	cmp	r3, #57	@ 0x39
 801da6a:	d027      	beq.n	801dabc <_dtoa_r+0xa7c>
 801da6c:	9a04      	ldr	r2, [sp, #16]
 801da6e:	2a00      	cmp	r2, #0
 801da70:	dd01      	ble.n	801da76 <_dtoa_r+0xa36>
 801da72:	9b03      	ldr	r3, [sp, #12]
 801da74:	3331      	adds	r3, #49	@ 0x31
 801da76:	f88b 3000 	strb.w	r3, [fp]
 801da7a:	e52e      	b.n	801d4da <_dtoa_r+0x49a>
 801da7c:	4628      	mov	r0, r5
 801da7e:	e7b9      	b.n	801d9f4 <_dtoa_r+0x9b4>
 801da80:	2201      	movs	r2, #1
 801da82:	e7e2      	b.n	801da4a <_dtoa_r+0xa0a>
 801da84:	9904      	ldr	r1, [sp, #16]
 801da86:	2900      	cmp	r1, #0
 801da88:	db04      	blt.n	801da94 <_dtoa_r+0xa54>
 801da8a:	9807      	ldr	r0, [sp, #28]
 801da8c:	4301      	orrs	r1, r0
 801da8e:	9806      	ldr	r0, [sp, #24]
 801da90:	4301      	orrs	r1, r0
 801da92:	d120      	bne.n	801dad6 <_dtoa_r+0xa96>
 801da94:	2a00      	cmp	r2, #0
 801da96:	ddee      	ble.n	801da76 <_dtoa_r+0xa36>
 801da98:	9902      	ldr	r1, [sp, #8]
 801da9a:	9300      	str	r3, [sp, #0]
 801da9c:	2201      	movs	r2, #1
 801da9e:	4648      	mov	r0, r9
 801daa0:	f000 fba4 	bl	801e1ec <__lshift>
 801daa4:	4621      	mov	r1, r4
 801daa6:	9002      	str	r0, [sp, #8]
 801daa8:	f000 fc0c 	bl	801e2c4 <__mcmp>
 801daac:	2800      	cmp	r0, #0
 801daae:	9b00      	ldr	r3, [sp, #0]
 801dab0:	dc02      	bgt.n	801dab8 <_dtoa_r+0xa78>
 801dab2:	d1e0      	bne.n	801da76 <_dtoa_r+0xa36>
 801dab4:	07da      	lsls	r2, r3, #31
 801dab6:	d5de      	bpl.n	801da76 <_dtoa_r+0xa36>
 801dab8:	2b39      	cmp	r3, #57	@ 0x39
 801daba:	d1da      	bne.n	801da72 <_dtoa_r+0xa32>
 801dabc:	2339      	movs	r3, #57	@ 0x39
 801dabe:	f88b 3000 	strb.w	r3, [fp]
 801dac2:	4633      	mov	r3, r6
 801dac4:	461e      	mov	r6, r3
 801dac6:	3b01      	subs	r3, #1
 801dac8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801dacc:	2a39      	cmp	r2, #57	@ 0x39
 801dace:	d04e      	beq.n	801db6e <_dtoa_r+0xb2e>
 801dad0:	3201      	adds	r2, #1
 801dad2:	701a      	strb	r2, [r3, #0]
 801dad4:	e501      	b.n	801d4da <_dtoa_r+0x49a>
 801dad6:	2a00      	cmp	r2, #0
 801dad8:	dd03      	ble.n	801dae2 <_dtoa_r+0xaa2>
 801dada:	2b39      	cmp	r3, #57	@ 0x39
 801dadc:	d0ee      	beq.n	801dabc <_dtoa_r+0xa7c>
 801dade:	3301      	adds	r3, #1
 801dae0:	e7c9      	b.n	801da76 <_dtoa_r+0xa36>
 801dae2:	9a00      	ldr	r2, [sp, #0]
 801dae4:	9908      	ldr	r1, [sp, #32]
 801dae6:	f802 3c01 	strb.w	r3, [r2, #-1]
 801daea:	428a      	cmp	r2, r1
 801daec:	d028      	beq.n	801db40 <_dtoa_r+0xb00>
 801daee:	9902      	ldr	r1, [sp, #8]
 801daf0:	2300      	movs	r3, #0
 801daf2:	220a      	movs	r2, #10
 801daf4:	4648      	mov	r0, r9
 801daf6:	f000 f9d5 	bl	801dea4 <__multadd>
 801dafa:	42af      	cmp	r7, r5
 801dafc:	9002      	str	r0, [sp, #8]
 801dafe:	f04f 0300 	mov.w	r3, #0
 801db02:	f04f 020a 	mov.w	r2, #10
 801db06:	4639      	mov	r1, r7
 801db08:	4648      	mov	r0, r9
 801db0a:	d107      	bne.n	801db1c <_dtoa_r+0xadc>
 801db0c:	f000 f9ca 	bl	801dea4 <__multadd>
 801db10:	4607      	mov	r7, r0
 801db12:	4605      	mov	r5, r0
 801db14:	9b00      	ldr	r3, [sp, #0]
 801db16:	3301      	adds	r3, #1
 801db18:	9300      	str	r3, [sp, #0]
 801db1a:	e777      	b.n	801da0c <_dtoa_r+0x9cc>
 801db1c:	f000 f9c2 	bl	801dea4 <__multadd>
 801db20:	4629      	mov	r1, r5
 801db22:	4607      	mov	r7, r0
 801db24:	2300      	movs	r3, #0
 801db26:	220a      	movs	r2, #10
 801db28:	4648      	mov	r0, r9
 801db2a:	f000 f9bb 	bl	801dea4 <__multadd>
 801db2e:	4605      	mov	r5, r0
 801db30:	e7f0      	b.n	801db14 <_dtoa_r+0xad4>
 801db32:	f1bb 0f00 	cmp.w	fp, #0
 801db36:	bfcc      	ite	gt
 801db38:	465e      	movgt	r6, fp
 801db3a:	2601      	movle	r6, #1
 801db3c:	4456      	add	r6, sl
 801db3e:	2700      	movs	r7, #0
 801db40:	9902      	ldr	r1, [sp, #8]
 801db42:	9300      	str	r3, [sp, #0]
 801db44:	2201      	movs	r2, #1
 801db46:	4648      	mov	r0, r9
 801db48:	f000 fb50 	bl	801e1ec <__lshift>
 801db4c:	4621      	mov	r1, r4
 801db4e:	9002      	str	r0, [sp, #8]
 801db50:	f000 fbb8 	bl	801e2c4 <__mcmp>
 801db54:	2800      	cmp	r0, #0
 801db56:	dcb4      	bgt.n	801dac2 <_dtoa_r+0xa82>
 801db58:	d102      	bne.n	801db60 <_dtoa_r+0xb20>
 801db5a:	9b00      	ldr	r3, [sp, #0]
 801db5c:	07db      	lsls	r3, r3, #31
 801db5e:	d4b0      	bmi.n	801dac2 <_dtoa_r+0xa82>
 801db60:	4633      	mov	r3, r6
 801db62:	461e      	mov	r6, r3
 801db64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801db68:	2a30      	cmp	r2, #48	@ 0x30
 801db6a:	d0fa      	beq.n	801db62 <_dtoa_r+0xb22>
 801db6c:	e4b5      	b.n	801d4da <_dtoa_r+0x49a>
 801db6e:	459a      	cmp	sl, r3
 801db70:	d1a8      	bne.n	801dac4 <_dtoa_r+0xa84>
 801db72:	2331      	movs	r3, #49	@ 0x31
 801db74:	f108 0801 	add.w	r8, r8, #1
 801db78:	f88a 3000 	strb.w	r3, [sl]
 801db7c:	e4ad      	b.n	801d4da <_dtoa_r+0x49a>
 801db7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801db80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801dbdc <_dtoa_r+0xb9c>
 801db84:	b11b      	cbz	r3, 801db8e <_dtoa_r+0xb4e>
 801db86:	f10a 0308 	add.w	r3, sl, #8
 801db8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801db8c:	6013      	str	r3, [r2, #0]
 801db8e:	4650      	mov	r0, sl
 801db90:	b017      	add	sp, #92	@ 0x5c
 801db92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801db96:	9b07      	ldr	r3, [sp, #28]
 801db98:	2b01      	cmp	r3, #1
 801db9a:	f77f ae2e 	ble.w	801d7fa <_dtoa_r+0x7ba>
 801db9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801dba0:	9308      	str	r3, [sp, #32]
 801dba2:	2001      	movs	r0, #1
 801dba4:	e64d      	b.n	801d842 <_dtoa_r+0x802>
 801dba6:	f1bb 0f00 	cmp.w	fp, #0
 801dbaa:	f77f aed9 	ble.w	801d960 <_dtoa_r+0x920>
 801dbae:	4656      	mov	r6, sl
 801dbb0:	9802      	ldr	r0, [sp, #8]
 801dbb2:	4621      	mov	r1, r4
 801dbb4:	f7ff f9b9 	bl	801cf2a <quorem>
 801dbb8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801dbbc:	f806 3b01 	strb.w	r3, [r6], #1
 801dbc0:	eba6 020a 	sub.w	r2, r6, sl
 801dbc4:	4593      	cmp	fp, r2
 801dbc6:	ddb4      	ble.n	801db32 <_dtoa_r+0xaf2>
 801dbc8:	9902      	ldr	r1, [sp, #8]
 801dbca:	2300      	movs	r3, #0
 801dbcc:	220a      	movs	r2, #10
 801dbce:	4648      	mov	r0, r9
 801dbd0:	f000 f968 	bl	801dea4 <__multadd>
 801dbd4:	9002      	str	r0, [sp, #8]
 801dbd6:	e7eb      	b.n	801dbb0 <_dtoa_r+0xb70>
 801dbd8:	08021108 	.word	0x08021108
 801dbdc:	0802108c 	.word	0x0802108c

0801dbe0 <_free_r>:
 801dbe0:	b538      	push	{r3, r4, r5, lr}
 801dbe2:	4605      	mov	r5, r0
 801dbe4:	2900      	cmp	r1, #0
 801dbe6:	d041      	beq.n	801dc6c <_free_r+0x8c>
 801dbe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dbec:	1f0c      	subs	r4, r1, #4
 801dbee:	2b00      	cmp	r3, #0
 801dbf0:	bfb8      	it	lt
 801dbf2:	18e4      	addlt	r4, r4, r3
 801dbf4:	f000 f8e8 	bl	801ddc8 <__malloc_lock>
 801dbf8:	4a1d      	ldr	r2, [pc, #116]	@ (801dc70 <_free_r+0x90>)
 801dbfa:	6813      	ldr	r3, [r2, #0]
 801dbfc:	b933      	cbnz	r3, 801dc0c <_free_r+0x2c>
 801dbfe:	6063      	str	r3, [r4, #4]
 801dc00:	6014      	str	r4, [r2, #0]
 801dc02:	4628      	mov	r0, r5
 801dc04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dc08:	f000 b8e4 	b.w	801ddd4 <__malloc_unlock>
 801dc0c:	42a3      	cmp	r3, r4
 801dc0e:	d908      	bls.n	801dc22 <_free_r+0x42>
 801dc10:	6820      	ldr	r0, [r4, #0]
 801dc12:	1821      	adds	r1, r4, r0
 801dc14:	428b      	cmp	r3, r1
 801dc16:	bf01      	itttt	eq
 801dc18:	6819      	ldreq	r1, [r3, #0]
 801dc1a:	685b      	ldreq	r3, [r3, #4]
 801dc1c:	1809      	addeq	r1, r1, r0
 801dc1e:	6021      	streq	r1, [r4, #0]
 801dc20:	e7ed      	b.n	801dbfe <_free_r+0x1e>
 801dc22:	461a      	mov	r2, r3
 801dc24:	685b      	ldr	r3, [r3, #4]
 801dc26:	b10b      	cbz	r3, 801dc2c <_free_r+0x4c>
 801dc28:	42a3      	cmp	r3, r4
 801dc2a:	d9fa      	bls.n	801dc22 <_free_r+0x42>
 801dc2c:	6811      	ldr	r1, [r2, #0]
 801dc2e:	1850      	adds	r0, r2, r1
 801dc30:	42a0      	cmp	r0, r4
 801dc32:	d10b      	bne.n	801dc4c <_free_r+0x6c>
 801dc34:	6820      	ldr	r0, [r4, #0]
 801dc36:	4401      	add	r1, r0
 801dc38:	1850      	adds	r0, r2, r1
 801dc3a:	4283      	cmp	r3, r0
 801dc3c:	6011      	str	r1, [r2, #0]
 801dc3e:	d1e0      	bne.n	801dc02 <_free_r+0x22>
 801dc40:	6818      	ldr	r0, [r3, #0]
 801dc42:	685b      	ldr	r3, [r3, #4]
 801dc44:	6053      	str	r3, [r2, #4]
 801dc46:	4408      	add	r0, r1
 801dc48:	6010      	str	r0, [r2, #0]
 801dc4a:	e7da      	b.n	801dc02 <_free_r+0x22>
 801dc4c:	d902      	bls.n	801dc54 <_free_r+0x74>
 801dc4e:	230c      	movs	r3, #12
 801dc50:	602b      	str	r3, [r5, #0]
 801dc52:	e7d6      	b.n	801dc02 <_free_r+0x22>
 801dc54:	6820      	ldr	r0, [r4, #0]
 801dc56:	1821      	adds	r1, r4, r0
 801dc58:	428b      	cmp	r3, r1
 801dc5a:	bf04      	itt	eq
 801dc5c:	6819      	ldreq	r1, [r3, #0]
 801dc5e:	685b      	ldreq	r3, [r3, #4]
 801dc60:	6063      	str	r3, [r4, #4]
 801dc62:	bf04      	itt	eq
 801dc64:	1809      	addeq	r1, r1, r0
 801dc66:	6021      	streq	r1, [r4, #0]
 801dc68:	6054      	str	r4, [r2, #4]
 801dc6a:	e7ca      	b.n	801dc02 <_free_r+0x22>
 801dc6c:	bd38      	pop	{r3, r4, r5, pc}
 801dc6e:	bf00      	nop
 801dc70:	20002f08 	.word	0x20002f08

0801dc74 <malloc>:
 801dc74:	4b02      	ldr	r3, [pc, #8]	@ (801dc80 <malloc+0xc>)
 801dc76:	4601      	mov	r1, r0
 801dc78:	6818      	ldr	r0, [r3, #0]
 801dc7a:	f000 b825 	b.w	801dcc8 <_malloc_r>
 801dc7e:	bf00      	nop
 801dc80:	200005a8 	.word	0x200005a8

0801dc84 <sbrk_aligned>:
 801dc84:	b570      	push	{r4, r5, r6, lr}
 801dc86:	4e0f      	ldr	r6, [pc, #60]	@ (801dcc4 <sbrk_aligned+0x40>)
 801dc88:	460c      	mov	r4, r1
 801dc8a:	6831      	ldr	r1, [r6, #0]
 801dc8c:	4605      	mov	r5, r0
 801dc8e:	b911      	cbnz	r1, 801dc96 <sbrk_aligned+0x12>
 801dc90:	f001 f804 	bl	801ec9c <_sbrk_r>
 801dc94:	6030      	str	r0, [r6, #0]
 801dc96:	4621      	mov	r1, r4
 801dc98:	4628      	mov	r0, r5
 801dc9a:	f000 ffff 	bl	801ec9c <_sbrk_r>
 801dc9e:	1c43      	adds	r3, r0, #1
 801dca0:	d103      	bne.n	801dcaa <sbrk_aligned+0x26>
 801dca2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 801dca6:	4620      	mov	r0, r4
 801dca8:	bd70      	pop	{r4, r5, r6, pc}
 801dcaa:	1cc4      	adds	r4, r0, #3
 801dcac:	f024 0403 	bic.w	r4, r4, #3
 801dcb0:	42a0      	cmp	r0, r4
 801dcb2:	d0f8      	beq.n	801dca6 <sbrk_aligned+0x22>
 801dcb4:	1a21      	subs	r1, r4, r0
 801dcb6:	4628      	mov	r0, r5
 801dcb8:	f000 fff0 	bl	801ec9c <_sbrk_r>
 801dcbc:	3001      	adds	r0, #1
 801dcbe:	d1f2      	bne.n	801dca6 <sbrk_aligned+0x22>
 801dcc0:	e7ef      	b.n	801dca2 <sbrk_aligned+0x1e>
 801dcc2:	bf00      	nop
 801dcc4:	20002f04 	.word	0x20002f04

0801dcc8 <_malloc_r>:
 801dcc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801dccc:	1ccd      	adds	r5, r1, #3
 801dcce:	f025 0503 	bic.w	r5, r5, #3
 801dcd2:	3508      	adds	r5, #8
 801dcd4:	2d0c      	cmp	r5, #12
 801dcd6:	bf38      	it	cc
 801dcd8:	250c      	movcc	r5, #12
 801dcda:	2d00      	cmp	r5, #0
 801dcdc:	4606      	mov	r6, r0
 801dcde:	db01      	blt.n	801dce4 <_malloc_r+0x1c>
 801dce0:	42a9      	cmp	r1, r5
 801dce2:	d904      	bls.n	801dcee <_malloc_r+0x26>
 801dce4:	230c      	movs	r3, #12
 801dce6:	6033      	str	r3, [r6, #0]
 801dce8:	2000      	movs	r0, #0
 801dcea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801dcee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ddc4 <_malloc_r+0xfc>
 801dcf2:	f000 f869 	bl	801ddc8 <__malloc_lock>
 801dcf6:	f8d8 3000 	ldr.w	r3, [r8]
 801dcfa:	461c      	mov	r4, r3
 801dcfc:	bb44      	cbnz	r4, 801dd50 <_malloc_r+0x88>
 801dcfe:	4629      	mov	r1, r5
 801dd00:	4630      	mov	r0, r6
 801dd02:	f7ff ffbf 	bl	801dc84 <sbrk_aligned>
 801dd06:	1c43      	adds	r3, r0, #1
 801dd08:	4604      	mov	r4, r0
 801dd0a:	d158      	bne.n	801ddbe <_malloc_r+0xf6>
 801dd0c:	f8d8 4000 	ldr.w	r4, [r8]
 801dd10:	4627      	mov	r7, r4
 801dd12:	2f00      	cmp	r7, #0
 801dd14:	d143      	bne.n	801dd9e <_malloc_r+0xd6>
 801dd16:	2c00      	cmp	r4, #0
 801dd18:	d04b      	beq.n	801ddb2 <_malloc_r+0xea>
 801dd1a:	6823      	ldr	r3, [r4, #0]
 801dd1c:	4639      	mov	r1, r7
 801dd1e:	4630      	mov	r0, r6
 801dd20:	eb04 0903 	add.w	r9, r4, r3
 801dd24:	f000 ffba 	bl	801ec9c <_sbrk_r>
 801dd28:	4581      	cmp	r9, r0
 801dd2a:	d142      	bne.n	801ddb2 <_malloc_r+0xea>
 801dd2c:	6821      	ldr	r1, [r4, #0]
 801dd2e:	1a6d      	subs	r5, r5, r1
 801dd30:	4629      	mov	r1, r5
 801dd32:	4630      	mov	r0, r6
 801dd34:	f7ff ffa6 	bl	801dc84 <sbrk_aligned>
 801dd38:	3001      	adds	r0, #1
 801dd3a:	d03a      	beq.n	801ddb2 <_malloc_r+0xea>
 801dd3c:	6823      	ldr	r3, [r4, #0]
 801dd3e:	442b      	add	r3, r5
 801dd40:	6023      	str	r3, [r4, #0]
 801dd42:	f8d8 3000 	ldr.w	r3, [r8]
 801dd46:	685a      	ldr	r2, [r3, #4]
 801dd48:	bb62      	cbnz	r2, 801dda4 <_malloc_r+0xdc>
 801dd4a:	f8c8 7000 	str.w	r7, [r8]
 801dd4e:	e00f      	b.n	801dd70 <_malloc_r+0xa8>
 801dd50:	6822      	ldr	r2, [r4, #0]
 801dd52:	1b52      	subs	r2, r2, r5
 801dd54:	d420      	bmi.n	801dd98 <_malloc_r+0xd0>
 801dd56:	2a0b      	cmp	r2, #11
 801dd58:	d917      	bls.n	801dd8a <_malloc_r+0xc2>
 801dd5a:	1961      	adds	r1, r4, r5
 801dd5c:	42a3      	cmp	r3, r4
 801dd5e:	6025      	str	r5, [r4, #0]
 801dd60:	bf18      	it	ne
 801dd62:	6059      	strne	r1, [r3, #4]
 801dd64:	6863      	ldr	r3, [r4, #4]
 801dd66:	bf08      	it	eq
 801dd68:	f8c8 1000 	streq.w	r1, [r8]
 801dd6c:	5162      	str	r2, [r4, r5]
 801dd6e:	604b      	str	r3, [r1, #4]
 801dd70:	4630      	mov	r0, r6
 801dd72:	f000 f82f 	bl	801ddd4 <__malloc_unlock>
 801dd76:	f104 000b 	add.w	r0, r4, #11
 801dd7a:	1d23      	adds	r3, r4, #4
 801dd7c:	f020 0007 	bic.w	r0, r0, #7
 801dd80:	1ac2      	subs	r2, r0, r3
 801dd82:	bf1c      	itt	ne
 801dd84:	1a1b      	subne	r3, r3, r0
 801dd86:	50a3      	strne	r3, [r4, r2]
 801dd88:	e7af      	b.n	801dcea <_malloc_r+0x22>
 801dd8a:	6862      	ldr	r2, [r4, #4]
 801dd8c:	42a3      	cmp	r3, r4
 801dd8e:	bf0c      	ite	eq
 801dd90:	f8c8 2000 	streq.w	r2, [r8]
 801dd94:	605a      	strne	r2, [r3, #4]
 801dd96:	e7eb      	b.n	801dd70 <_malloc_r+0xa8>
 801dd98:	4623      	mov	r3, r4
 801dd9a:	6864      	ldr	r4, [r4, #4]
 801dd9c:	e7ae      	b.n	801dcfc <_malloc_r+0x34>
 801dd9e:	463c      	mov	r4, r7
 801dda0:	687f      	ldr	r7, [r7, #4]
 801dda2:	e7b6      	b.n	801dd12 <_malloc_r+0x4a>
 801dda4:	461a      	mov	r2, r3
 801dda6:	685b      	ldr	r3, [r3, #4]
 801dda8:	42a3      	cmp	r3, r4
 801ddaa:	d1fb      	bne.n	801dda4 <_malloc_r+0xdc>
 801ddac:	2300      	movs	r3, #0
 801ddae:	6053      	str	r3, [r2, #4]
 801ddb0:	e7de      	b.n	801dd70 <_malloc_r+0xa8>
 801ddb2:	230c      	movs	r3, #12
 801ddb4:	6033      	str	r3, [r6, #0]
 801ddb6:	4630      	mov	r0, r6
 801ddb8:	f000 f80c 	bl	801ddd4 <__malloc_unlock>
 801ddbc:	e794      	b.n	801dce8 <_malloc_r+0x20>
 801ddbe:	6005      	str	r5, [r0, #0]
 801ddc0:	e7d6      	b.n	801dd70 <_malloc_r+0xa8>
 801ddc2:	bf00      	nop
 801ddc4:	20002f08 	.word	0x20002f08

0801ddc8 <__malloc_lock>:
 801ddc8:	4801      	ldr	r0, [pc, #4]	@ (801ddd0 <__malloc_lock+0x8>)
 801ddca:	f7ff b896 	b.w	801cefa <__retarget_lock_acquire_recursive>
 801ddce:	bf00      	nop
 801ddd0:	20002f00 	.word	0x20002f00

0801ddd4 <__malloc_unlock>:
 801ddd4:	4801      	ldr	r0, [pc, #4]	@ (801dddc <__malloc_unlock+0x8>)
 801ddd6:	f7ff b891 	b.w	801cefc <__retarget_lock_release_recursive>
 801ddda:	bf00      	nop
 801dddc:	20002f00 	.word	0x20002f00

0801dde0 <_Balloc>:
 801dde0:	b570      	push	{r4, r5, r6, lr}
 801dde2:	69c6      	ldr	r6, [r0, #28]
 801dde4:	4604      	mov	r4, r0
 801dde6:	460d      	mov	r5, r1
 801dde8:	b976      	cbnz	r6, 801de08 <_Balloc+0x28>
 801ddea:	2010      	movs	r0, #16
 801ddec:	f7ff ff42 	bl	801dc74 <malloc>
 801ddf0:	4602      	mov	r2, r0
 801ddf2:	61e0      	str	r0, [r4, #28]
 801ddf4:	b920      	cbnz	r0, 801de00 <_Balloc+0x20>
 801ddf6:	4b18      	ldr	r3, [pc, #96]	@ (801de58 <_Balloc+0x78>)
 801ddf8:	4818      	ldr	r0, [pc, #96]	@ (801de5c <_Balloc+0x7c>)
 801ddfa:	216b      	movs	r1, #107	@ 0x6b
 801ddfc:	f000 ff5e 	bl	801ecbc <__assert_func>
 801de00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801de04:	6006      	str	r6, [r0, #0]
 801de06:	60c6      	str	r6, [r0, #12]
 801de08:	69e6      	ldr	r6, [r4, #28]
 801de0a:	68f3      	ldr	r3, [r6, #12]
 801de0c:	b183      	cbz	r3, 801de30 <_Balloc+0x50>
 801de0e:	69e3      	ldr	r3, [r4, #28]
 801de10:	68db      	ldr	r3, [r3, #12]
 801de12:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801de16:	b9b8      	cbnz	r0, 801de48 <_Balloc+0x68>
 801de18:	2101      	movs	r1, #1
 801de1a:	fa01 f605 	lsl.w	r6, r1, r5
 801de1e:	1d72      	adds	r2, r6, #5
 801de20:	0092      	lsls	r2, r2, #2
 801de22:	4620      	mov	r0, r4
 801de24:	f000 ff68 	bl	801ecf8 <_calloc_r>
 801de28:	b160      	cbz	r0, 801de44 <_Balloc+0x64>
 801de2a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801de2e:	e00e      	b.n	801de4e <_Balloc+0x6e>
 801de30:	2221      	movs	r2, #33	@ 0x21
 801de32:	2104      	movs	r1, #4
 801de34:	4620      	mov	r0, r4
 801de36:	f000 ff5f 	bl	801ecf8 <_calloc_r>
 801de3a:	69e3      	ldr	r3, [r4, #28]
 801de3c:	60f0      	str	r0, [r6, #12]
 801de3e:	68db      	ldr	r3, [r3, #12]
 801de40:	2b00      	cmp	r3, #0
 801de42:	d1e4      	bne.n	801de0e <_Balloc+0x2e>
 801de44:	2000      	movs	r0, #0
 801de46:	bd70      	pop	{r4, r5, r6, pc}
 801de48:	6802      	ldr	r2, [r0, #0]
 801de4a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801de4e:	2300      	movs	r3, #0
 801de50:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801de54:	e7f7      	b.n	801de46 <_Balloc+0x66>
 801de56:	bf00      	nop
 801de58:	08021099 	.word	0x08021099
 801de5c:	08021119 	.word	0x08021119

0801de60 <_Bfree>:
 801de60:	b570      	push	{r4, r5, r6, lr}
 801de62:	69c6      	ldr	r6, [r0, #28]
 801de64:	4605      	mov	r5, r0
 801de66:	460c      	mov	r4, r1
 801de68:	b976      	cbnz	r6, 801de88 <_Bfree+0x28>
 801de6a:	2010      	movs	r0, #16
 801de6c:	f7ff ff02 	bl	801dc74 <malloc>
 801de70:	4602      	mov	r2, r0
 801de72:	61e8      	str	r0, [r5, #28]
 801de74:	b920      	cbnz	r0, 801de80 <_Bfree+0x20>
 801de76:	4b09      	ldr	r3, [pc, #36]	@ (801de9c <_Bfree+0x3c>)
 801de78:	4809      	ldr	r0, [pc, #36]	@ (801dea0 <_Bfree+0x40>)
 801de7a:	218f      	movs	r1, #143	@ 0x8f
 801de7c:	f000 ff1e 	bl	801ecbc <__assert_func>
 801de80:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801de84:	6006      	str	r6, [r0, #0]
 801de86:	60c6      	str	r6, [r0, #12]
 801de88:	b13c      	cbz	r4, 801de9a <_Bfree+0x3a>
 801de8a:	69eb      	ldr	r3, [r5, #28]
 801de8c:	6862      	ldr	r2, [r4, #4]
 801de8e:	68db      	ldr	r3, [r3, #12]
 801de90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801de94:	6021      	str	r1, [r4, #0]
 801de96:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801de9a:	bd70      	pop	{r4, r5, r6, pc}
 801de9c:	08021099 	.word	0x08021099
 801dea0:	08021119 	.word	0x08021119

0801dea4 <__multadd>:
 801dea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dea8:	690d      	ldr	r5, [r1, #16]
 801deaa:	4607      	mov	r7, r0
 801deac:	460c      	mov	r4, r1
 801deae:	461e      	mov	r6, r3
 801deb0:	f101 0c14 	add.w	ip, r1, #20
 801deb4:	2000      	movs	r0, #0
 801deb6:	f8dc 3000 	ldr.w	r3, [ip]
 801deba:	b299      	uxth	r1, r3
 801debc:	fb02 6101 	mla	r1, r2, r1, r6
 801dec0:	0c1e      	lsrs	r6, r3, #16
 801dec2:	0c0b      	lsrs	r3, r1, #16
 801dec4:	fb02 3306 	mla	r3, r2, r6, r3
 801dec8:	b289      	uxth	r1, r1
 801deca:	3001      	adds	r0, #1
 801decc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ded0:	4285      	cmp	r5, r0
 801ded2:	f84c 1b04 	str.w	r1, [ip], #4
 801ded6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801deda:	dcec      	bgt.n	801deb6 <__multadd+0x12>
 801dedc:	b30e      	cbz	r6, 801df22 <__multadd+0x7e>
 801dede:	68a3      	ldr	r3, [r4, #8]
 801dee0:	42ab      	cmp	r3, r5
 801dee2:	dc19      	bgt.n	801df18 <__multadd+0x74>
 801dee4:	6861      	ldr	r1, [r4, #4]
 801dee6:	4638      	mov	r0, r7
 801dee8:	3101      	adds	r1, #1
 801deea:	f7ff ff79 	bl	801dde0 <_Balloc>
 801deee:	4680      	mov	r8, r0
 801def0:	b928      	cbnz	r0, 801defe <__multadd+0x5a>
 801def2:	4602      	mov	r2, r0
 801def4:	4b0c      	ldr	r3, [pc, #48]	@ (801df28 <__multadd+0x84>)
 801def6:	480d      	ldr	r0, [pc, #52]	@ (801df2c <__multadd+0x88>)
 801def8:	21ba      	movs	r1, #186	@ 0xba
 801defa:	f000 fedf 	bl	801ecbc <__assert_func>
 801defe:	6922      	ldr	r2, [r4, #16]
 801df00:	3202      	adds	r2, #2
 801df02:	f104 010c 	add.w	r1, r4, #12
 801df06:	0092      	lsls	r2, r2, #2
 801df08:	300c      	adds	r0, #12
 801df0a:	f7ff f800 	bl	801cf0e <memcpy>
 801df0e:	4621      	mov	r1, r4
 801df10:	4638      	mov	r0, r7
 801df12:	f7ff ffa5 	bl	801de60 <_Bfree>
 801df16:	4644      	mov	r4, r8
 801df18:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801df1c:	3501      	adds	r5, #1
 801df1e:	615e      	str	r6, [r3, #20]
 801df20:	6125      	str	r5, [r4, #16]
 801df22:	4620      	mov	r0, r4
 801df24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801df28:	08021108 	.word	0x08021108
 801df2c:	08021119 	.word	0x08021119

0801df30 <__hi0bits>:
 801df30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801df34:	4603      	mov	r3, r0
 801df36:	bf36      	itet	cc
 801df38:	0403      	lslcc	r3, r0, #16
 801df3a:	2000      	movcs	r0, #0
 801df3c:	2010      	movcc	r0, #16
 801df3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801df42:	bf3c      	itt	cc
 801df44:	021b      	lslcc	r3, r3, #8
 801df46:	3008      	addcc	r0, #8
 801df48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801df4c:	bf3c      	itt	cc
 801df4e:	011b      	lslcc	r3, r3, #4
 801df50:	3004      	addcc	r0, #4
 801df52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801df56:	bf3c      	itt	cc
 801df58:	009b      	lslcc	r3, r3, #2
 801df5a:	3002      	addcc	r0, #2
 801df5c:	2b00      	cmp	r3, #0
 801df5e:	db05      	blt.n	801df6c <__hi0bits+0x3c>
 801df60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801df64:	f100 0001 	add.w	r0, r0, #1
 801df68:	bf08      	it	eq
 801df6a:	2020      	moveq	r0, #32
 801df6c:	4770      	bx	lr

0801df6e <__lo0bits>:
 801df6e:	6803      	ldr	r3, [r0, #0]
 801df70:	4602      	mov	r2, r0
 801df72:	f013 0007 	ands.w	r0, r3, #7
 801df76:	d00b      	beq.n	801df90 <__lo0bits+0x22>
 801df78:	07d9      	lsls	r1, r3, #31
 801df7a:	d421      	bmi.n	801dfc0 <__lo0bits+0x52>
 801df7c:	0798      	lsls	r0, r3, #30
 801df7e:	bf49      	itett	mi
 801df80:	085b      	lsrmi	r3, r3, #1
 801df82:	089b      	lsrpl	r3, r3, #2
 801df84:	2001      	movmi	r0, #1
 801df86:	6013      	strmi	r3, [r2, #0]
 801df88:	bf5c      	itt	pl
 801df8a:	6013      	strpl	r3, [r2, #0]
 801df8c:	2002      	movpl	r0, #2
 801df8e:	4770      	bx	lr
 801df90:	b299      	uxth	r1, r3
 801df92:	b909      	cbnz	r1, 801df98 <__lo0bits+0x2a>
 801df94:	0c1b      	lsrs	r3, r3, #16
 801df96:	2010      	movs	r0, #16
 801df98:	b2d9      	uxtb	r1, r3
 801df9a:	b909      	cbnz	r1, 801dfa0 <__lo0bits+0x32>
 801df9c:	3008      	adds	r0, #8
 801df9e:	0a1b      	lsrs	r3, r3, #8
 801dfa0:	0719      	lsls	r1, r3, #28
 801dfa2:	bf04      	itt	eq
 801dfa4:	091b      	lsreq	r3, r3, #4
 801dfa6:	3004      	addeq	r0, #4
 801dfa8:	0799      	lsls	r1, r3, #30
 801dfaa:	bf04      	itt	eq
 801dfac:	089b      	lsreq	r3, r3, #2
 801dfae:	3002      	addeq	r0, #2
 801dfb0:	07d9      	lsls	r1, r3, #31
 801dfb2:	d403      	bmi.n	801dfbc <__lo0bits+0x4e>
 801dfb4:	085b      	lsrs	r3, r3, #1
 801dfb6:	f100 0001 	add.w	r0, r0, #1
 801dfba:	d003      	beq.n	801dfc4 <__lo0bits+0x56>
 801dfbc:	6013      	str	r3, [r2, #0]
 801dfbe:	4770      	bx	lr
 801dfc0:	2000      	movs	r0, #0
 801dfc2:	4770      	bx	lr
 801dfc4:	2020      	movs	r0, #32
 801dfc6:	4770      	bx	lr

0801dfc8 <__i2b>:
 801dfc8:	b510      	push	{r4, lr}
 801dfca:	460c      	mov	r4, r1
 801dfcc:	2101      	movs	r1, #1
 801dfce:	f7ff ff07 	bl	801dde0 <_Balloc>
 801dfd2:	4602      	mov	r2, r0
 801dfd4:	b928      	cbnz	r0, 801dfe2 <__i2b+0x1a>
 801dfd6:	4b05      	ldr	r3, [pc, #20]	@ (801dfec <__i2b+0x24>)
 801dfd8:	4805      	ldr	r0, [pc, #20]	@ (801dff0 <__i2b+0x28>)
 801dfda:	f240 1145 	movw	r1, #325	@ 0x145
 801dfde:	f000 fe6d 	bl	801ecbc <__assert_func>
 801dfe2:	2301      	movs	r3, #1
 801dfe4:	6144      	str	r4, [r0, #20]
 801dfe6:	6103      	str	r3, [r0, #16]
 801dfe8:	bd10      	pop	{r4, pc}
 801dfea:	bf00      	nop
 801dfec:	08021108 	.word	0x08021108
 801dff0:	08021119 	.word	0x08021119

0801dff4 <__multiply>:
 801dff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dff8:	4617      	mov	r7, r2
 801dffa:	690a      	ldr	r2, [r1, #16]
 801dffc:	693b      	ldr	r3, [r7, #16]
 801dffe:	429a      	cmp	r2, r3
 801e000:	bfa8      	it	ge
 801e002:	463b      	movge	r3, r7
 801e004:	4689      	mov	r9, r1
 801e006:	bfa4      	itt	ge
 801e008:	460f      	movge	r7, r1
 801e00a:	4699      	movge	r9, r3
 801e00c:	693d      	ldr	r5, [r7, #16]
 801e00e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801e012:	68bb      	ldr	r3, [r7, #8]
 801e014:	6879      	ldr	r1, [r7, #4]
 801e016:	eb05 060a 	add.w	r6, r5, sl
 801e01a:	42b3      	cmp	r3, r6
 801e01c:	b085      	sub	sp, #20
 801e01e:	bfb8      	it	lt
 801e020:	3101      	addlt	r1, #1
 801e022:	f7ff fedd 	bl	801dde0 <_Balloc>
 801e026:	b930      	cbnz	r0, 801e036 <__multiply+0x42>
 801e028:	4602      	mov	r2, r0
 801e02a:	4b41      	ldr	r3, [pc, #260]	@ (801e130 <__multiply+0x13c>)
 801e02c:	4841      	ldr	r0, [pc, #260]	@ (801e134 <__multiply+0x140>)
 801e02e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801e032:	f000 fe43 	bl	801ecbc <__assert_func>
 801e036:	f100 0414 	add.w	r4, r0, #20
 801e03a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801e03e:	4623      	mov	r3, r4
 801e040:	2200      	movs	r2, #0
 801e042:	4573      	cmp	r3, lr
 801e044:	d320      	bcc.n	801e088 <__multiply+0x94>
 801e046:	f107 0814 	add.w	r8, r7, #20
 801e04a:	f109 0114 	add.w	r1, r9, #20
 801e04e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801e052:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801e056:	9302      	str	r3, [sp, #8]
 801e058:	1beb      	subs	r3, r5, r7
 801e05a:	3b15      	subs	r3, #21
 801e05c:	f023 0303 	bic.w	r3, r3, #3
 801e060:	3304      	adds	r3, #4
 801e062:	3715      	adds	r7, #21
 801e064:	42bd      	cmp	r5, r7
 801e066:	bf38      	it	cc
 801e068:	2304      	movcc	r3, #4
 801e06a:	9301      	str	r3, [sp, #4]
 801e06c:	9b02      	ldr	r3, [sp, #8]
 801e06e:	9103      	str	r1, [sp, #12]
 801e070:	428b      	cmp	r3, r1
 801e072:	d80c      	bhi.n	801e08e <__multiply+0x9a>
 801e074:	2e00      	cmp	r6, #0
 801e076:	dd03      	ble.n	801e080 <__multiply+0x8c>
 801e078:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801e07c:	2b00      	cmp	r3, #0
 801e07e:	d055      	beq.n	801e12c <__multiply+0x138>
 801e080:	6106      	str	r6, [r0, #16]
 801e082:	b005      	add	sp, #20
 801e084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e088:	f843 2b04 	str.w	r2, [r3], #4
 801e08c:	e7d9      	b.n	801e042 <__multiply+0x4e>
 801e08e:	f8b1 a000 	ldrh.w	sl, [r1]
 801e092:	f1ba 0f00 	cmp.w	sl, #0
 801e096:	d01f      	beq.n	801e0d8 <__multiply+0xe4>
 801e098:	46c4      	mov	ip, r8
 801e09a:	46a1      	mov	r9, r4
 801e09c:	2700      	movs	r7, #0
 801e09e:	f85c 2b04 	ldr.w	r2, [ip], #4
 801e0a2:	f8d9 3000 	ldr.w	r3, [r9]
 801e0a6:	fa1f fb82 	uxth.w	fp, r2
 801e0aa:	b29b      	uxth	r3, r3
 801e0ac:	fb0a 330b 	mla	r3, sl, fp, r3
 801e0b0:	443b      	add	r3, r7
 801e0b2:	f8d9 7000 	ldr.w	r7, [r9]
 801e0b6:	0c12      	lsrs	r2, r2, #16
 801e0b8:	0c3f      	lsrs	r7, r7, #16
 801e0ba:	fb0a 7202 	mla	r2, sl, r2, r7
 801e0be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801e0c2:	b29b      	uxth	r3, r3
 801e0c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e0c8:	4565      	cmp	r5, ip
 801e0ca:	f849 3b04 	str.w	r3, [r9], #4
 801e0ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801e0d2:	d8e4      	bhi.n	801e09e <__multiply+0xaa>
 801e0d4:	9b01      	ldr	r3, [sp, #4]
 801e0d6:	50e7      	str	r7, [r4, r3]
 801e0d8:	9b03      	ldr	r3, [sp, #12]
 801e0da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801e0de:	3104      	adds	r1, #4
 801e0e0:	f1b9 0f00 	cmp.w	r9, #0
 801e0e4:	d020      	beq.n	801e128 <__multiply+0x134>
 801e0e6:	6823      	ldr	r3, [r4, #0]
 801e0e8:	4647      	mov	r7, r8
 801e0ea:	46a4      	mov	ip, r4
 801e0ec:	f04f 0a00 	mov.w	sl, #0
 801e0f0:	f8b7 b000 	ldrh.w	fp, [r7]
 801e0f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801e0f8:	fb09 220b 	mla	r2, r9, fp, r2
 801e0fc:	4452      	add	r2, sl
 801e0fe:	b29b      	uxth	r3, r3
 801e100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e104:	f84c 3b04 	str.w	r3, [ip], #4
 801e108:	f857 3b04 	ldr.w	r3, [r7], #4
 801e10c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e110:	f8bc 3000 	ldrh.w	r3, [ip]
 801e114:	fb09 330a 	mla	r3, r9, sl, r3
 801e118:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801e11c:	42bd      	cmp	r5, r7
 801e11e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801e122:	d8e5      	bhi.n	801e0f0 <__multiply+0xfc>
 801e124:	9a01      	ldr	r2, [sp, #4]
 801e126:	50a3      	str	r3, [r4, r2]
 801e128:	3404      	adds	r4, #4
 801e12a:	e79f      	b.n	801e06c <__multiply+0x78>
 801e12c:	3e01      	subs	r6, #1
 801e12e:	e7a1      	b.n	801e074 <__multiply+0x80>
 801e130:	08021108 	.word	0x08021108
 801e134:	08021119 	.word	0x08021119

0801e138 <__pow5mult>:
 801e138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e13c:	4615      	mov	r5, r2
 801e13e:	f012 0203 	ands.w	r2, r2, #3
 801e142:	4607      	mov	r7, r0
 801e144:	460e      	mov	r6, r1
 801e146:	d007      	beq.n	801e158 <__pow5mult+0x20>
 801e148:	4c25      	ldr	r4, [pc, #148]	@ (801e1e0 <__pow5mult+0xa8>)
 801e14a:	3a01      	subs	r2, #1
 801e14c:	2300      	movs	r3, #0
 801e14e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801e152:	f7ff fea7 	bl	801dea4 <__multadd>
 801e156:	4606      	mov	r6, r0
 801e158:	10ad      	asrs	r5, r5, #2
 801e15a:	d03d      	beq.n	801e1d8 <__pow5mult+0xa0>
 801e15c:	69fc      	ldr	r4, [r7, #28]
 801e15e:	b97c      	cbnz	r4, 801e180 <__pow5mult+0x48>
 801e160:	2010      	movs	r0, #16
 801e162:	f7ff fd87 	bl	801dc74 <malloc>
 801e166:	4602      	mov	r2, r0
 801e168:	61f8      	str	r0, [r7, #28]
 801e16a:	b928      	cbnz	r0, 801e178 <__pow5mult+0x40>
 801e16c:	4b1d      	ldr	r3, [pc, #116]	@ (801e1e4 <__pow5mult+0xac>)
 801e16e:	481e      	ldr	r0, [pc, #120]	@ (801e1e8 <__pow5mult+0xb0>)
 801e170:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801e174:	f000 fda2 	bl	801ecbc <__assert_func>
 801e178:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801e17c:	6004      	str	r4, [r0, #0]
 801e17e:	60c4      	str	r4, [r0, #12]
 801e180:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801e184:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801e188:	b94c      	cbnz	r4, 801e19e <__pow5mult+0x66>
 801e18a:	f240 2171 	movw	r1, #625	@ 0x271
 801e18e:	4638      	mov	r0, r7
 801e190:	f7ff ff1a 	bl	801dfc8 <__i2b>
 801e194:	2300      	movs	r3, #0
 801e196:	f8c8 0008 	str.w	r0, [r8, #8]
 801e19a:	4604      	mov	r4, r0
 801e19c:	6003      	str	r3, [r0, #0]
 801e19e:	f04f 0900 	mov.w	r9, #0
 801e1a2:	07eb      	lsls	r3, r5, #31
 801e1a4:	d50a      	bpl.n	801e1bc <__pow5mult+0x84>
 801e1a6:	4631      	mov	r1, r6
 801e1a8:	4622      	mov	r2, r4
 801e1aa:	4638      	mov	r0, r7
 801e1ac:	f7ff ff22 	bl	801dff4 <__multiply>
 801e1b0:	4631      	mov	r1, r6
 801e1b2:	4680      	mov	r8, r0
 801e1b4:	4638      	mov	r0, r7
 801e1b6:	f7ff fe53 	bl	801de60 <_Bfree>
 801e1ba:	4646      	mov	r6, r8
 801e1bc:	106d      	asrs	r5, r5, #1
 801e1be:	d00b      	beq.n	801e1d8 <__pow5mult+0xa0>
 801e1c0:	6820      	ldr	r0, [r4, #0]
 801e1c2:	b938      	cbnz	r0, 801e1d4 <__pow5mult+0x9c>
 801e1c4:	4622      	mov	r2, r4
 801e1c6:	4621      	mov	r1, r4
 801e1c8:	4638      	mov	r0, r7
 801e1ca:	f7ff ff13 	bl	801dff4 <__multiply>
 801e1ce:	6020      	str	r0, [r4, #0]
 801e1d0:	f8c0 9000 	str.w	r9, [r0]
 801e1d4:	4604      	mov	r4, r0
 801e1d6:	e7e4      	b.n	801e1a2 <__pow5mult+0x6a>
 801e1d8:	4630      	mov	r0, r6
 801e1da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e1de:	bf00      	nop
 801e1e0:	080211cc 	.word	0x080211cc
 801e1e4:	08021099 	.word	0x08021099
 801e1e8:	08021119 	.word	0x08021119

0801e1ec <__lshift>:
 801e1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e1f0:	460c      	mov	r4, r1
 801e1f2:	6849      	ldr	r1, [r1, #4]
 801e1f4:	6923      	ldr	r3, [r4, #16]
 801e1f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801e1fa:	68a3      	ldr	r3, [r4, #8]
 801e1fc:	4607      	mov	r7, r0
 801e1fe:	4691      	mov	r9, r2
 801e200:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801e204:	f108 0601 	add.w	r6, r8, #1
 801e208:	42b3      	cmp	r3, r6
 801e20a:	db0b      	blt.n	801e224 <__lshift+0x38>
 801e20c:	4638      	mov	r0, r7
 801e20e:	f7ff fde7 	bl	801dde0 <_Balloc>
 801e212:	4605      	mov	r5, r0
 801e214:	b948      	cbnz	r0, 801e22a <__lshift+0x3e>
 801e216:	4602      	mov	r2, r0
 801e218:	4b28      	ldr	r3, [pc, #160]	@ (801e2bc <__lshift+0xd0>)
 801e21a:	4829      	ldr	r0, [pc, #164]	@ (801e2c0 <__lshift+0xd4>)
 801e21c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801e220:	f000 fd4c 	bl	801ecbc <__assert_func>
 801e224:	3101      	adds	r1, #1
 801e226:	005b      	lsls	r3, r3, #1
 801e228:	e7ee      	b.n	801e208 <__lshift+0x1c>
 801e22a:	2300      	movs	r3, #0
 801e22c:	f100 0114 	add.w	r1, r0, #20
 801e230:	f100 0210 	add.w	r2, r0, #16
 801e234:	4618      	mov	r0, r3
 801e236:	4553      	cmp	r3, sl
 801e238:	db33      	blt.n	801e2a2 <__lshift+0xb6>
 801e23a:	6920      	ldr	r0, [r4, #16]
 801e23c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801e240:	f104 0314 	add.w	r3, r4, #20
 801e244:	f019 091f 	ands.w	r9, r9, #31
 801e248:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801e24c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801e250:	d02b      	beq.n	801e2aa <__lshift+0xbe>
 801e252:	f1c9 0e20 	rsb	lr, r9, #32
 801e256:	468a      	mov	sl, r1
 801e258:	2200      	movs	r2, #0
 801e25a:	6818      	ldr	r0, [r3, #0]
 801e25c:	fa00 f009 	lsl.w	r0, r0, r9
 801e260:	4310      	orrs	r0, r2
 801e262:	f84a 0b04 	str.w	r0, [sl], #4
 801e266:	f853 2b04 	ldr.w	r2, [r3], #4
 801e26a:	459c      	cmp	ip, r3
 801e26c:	fa22 f20e 	lsr.w	r2, r2, lr
 801e270:	d8f3      	bhi.n	801e25a <__lshift+0x6e>
 801e272:	ebac 0304 	sub.w	r3, ip, r4
 801e276:	3b15      	subs	r3, #21
 801e278:	f023 0303 	bic.w	r3, r3, #3
 801e27c:	3304      	adds	r3, #4
 801e27e:	f104 0015 	add.w	r0, r4, #21
 801e282:	4560      	cmp	r0, ip
 801e284:	bf88      	it	hi
 801e286:	2304      	movhi	r3, #4
 801e288:	50ca      	str	r2, [r1, r3]
 801e28a:	b10a      	cbz	r2, 801e290 <__lshift+0xa4>
 801e28c:	f108 0602 	add.w	r6, r8, #2
 801e290:	3e01      	subs	r6, #1
 801e292:	4638      	mov	r0, r7
 801e294:	612e      	str	r6, [r5, #16]
 801e296:	4621      	mov	r1, r4
 801e298:	f7ff fde2 	bl	801de60 <_Bfree>
 801e29c:	4628      	mov	r0, r5
 801e29e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e2a2:	f842 0f04 	str.w	r0, [r2, #4]!
 801e2a6:	3301      	adds	r3, #1
 801e2a8:	e7c5      	b.n	801e236 <__lshift+0x4a>
 801e2aa:	3904      	subs	r1, #4
 801e2ac:	f853 2b04 	ldr.w	r2, [r3], #4
 801e2b0:	f841 2f04 	str.w	r2, [r1, #4]!
 801e2b4:	459c      	cmp	ip, r3
 801e2b6:	d8f9      	bhi.n	801e2ac <__lshift+0xc0>
 801e2b8:	e7ea      	b.n	801e290 <__lshift+0xa4>
 801e2ba:	bf00      	nop
 801e2bc:	08021108 	.word	0x08021108
 801e2c0:	08021119 	.word	0x08021119

0801e2c4 <__mcmp>:
 801e2c4:	690a      	ldr	r2, [r1, #16]
 801e2c6:	4603      	mov	r3, r0
 801e2c8:	6900      	ldr	r0, [r0, #16]
 801e2ca:	1a80      	subs	r0, r0, r2
 801e2cc:	b530      	push	{r4, r5, lr}
 801e2ce:	d10e      	bne.n	801e2ee <__mcmp+0x2a>
 801e2d0:	3314      	adds	r3, #20
 801e2d2:	3114      	adds	r1, #20
 801e2d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801e2d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801e2dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801e2e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801e2e4:	4295      	cmp	r5, r2
 801e2e6:	d003      	beq.n	801e2f0 <__mcmp+0x2c>
 801e2e8:	d205      	bcs.n	801e2f6 <__mcmp+0x32>
 801e2ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e2ee:	bd30      	pop	{r4, r5, pc}
 801e2f0:	42a3      	cmp	r3, r4
 801e2f2:	d3f3      	bcc.n	801e2dc <__mcmp+0x18>
 801e2f4:	e7fb      	b.n	801e2ee <__mcmp+0x2a>
 801e2f6:	2001      	movs	r0, #1
 801e2f8:	e7f9      	b.n	801e2ee <__mcmp+0x2a>
	...

0801e2fc <__mdiff>:
 801e2fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e300:	4689      	mov	r9, r1
 801e302:	4606      	mov	r6, r0
 801e304:	4611      	mov	r1, r2
 801e306:	4648      	mov	r0, r9
 801e308:	4614      	mov	r4, r2
 801e30a:	f7ff ffdb 	bl	801e2c4 <__mcmp>
 801e30e:	1e05      	subs	r5, r0, #0
 801e310:	d112      	bne.n	801e338 <__mdiff+0x3c>
 801e312:	4629      	mov	r1, r5
 801e314:	4630      	mov	r0, r6
 801e316:	f7ff fd63 	bl	801dde0 <_Balloc>
 801e31a:	4602      	mov	r2, r0
 801e31c:	b928      	cbnz	r0, 801e32a <__mdiff+0x2e>
 801e31e:	4b3f      	ldr	r3, [pc, #252]	@ (801e41c <__mdiff+0x120>)
 801e320:	f240 2137 	movw	r1, #567	@ 0x237
 801e324:	483e      	ldr	r0, [pc, #248]	@ (801e420 <__mdiff+0x124>)
 801e326:	f000 fcc9 	bl	801ecbc <__assert_func>
 801e32a:	2301      	movs	r3, #1
 801e32c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801e330:	4610      	mov	r0, r2
 801e332:	b003      	add	sp, #12
 801e334:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e338:	bfbc      	itt	lt
 801e33a:	464b      	movlt	r3, r9
 801e33c:	46a1      	movlt	r9, r4
 801e33e:	4630      	mov	r0, r6
 801e340:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801e344:	bfba      	itte	lt
 801e346:	461c      	movlt	r4, r3
 801e348:	2501      	movlt	r5, #1
 801e34a:	2500      	movge	r5, #0
 801e34c:	f7ff fd48 	bl	801dde0 <_Balloc>
 801e350:	4602      	mov	r2, r0
 801e352:	b918      	cbnz	r0, 801e35c <__mdiff+0x60>
 801e354:	4b31      	ldr	r3, [pc, #196]	@ (801e41c <__mdiff+0x120>)
 801e356:	f240 2145 	movw	r1, #581	@ 0x245
 801e35a:	e7e3      	b.n	801e324 <__mdiff+0x28>
 801e35c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801e360:	6926      	ldr	r6, [r4, #16]
 801e362:	60c5      	str	r5, [r0, #12]
 801e364:	f109 0310 	add.w	r3, r9, #16
 801e368:	f109 0514 	add.w	r5, r9, #20
 801e36c:	f104 0e14 	add.w	lr, r4, #20
 801e370:	f100 0b14 	add.w	fp, r0, #20
 801e374:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801e378:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801e37c:	9301      	str	r3, [sp, #4]
 801e37e:	46d9      	mov	r9, fp
 801e380:	f04f 0c00 	mov.w	ip, #0
 801e384:	9b01      	ldr	r3, [sp, #4]
 801e386:	f85e 0b04 	ldr.w	r0, [lr], #4
 801e38a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801e38e:	9301      	str	r3, [sp, #4]
 801e390:	fa1f f38a 	uxth.w	r3, sl
 801e394:	4619      	mov	r1, r3
 801e396:	b283      	uxth	r3, r0
 801e398:	1acb      	subs	r3, r1, r3
 801e39a:	0c00      	lsrs	r0, r0, #16
 801e39c:	4463      	add	r3, ip
 801e39e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801e3a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801e3a6:	b29b      	uxth	r3, r3
 801e3a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801e3ac:	4576      	cmp	r6, lr
 801e3ae:	f849 3b04 	str.w	r3, [r9], #4
 801e3b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801e3b6:	d8e5      	bhi.n	801e384 <__mdiff+0x88>
 801e3b8:	1b33      	subs	r3, r6, r4
 801e3ba:	3b15      	subs	r3, #21
 801e3bc:	f023 0303 	bic.w	r3, r3, #3
 801e3c0:	3415      	adds	r4, #21
 801e3c2:	3304      	adds	r3, #4
 801e3c4:	42a6      	cmp	r6, r4
 801e3c6:	bf38      	it	cc
 801e3c8:	2304      	movcc	r3, #4
 801e3ca:	441d      	add	r5, r3
 801e3cc:	445b      	add	r3, fp
 801e3ce:	461e      	mov	r6, r3
 801e3d0:	462c      	mov	r4, r5
 801e3d2:	4544      	cmp	r4, r8
 801e3d4:	d30e      	bcc.n	801e3f4 <__mdiff+0xf8>
 801e3d6:	f108 0103 	add.w	r1, r8, #3
 801e3da:	1b49      	subs	r1, r1, r5
 801e3dc:	f021 0103 	bic.w	r1, r1, #3
 801e3e0:	3d03      	subs	r5, #3
 801e3e2:	45a8      	cmp	r8, r5
 801e3e4:	bf38      	it	cc
 801e3e6:	2100      	movcc	r1, #0
 801e3e8:	440b      	add	r3, r1
 801e3ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801e3ee:	b191      	cbz	r1, 801e416 <__mdiff+0x11a>
 801e3f0:	6117      	str	r7, [r2, #16]
 801e3f2:	e79d      	b.n	801e330 <__mdiff+0x34>
 801e3f4:	f854 1b04 	ldr.w	r1, [r4], #4
 801e3f8:	46e6      	mov	lr, ip
 801e3fa:	0c08      	lsrs	r0, r1, #16
 801e3fc:	fa1c fc81 	uxtah	ip, ip, r1
 801e400:	4471      	add	r1, lr
 801e402:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801e406:	b289      	uxth	r1, r1
 801e408:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801e40c:	f846 1b04 	str.w	r1, [r6], #4
 801e410:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801e414:	e7dd      	b.n	801e3d2 <__mdiff+0xd6>
 801e416:	3f01      	subs	r7, #1
 801e418:	e7e7      	b.n	801e3ea <__mdiff+0xee>
 801e41a:	bf00      	nop
 801e41c:	08021108 	.word	0x08021108
 801e420:	08021119 	.word	0x08021119

0801e424 <__d2b>:
 801e424:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801e428:	460f      	mov	r7, r1
 801e42a:	2101      	movs	r1, #1
 801e42c:	ec59 8b10 	vmov	r8, r9, d0
 801e430:	4616      	mov	r6, r2
 801e432:	f7ff fcd5 	bl	801dde0 <_Balloc>
 801e436:	4604      	mov	r4, r0
 801e438:	b930      	cbnz	r0, 801e448 <__d2b+0x24>
 801e43a:	4602      	mov	r2, r0
 801e43c:	4b23      	ldr	r3, [pc, #140]	@ (801e4cc <__d2b+0xa8>)
 801e43e:	4824      	ldr	r0, [pc, #144]	@ (801e4d0 <__d2b+0xac>)
 801e440:	f240 310f 	movw	r1, #783	@ 0x30f
 801e444:	f000 fc3a 	bl	801ecbc <__assert_func>
 801e448:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801e44c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e450:	b10d      	cbz	r5, 801e456 <__d2b+0x32>
 801e452:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e456:	9301      	str	r3, [sp, #4]
 801e458:	f1b8 0300 	subs.w	r3, r8, #0
 801e45c:	d023      	beq.n	801e4a6 <__d2b+0x82>
 801e45e:	4668      	mov	r0, sp
 801e460:	9300      	str	r3, [sp, #0]
 801e462:	f7ff fd84 	bl	801df6e <__lo0bits>
 801e466:	e9dd 1200 	ldrd	r1, r2, [sp]
 801e46a:	b1d0      	cbz	r0, 801e4a2 <__d2b+0x7e>
 801e46c:	f1c0 0320 	rsb	r3, r0, #32
 801e470:	fa02 f303 	lsl.w	r3, r2, r3
 801e474:	430b      	orrs	r3, r1
 801e476:	40c2      	lsrs	r2, r0
 801e478:	6163      	str	r3, [r4, #20]
 801e47a:	9201      	str	r2, [sp, #4]
 801e47c:	9b01      	ldr	r3, [sp, #4]
 801e47e:	61a3      	str	r3, [r4, #24]
 801e480:	2b00      	cmp	r3, #0
 801e482:	bf0c      	ite	eq
 801e484:	2201      	moveq	r2, #1
 801e486:	2202      	movne	r2, #2
 801e488:	6122      	str	r2, [r4, #16]
 801e48a:	b1a5      	cbz	r5, 801e4b6 <__d2b+0x92>
 801e48c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801e490:	4405      	add	r5, r0
 801e492:	603d      	str	r5, [r7, #0]
 801e494:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801e498:	6030      	str	r0, [r6, #0]
 801e49a:	4620      	mov	r0, r4
 801e49c:	b003      	add	sp, #12
 801e49e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e4a2:	6161      	str	r1, [r4, #20]
 801e4a4:	e7ea      	b.n	801e47c <__d2b+0x58>
 801e4a6:	a801      	add	r0, sp, #4
 801e4a8:	f7ff fd61 	bl	801df6e <__lo0bits>
 801e4ac:	9b01      	ldr	r3, [sp, #4]
 801e4ae:	6163      	str	r3, [r4, #20]
 801e4b0:	3020      	adds	r0, #32
 801e4b2:	2201      	movs	r2, #1
 801e4b4:	e7e8      	b.n	801e488 <__d2b+0x64>
 801e4b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801e4ba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801e4be:	6038      	str	r0, [r7, #0]
 801e4c0:	6918      	ldr	r0, [r3, #16]
 801e4c2:	f7ff fd35 	bl	801df30 <__hi0bits>
 801e4c6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801e4ca:	e7e5      	b.n	801e498 <__d2b+0x74>
 801e4cc:	08021108 	.word	0x08021108
 801e4d0:	08021119 	.word	0x08021119

0801e4d4 <__ssputs_r>:
 801e4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e4d8:	688e      	ldr	r6, [r1, #8]
 801e4da:	461f      	mov	r7, r3
 801e4dc:	42be      	cmp	r6, r7
 801e4de:	680b      	ldr	r3, [r1, #0]
 801e4e0:	4682      	mov	sl, r0
 801e4e2:	460c      	mov	r4, r1
 801e4e4:	4690      	mov	r8, r2
 801e4e6:	d82d      	bhi.n	801e544 <__ssputs_r+0x70>
 801e4e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801e4ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801e4f0:	d026      	beq.n	801e540 <__ssputs_r+0x6c>
 801e4f2:	6965      	ldr	r5, [r4, #20]
 801e4f4:	6909      	ldr	r1, [r1, #16]
 801e4f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801e4fa:	eba3 0901 	sub.w	r9, r3, r1
 801e4fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801e502:	1c7b      	adds	r3, r7, #1
 801e504:	444b      	add	r3, r9
 801e506:	106d      	asrs	r5, r5, #1
 801e508:	429d      	cmp	r5, r3
 801e50a:	bf38      	it	cc
 801e50c:	461d      	movcc	r5, r3
 801e50e:	0553      	lsls	r3, r2, #21
 801e510:	d527      	bpl.n	801e562 <__ssputs_r+0x8e>
 801e512:	4629      	mov	r1, r5
 801e514:	f7ff fbd8 	bl	801dcc8 <_malloc_r>
 801e518:	4606      	mov	r6, r0
 801e51a:	b360      	cbz	r0, 801e576 <__ssputs_r+0xa2>
 801e51c:	6921      	ldr	r1, [r4, #16]
 801e51e:	464a      	mov	r2, r9
 801e520:	f7fe fcf5 	bl	801cf0e <memcpy>
 801e524:	89a3      	ldrh	r3, [r4, #12]
 801e526:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801e52a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801e52e:	81a3      	strh	r3, [r4, #12]
 801e530:	6126      	str	r6, [r4, #16]
 801e532:	6165      	str	r5, [r4, #20]
 801e534:	444e      	add	r6, r9
 801e536:	eba5 0509 	sub.w	r5, r5, r9
 801e53a:	6026      	str	r6, [r4, #0]
 801e53c:	60a5      	str	r5, [r4, #8]
 801e53e:	463e      	mov	r6, r7
 801e540:	42be      	cmp	r6, r7
 801e542:	d900      	bls.n	801e546 <__ssputs_r+0x72>
 801e544:	463e      	mov	r6, r7
 801e546:	6820      	ldr	r0, [r4, #0]
 801e548:	4632      	mov	r2, r6
 801e54a:	4641      	mov	r1, r8
 801e54c:	f000 fb6a 	bl	801ec24 <memmove>
 801e550:	68a3      	ldr	r3, [r4, #8]
 801e552:	1b9b      	subs	r3, r3, r6
 801e554:	60a3      	str	r3, [r4, #8]
 801e556:	6823      	ldr	r3, [r4, #0]
 801e558:	4433      	add	r3, r6
 801e55a:	6023      	str	r3, [r4, #0]
 801e55c:	2000      	movs	r0, #0
 801e55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e562:	462a      	mov	r2, r5
 801e564:	f000 fbee 	bl	801ed44 <_realloc_r>
 801e568:	4606      	mov	r6, r0
 801e56a:	2800      	cmp	r0, #0
 801e56c:	d1e0      	bne.n	801e530 <__ssputs_r+0x5c>
 801e56e:	6921      	ldr	r1, [r4, #16]
 801e570:	4650      	mov	r0, sl
 801e572:	f7ff fb35 	bl	801dbe0 <_free_r>
 801e576:	230c      	movs	r3, #12
 801e578:	f8ca 3000 	str.w	r3, [sl]
 801e57c:	89a3      	ldrh	r3, [r4, #12]
 801e57e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801e582:	81a3      	strh	r3, [r4, #12]
 801e584:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e588:	e7e9      	b.n	801e55e <__ssputs_r+0x8a>
	...

0801e58c <_svfiprintf_r>:
 801e58c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e590:	4698      	mov	r8, r3
 801e592:	898b      	ldrh	r3, [r1, #12]
 801e594:	061b      	lsls	r3, r3, #24
 801e596:	b09d      	sub	sp, #116	@ 0x74
 801e598:	4607      	mov	r7, r0
 801e59a:	460d      	mov	r5, r1
 801e59c:	4614      	mov	r4, r2
 801e59e:	d510      	bpl.n	801e5c2 <_svfiprintf_r+0x36>
 801e5a0:	690b      	ldr	r3, [r1, #16]
 801e5a2:	b973      	cbnz	r3, 801e5c2 <_svfiprintf_r+0x36>
 801e5a4:	2140      	movs	r1, #64	@ 0x40
 801e5a6:	f7ff fb8f 	bl	801dcc8 <_malloc_r>
 801e5aa:	6028      	str	r0, [r5, #0]
 801e5ac:	6128      	str	r0, [r5, #16]
 801e5ae:	b930      	cbnz	r0, 801e5be <_svfiprintf_r+0x32>
 801e5b0:	230c      	movs	r3, #12
 801e5b2:	603b      	str	r3, [r7, #0]
 801e5b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e5b8:	b01d      	add	sp, #116	@ 0x74
 801e5ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e5be:	2340      	movs	r3, #64	@ 0x40
 801e5c0:	616b      	str	r3, [r5, #20]
 801e5c2:	2300      	movs	r3, #0
 801e5c4:	9309      	str	r3, [sp, #36]	@ 0x24
 801e5c6:	2320      	movs	r3, #32
 801e5c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e5cc:	f8cd 800c 	str.w	r8, [sp, #12]
 801e5d0:	2330      	movs	r3, #48	@ 0x30
 801e5d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801e770 <_svfiprintf_r+0x1e4>
 801e5d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e5da:	f04f 0901 	mov.w	r9, #1
 801e5de:	4623      	mov	r3, r4
 801e5e0:	469a      	mov	sl, r3
 801e5e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e5e6:	b10a      	cbz	r2, 801e5ec <_svfiprintf_r+0x60>
 801e5e8:	2a25      	cmp	r2, #37	@ 0x25
 801e5ea:	d1f9      	bne.n	801e5e0 <_svfiprintf_r+0x54>
 801e5ec:	ebba 0b04 	subs.w	fp, sl, r4
 801e5f0:	d00b      	beq.n	801e60a <_svfiprintf_r+0x7e>
 801e5f2:	465b      	mov	r3, fp
 801e5f4:	4622      	mov	r2, r4
 801e5f6:	4629      	mov	r1, r5
 801e5f8:	4638      	mov	r0, r7
 801e5fa:	f7ff ff6b 	bl	801e4d4 <__ssputs_r>
 801e5fe:	3001      	adds	r0, #1
 801e600:	f000 80a7 	beq.w	801e752 <_svfiprintf_r+0x1c6>
 801e604:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e606:	445a      	add	r2, fp
 801e608:	9209      	str	r2, [sp, #36]	@ 0x24
 801e60a:	f89a 3000 	ldrb.w	r3, [sl]
 801e60e:	2b00      	cmp	r3, #0
 801e610:	f000 809f 	beq.w	801e752 <_svfiprintf_r+0x1c6>
 801e614:	2300      	movs	r3, #0
 801e616:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801e61a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e61e:	f10a 0a01 	add.w	sl, sl, #1
 801e622:	9304      	str	r3, [sp, #16]
 801e624:	9307      	str	r3, [sp, #28]
 801e626:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e62a:	931a      	str	r3, [sp, #104]	@ 0x68
 801e62c:	4654      	mov	r4, sl
 801e62e:	2205      	movs	r2, #5
 801e630:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e634:	484e      	ldr	r0, [pc, #312]	@ (801e770 <_svfiprintf_r+0x1e4>)
 801e636:	f7e1 fdb3 	bl	80001a0 <memchr>
 801e63a:	9a04      	ldr	r2, [sp, #16]
 801e63c:	b9d8      	cbnz	r0, 801e676 <_svfiprintf_r+0xea>
 801e63e:	06d0      	lsls	r0, r2, #27
 801e640:	bf44      	itt	mi
 801e642:	2320      	movmi	r3, #32
 801e644:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e648:	0711      	lsls	r1, r2, #28
 801e64a:	bf44      	itt	mi
 801e64c:	232b      	movmi	r3, #43	@ 0x2b
 801e64e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e652:	f89a 3000 	ldrb.w	r3, [sl]
 801e656:	2b2a      	cmp	r3, #42	@ 0x2a
 801e658:	d015      	beq.n	801e686 <_svfiprintf_r+0xfa>
 801e65a:	9a07      	ldr	r2, [sp, #28]
 801e65c:	4654      	mov	r4, sl
 801e65e:	2000      	movs	r0, #0
 801e660:	f04f 0c0a 	mov.w	ip, #10
 801e664:	4621      	mov	r1, r4
 801e666:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e66a:	3b30      	subs	r3, #48	@ 0x30
 801e66c:	2b09      	cmp	r3, #9
 801e66e:	d94b      	bls.n	801e708 <_svfiprintf_r+0x17c>
 801e670:	b1b0      	cbz	r0, 801e6a0 <_svfiprintf_r+0x114>
 801e672:	9207      	str	r2, [sp, #28]
 801e674:	e014      	b.n	801e6a0 <_svfiprintf_r+0x114>
 801e676:	eba0 0308 	sub.w	r3, r0, r8
 801e67a:	fa09 f303 	lsl.w	r3, r9, r3
 801e67e:	4313      	orrs	r3, r2
 801e680:	9304      	str	r3, [sp, #16]
 801e682:	46a2      	mov	sl, r4
 801e684:	e7d2      	b.n	801e62c <_svfiprintf_r+0xa0>
 801e686:	9b03      	ldr	r3, [sp, #12]
 801e688:	1d19      	adds	r1, r3, #4
 801e68a:	681b      	ldr	r3, [r3, #0]
 801e68c:	9103      	str	r1, [sp, #12]
 801e68e:	2b00      	cmp	r3, #0
 801e690:	bfbb      	ittet	lt
 801e692:	425b      	neglt	r3, r3
 801e694:	f042 0202 	orrlt.w	r2, r2, #2
 801e698:	9307      	strge	r3, [sp, #28]
 801e69a:	9307      	strlt	r3, [sp, #28]
 801e69c:	bfb8      	it	lt
 801e69e:	9204      	strlt	r2, [sp, #16]
 801e6a0:	7823      	ldrb	r3, [r4, #0]
 801e6a2:	2b2e      	cmp	r3, #46	@ 0x2e
 801e6a4:	d10a      	bne.n	801e6bc <_svfiprintf_r+0x130>
 801e6a6:	7863      	ldrb	r3, [r4, #1]
 801e6a8:	2b2a      	cmp	r3, #42	@ 0x2a
 801e6aa:	d132      	bne.n	801e712 <_svfiprintf_r+0x186>
 801e6ac:	9b03      	ldr	r3, [sp, #12]
 801e6ae:	1d1a      	adds	r2, r3, #4
 801e6b0:	681b      	ldr	r3, [r3, #0]
 801e6b2:	9203      	str	r2, [sp, #12]
 801e6b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e6b8:	3402      	adds	r4, #2
 801e6ba:	9305      	str	r3, [sp, #20]
 801e6bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801e780 <_svfiprintf_r+0x1f4>
 801e6c0:	7821      	ldrb	r1, [r4, #0]
 801e6c2:	2203      	movs	r2, #3
 801e6c4:	4650      	mov	r0, sl
 801e6c6:	f7e1 fd6b 	bl	80001a0 <memchr>
 801e6ca:	b138      	cbz	r0, 801e6dc <_svfiprintf_r+0x150>
 801e6cc:	9b04      	ldr	r3, [sp, #16]
 801e6ce:	eba0 000a 	sub.w	r0, r0, sl
 801e6d2:	2240      	movs	r2, #64	@ 0x40
 801e6d4:	4082      	lsls	r2, r0
 801e6d6:	4313      	orrs	r3, r2
 801e6d8:	3401      	adds	r4, #1
 801e6da:	9304      	str	r3, [sp, #16]
 801e6dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e6e0:	4824      	ldr	r0, [pc, #144]	@ (801e774 <_svfiprintf_r+0x1e8>)
 801e6e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e6e6:	2206      	movs	r2, #6
 801e6e8:	f7e1 fd5a 	bl	80001a0 <memchr>
 801e6ec:	2800      	cmp	r0, #0
 801e6ee:	d036      	beq.n	801e75e <_svfiprintf_r+0x1d2>
 801e6f0:	4b21      	ldr	r3, [pc, #132]	@ (801e778 <_svfiprintf_r+0x1ec>)
 801e6f2:	bb1b      	cbnz	r3, 801e73c <_svfiprintf_r+0x1b0>
 801e6f4:	9b03      	ldr	r3, [sp, #12]
 801e6f6:	3307      	adds	r3, #7
 801e6f8:	f023 0307 	bic.w	r3, r3, #7
 801e6fc:	3308      	adds	r3, #8
 801e6fe:	9303      	str	r3, [sp, #12]
 801e700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e702:	4433      	add	r3, r6
 801e704:	9309      	str	r3, [sp, #36]	@ 0x24
 801e706:	e76a      	b.n	801e5de <_svfiprintf_r+0x52>
 801e708:	fb0c 3202 	mla	r2, ip, r2, r3
 801e70c:	460c      	mov	r4, r1
 801e70e:	2001      	movs	r0, #1
 801e710:	e7a8      	b.n	801e664 <_svfiprintf_r+0xd8>
 801e712:	2300      	movs	r3, #0
 801e714:	3401      	adds	r4, #1
 801e716:	9305      	str	r3, [sp, #20]
 801e718:	4619      	mov	r1, r3
 801e71a:	f04f 0c0a 	mov.w	ip, #10
 801e71e:	4620      	mov	r0, r4
 801e720:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e724:	3a30      	subs	r2, #48	@ 0x30
 801e726:	2a09      	cmp	r2, #9
 801e728:	d903      	bls.n	801e732 <_svfiprintf_r+0x1a6>
 801e72a:	2b00      	cmp	r3, #0
 801e72c:	d0c6      	beq.n	801e6bc <_svfiprintf_r+0x130>
 801e72e:	9105      	str	r1, [sp, #20]
 801e730:	e7c4      	b.n	801e6bc <_svfiprintf_r+0x130>
 801e732:	fb0c 2101 	mla	r1, ip, r1, r2
 801e736:	4604      	mov	r4, r0
 801e738:	2301      	movs	r3, #1
 801e73a:	e7f0      	b.n	801e71e <_svfiprintf_r+0x192>
 801e73c:	ab03      	add	r3, sp, #12
 801e73e:	9300      	str	r3, [sp, #0]
 801e740:	462a      	mov	r2, r5
 801e742:	4b0e      	ldr	r3, [pc, #56]	@ (801e77c <_svfiprintf_r+0x1f0>)
 801e744:	a904      	add	r1, sp, #16
 801e746:	4638      	mov	r0, r7
 801e748:	f7fd fd78 	bl	801c23c <_printf_float>
 801e74c:	1c42      	adds	r2, r0, #1
 801e74e:	4606      	mov	r6, r0
 801e750:	d1d6      	bne.n	801e700 <_svfiprintf_r+0x174>
 801e752:	89ab      	ldrh	r3, [r5, #12]
 801e754:	065b      	lsls	r3, r3, #25
 801e756:	f53f af2d 	bmi.w	801e5b4 <_svfiprintf_r+0x28>
 801e75a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e75c:	e72c      	b.n	801e5b8 <_svfiprintf_r+0x2c>
 801e75e:	ab03      	add	r3, sp, #12
 801e760:	9300      	str	r3, [sp, #0]
 801e762:	462a      	mov	r2, r5
 801e764:	4b05      	ldr	r3, [pc, #20]	@ (801e77c <_svfiprintf_r+0x1f0>)
 801e766:	a904      	add	r1, sp, #16
 801e768:	4638      	mov	r0, r7
 801e76a:	f7fd ffff 	bl	801c76c <_printf_i>
 801e76e:	e7ed      	b.n	801e74c <_svfiprintf_r+0x1c0>
 801e770:	08021172 	.word	0x08021172
 801e774:	0802117c 	.word	0x0802117c
 801e778:	0801c23d 	.word	0x0801c23d
 801e77c:	0801e4d5 	.word	0x0801e4d5
 801e780:	08021178 	.word	0x08021178

0801e784 <__sfputc_r>:
 801e784:	6893      	ldr	r3, [r2, #8]
 801e786:	3b01      	subs	r3, #1
 801e788:	2b00      	cmp	r3, #0
 801e78a:	b410      	push	{r4}
 801e78c:	6093      	str	r3, [r2, #8]
 801e78e:	da08      	bge.n	801e7a2 <__sfputc_r+0x1e>
 801e790:	6994      	ldr	r4, [r2, #24]
 801e792:	42a3      	cmp	r3, r4
 801e794:	db01      	blt.n	801e79a <__sfputc_r+0x16>
 801e796:	290a      	cmp	r1, #10
 801e798:	d103      	bne.n	801e7a2 <__sfputc_r+0x1e>
 801e79a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e79e:	f7fe ba9a 	b.w	801ccd6 <__swbuf_r>
 801e7a2:	6813      	ldr	r3, [r2, #0]
 801e7a4:	1c58      	adds	r0, r3, #1
 801e7a6:	6010      	str	r0, [r2, #0]
 801e7a8:	7019      	strb	r1, [r3, #0]
 801e7aa:	4608      	mov	r0, r1
 801e7ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e7b0:	4770      	bx	lr

0801e7b2 <__sfputs_r>:
 801e7b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e7b4:	4606      	mov	r6, r0
 801e7b6:	460f      	mov	r7, r1
 801e7b8:	4614      	mov	r4, r2
 801e7ba:	18d5      	adds	r5, r2, r3
 801e7bc:	42ac      	cmp	r4, r5
 801e7be:	d101      	bne.n	801e7c4 <__sfputs_r+0x12>
 801e7c0:	2000      	movs	r0, #0
 801e7c2:	e007      	b.n	801e7d4 <__sfputs_r+0x22>
 801e7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e7c8:	463a      	mov	r2, r7
 801e7ca:	4630      	mov	r0, r6
 801e7cc:	f7ff ffda 	bl	801e784 <__sfputc_r>
 801e7d0:	1c43      	adds	r3, r0, #1
 801e7d2:	d1f3      	bne.n	801e7bc <__sfputs_r+0xa>
 801e7d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e7d8 <_vfiprintf_r>:
 801e7d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e7dc:	460d      	mov	r5, r1
 801e7de:	b09d      	sub	sp, #116	@ 0x74
 801e7e0:	4614      	mov	r4, r2
 801e7e2:	4698      	mov	r8, r3
 801e7e4:	4606      	mov	r6, r0
 801e7e6:	b118      	cbz	r0, 801e7f0 <_vfiprintf_r+0x18>
 801e7e8:	6a03      	ldr	r3, [r0, #32]
 801e7ea:	b90b      	cbnz	r3, 801e7f0 <_vfiprintf_r+0x18>
 801e7ec:	f7fe f968 	bl	801cac0 <__sinit>
 801e7f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e7f2:	07d9      	lsls	r1, r3, #31
 801e7f4:	d405      	bmi.n	801e802 <_vfiprintf_r+0x2a>
 801e7f6:	89ab      	ldrh	r3, [r5, #12]
 801e7f8:	059a      	lsls	r2, r3, #22
 801e7fa:	d402      	bmi.n	801e802 <_vfiprintf_r+0x2a>
 801e7fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e7fe:	f7fe fb7c 	bl	801cefa <__retarget_lock_acquire_recursive>
 801e802:	89ab      	ldrh	r3, [r5, #12]
 801e804:	071b      	lsls	r3, r3, #28
 801e806:	d501      	bpl.n	801e80c <_vfiprintf_r+0x34>
 801e808:	692b      	ldr	r3, [r5, #16]
 801e80a:	b99b      	cbnz	r3, 801e834 <_vfiprintf_r+0x5c>
 801e80c:	4629      	mov	r1, r5
 801e80e:	4630      	mov	r0, r6
 801e810:	f7fe faa0 	bl	801cd54 <__swsetup_r>
 801e814:	b170      	cbz	r0, 801e834 <_vfiprintf_r+0x5c>
 801e816:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e818:	07dc      	lsls	r4, r3, #31
 801e81a:	d504      	bpl.n	801e826 <_vfiprintf_r+0x4e>
 801e81c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801e820:	b01d      	add	sp, #116	@ 0x74
 801e822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e826:	89ab      	ldrh	r3, [r5, #12]
 801e828:	0598      	lsls	r0, r3, #22
 801e82a:	d4f7      	bmi.n	801e81c <_vfiprintf_r+0x44>
 801e82c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e82e:	f7fe fb65 	bl	801cefc <__retarget_lock_release_recursive>
 801e832:	e7f3      	b.n	801e81c <_vfiprintf_r+0x44>
 801e834:	2300      	movs	r3, #0
 801e836:	9309      	str	r3, [sp, #36]	@ 0x24
 801e838:	2320      	movs	r3, #32
 801e83a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801e83e:	f8cd 800c 	str.w	r8, [sp, #12]
 801e842:	2330      	movs	r3, #48	@ 0x30
 801e844:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801e9f4 <_vfiprintf_r+0x21c>
 801e848:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801e84c:	f04f 0901 	mov.w	r9, #1
 801e850:	4623      	mov	r3, r4
 801e852:	469a      	mov	sl, r3
 801e854:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e858:	b10a      	cbz	r2, 801e85e <_vfiprintf_r+0x86>
 801e85a:	2a25      	cmp	r2, #37	@ 0x25
 801e85c:	d1f9      	bne.n	801e852 <_vfiprintf_r+0x7a>
 801e85e:	ebba 0b04 	subs.w	fp, sl, r4
 801e862:	d00b      	beq.n	801e87c <_vfiprintf_r+0xa4>
 801e864:	465b      	mov	r3, fp
 801e866:	4622      	mov	r2, r4
 801e868:	4629      	mov	r1, r5
 801e86a:	4630      	mov	r0, r6
 801e86c:	f7ff ffa1 	bl	801e7b2 <__sfputs_r>
 801e870:	3001      	adds	r0, #1
 801e872:	f000 80a7 	beq.w	801e9c4 <_vfiprintf_r+0x1ec>
 801e876:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801e878:	445a      	add	r2, fp
 801e87a:	9209      	str	r2, [sp, #36]	@ 0x24
 801e87c:	f89a 3000 	ldrb.w	r3, [sl]
 801e880:	2b00      	cmp	r3, #0
 801e882:	f000 809f 	beq.w	801e9c4 <_vfiprintf_r+0x1ec>
 801e886:	2300      	movs	r3, #0
 801e888:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801e88c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e890:	f10a 0a01 	add.w	sl, sl, #1
 801e894:	9304      	str	r3, [sp, #16]
 801e896:	9307      	str	r3, [sp, #28]
 801e898:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801e89c:	931a      	str	r3, [sp, #104]	@ 0x68
 801e89e:	4654      	mov	r4, sl
 801e8a0:	2205      	movs	r2, #5
 801e8a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e8a6:	4853      	ldr	r0, [pc, #332]	@ (801e9f4 <_vfiprintf_r+0x21c>)
 801e8a8:	f7e1 fc7a 	bl	80001a0 <memchr>
 801e8ac:	9a04      	ldr	r2, [sp, #16]
 801e8ae:	b9d8      	cbnz	r0, 801e8e8 <_vfiprintf_r+0x110>
 801e8b0:	06d1      	lsls	r1, r2, #27
 801e8b2:	bf44      	itt	mi
 801e8b4:	2320      	movmi	r3, #32
 801e8b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e8ba:	0713      	lsls	r3, r2, #28
 801e8bc:	bf44      	itt	mi
 801e8be:	232b      	movmi	r3, #43	@ 0x2b
 801e8c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801e8c4:	f89a 3000 	ldrb.w	r3, [sl]
 801e8c8:	2b2a      	cmp	r3, #42	@ 0x2a
 801e8ca:	d015      	beq.n	801e8f8 <_vfiprintf_r+0x120>
 801e8cc:	9a07      	ldr	r2, [sp, #28]
 801e8ce:	4654      	mov	r4, sl
 801e8d0:	2000      	movs	r0, #0
 801e8d2:	f04f 0c0a 	mov.w	ip, #10
 801e8d6:	4621      	mov	r1, r4
 801e8d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e8dc:	3b30      	subs	r3, #48	@ 0x30
 801e8de:	2b09      	cmp	r3, #9
 801e8e0:	d94b      	bls.n	801e97a <_vfiprintf_r+0x1a2>
 801e8e2:	b1b0      	cbz	r0, 801e912 <_vfiprintf_r+0x13a>
 801e8e4:	9207      	str	r2, [sp, #28]
 801e8e6:	e014      	b.n	801e912 <_vfiprintf_r+0x13a>
 801e8e8:	eba0 0308 	sub.w	r3, r0, r8
 801e8ec:	fa09 f303 	lsl.w	r3, r9, r3
 801e8f0:	4313      	orrs	r3, r2
 801e8f2:	9304      	str	r3, [sp, #16]
 801e8f4:	46a2      	mov	sl, r4
 801e8f6:	e7d2      	b.n	801e89e <_vfiprintf_r+0xc6>
 801e8f8:	9b03      	ldr	r3, [sp, #12]
 801e8fa:	1d19      	adds	r1, r3, #4
 801e8fc:	681b      	ldr	r3, [r3, #0]
 801e8fe:	9103      	str	r1, [sp, #12]
 801e900:	2b00      	cmp	r3, #0
 801e902:	bfbb      	ittet	lt
 801e904:	425b      	neglt	r3, r3
 801e906:	f042 0202 	orrlt.w	r2, r2, #2
 801e90a:	9307      	strge	r3, [sp, #28]
 801e90c:	9307      	strlt	r3, [sp, #28]
 801e90e:	bfb8      	it	lt
 801e910:	9204      	strlt	r2, [sp, #16]
 801e912:	7823      	ldrb	r3, [r4, #0]
 801e914:	2b2e      	cmp	r3, #46	@ 0x2e
 801e916:	d10a      	bne.n	801e92e <_vfiprintf_r+0x156>
 801e918:	7863      	ldrb	r3, [r4, #1]
 801e91a:	2b2a      	cmp	r3, #42	@ 0x2a
 801e91c:	d132      	bne.n	801e984 <_vfiprintf_r+0x1ac>
 801e91e:	9b03      	ldr	r3, [sp, #12]
 801e920:	1d1a      	adds	r2, r3, #4
 801e922:	681b      	ldr	r3, [r3, #0]
 801e924:	9203      	str	r2, [sp, #12]
 801e926:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801e92a:	3402      	adds	r4, #2
 801e92c:	9305      	str	r3, [sp, #20]
 801e92e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801ea04 <_vfiprintf_r+0x22c>
 801e932:	7821      	ldrb	r1, [r4, #0]
 801e934:	2203      	movs	r2, #3
 801e936:	4650      	mov	r0, sl
 801e938:	f7e1 fc32 	bl	80001a0 <memchr>
 801e93c:	b138      	cbz	r0, 801e94e <_vfiprintf_r+0x176>
 801e93e:	9b04      	ldr	r3, [sp, #16]
 801e940:	eba0 000a 	sub.w	r0, r0, sl
 801e944:	2240      	movs	r2, #64	@ 0x40
 801e946:	4082      	lsls	r2, r0
 801e948:	4313      	orrs	r3, r2
 801e94a:	3401      	adds	r4, #1
 801e94c:	9304      	str	r3, [sp, #16]
 801e94e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e952:	4829      	ldr	r0, [pc, #164]	@ (801e9f8 <_vfiprintf_r+0x220>)
 801e954:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801e958:	2206      	movs	r2, #6
 801e95a:	f7e1 fc21 	bl	80001a0 <memchr>
 801e95e:	2800      	cmp	r0, #0
 801e960:	d03f      	beq.n	801e9e2 <_vfiprintf_r+0x20a>
 801e962:	4b26      	ldr	r3, [pc, #152]	@ (801e9fc <_vfiprintf_r+0x224>)
 801e964:	bb1b      	cbnz	r3, 801e9ae <_vfiprintf_r+0x1d6>
 801e966:	9b03      	ldr	r3, [sp, #12]
 801e968:	3307      	adds	r3, #7
 801e96a:	f023 0307 	bic.w	r3, r3, #7
 801e96e:	3308      	adds	r3, #8
 801e970:	9303      	str	r3, [sp, #12]
 801e972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e974:	443b      	add	r3, r7
 801e976:	9309      	str	r3, [sp, #36]	@ 0x24
 801e978:	e76a      	b.n	801e850 <_vfiprintf_r+0x78>
 801e97a:	fb0c 3202 	mla	r2, ip, r2, r3
 801e97e:	460c      	mov	r4, r1
 801e980:	2001      	movs	r0, #1
 801e982:	e7a8      	b.n	801e8d6 <_vfiprintf_r+0xfe>
 801e984:	2300      	movs	r3, #0
 801e986:	3401      	adds	r4, #1
 801e988:	9305      	str	r3, [sp, #20]
 801e98a:	4619      	mov	r1, r3
 801e98c:	f04f 0c0a 	mov.w	ip, #10
 801e990:	4620      	mov	r0, r4
 801e992:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e996:	3a30      	subs	r2, #48	@ 0x30
 801e998:	2a09      	cmp	r2, #9
 801e99a:	d903      	bls.n	801e9a4 <_vfiprintf_r+0x1cc>
 801e99c:	2b00      	cmp	r3, #0
 801e99e:	d0c6      	beq.n	801e92e <_vfiprintf_r+0x156>
 801e9a0:	9105      	str	r1, [sp, #20]
 801e9a2:	e7c4      	b.n	801e92e <_vfiprintf_r+0x156>
 801e9a4:	fb0c 2101 	mla	r1, ip, r1, r2
 801e9a8:	4604      	mov	r4, r0
 801e9aa:	2301      	movs	r3, #1
 801e9ac:	e7f0      	b.n	801e990 <_vfiprintf_r+0x1b8>
 801e9ae:	ab03      	add	r3, sp, #12
 801e9b0:	9300      	str	r3, [sp, #0]
 801e9b2:	462a      	mov	r2, r5
 801e9b4:	4b12      	ldr	r3, [pc, #72]	@ (801ea00 <_vfiprintf_r+0x228>)
 801e9b6:	a904      	add	r1, sp, #16
 801e9b8:	4630      	mov	r0, r6
 801e9ba:	f7fd fc3f 	bl	801c23c <_printf_float>
 801e9be:	4607      	mov	r7, r0
 801e9c0:	1c78      	adds	r0, r7, #1
 801e9c2:	d1d6      	bne.n	801e972 <_vfiprintf_r+0x19a>
 801e9c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801e9c6:	07d9      	lsls	r1, r3, #31
 801e9c8:	d405      	bmi.n	801e9d6 <_vfiprintf_r+0x1fe>
 801e9ca:	89ab      	ldrh	r3, [r5, #12]
 801e9cc:	059a      	lsls	r2, r3, #22
 801e9ce:	d402      	bmi.n	801e9d6 <_vfiprintf_r+0x1fe>
 801e9d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801e9d2:	f7fe fa93 	bl	801cefc <__retarget_lock_release_recursive>
 801e9d6:	89ab      	ldrh	r3, [r5, #12]
 801e9d8:	065b      	lsls	r3, r3, #25
 801e9da:	f53f af1f 	bmi.w	801e81c <_vfiprintf_r+0x44>
 801e9de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801e9e0:	e71e      	b.n	801e820 <_vfiprintf_r+0x48>
 801e9e2:	ab03      	add	r3, sp, #12
 801e9e4:	9300      	str	r3, [sp, #0]
 801e9e6:	462a      	mov	r2, r5
 801e9e8:	4b05      	ldr	r3, [pc, #20]	@ (801ea00 <_vfiprintf_r+0x228>)
 801e9ea:	a904      	add	r1, sp, #16
 801e9ec:	4630      	mov	r0, r6
 801e9ee:	f7fd febd 	bl	801c76c <_printf_i>
 801e9f2:	e7e4      	b.n	801e9be <_vfiprintf_r+0x1e6>
 801e9f4:	08021172 	.word	0x08021172
 801e9f8:	0802117c 	.word	0x0802117c
 801e9fc:	0801c23d 	.word	0x0801c23d
 801ea00:	0801e7b3 	.word	0x0801e7b3
 801ea04:	08021178 	.word	0x08021178

0801ea08 <__sflush_r>:
 801ea08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801ea0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea10:	0716      	lsls	r6, r2, #28
 801ea12:	4605      	mov	r5, r0
 801ea14:	460c      	mov	r4, r1
 801ea16:	d454      	bmi.n	801eac2 <__sflush_r+0xba>
 801ea18:	684b      	ldr	r3, [r1, #4]
 801ea1a:	2b00      	cmp	r3, #0
 801ea1c:	dc02      	bgt.n	801ea24 <__sflush_r+0x1c>
 801ea1e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801ea20:	2b00      	cmp	r3, #0
 801ea22:	dd48      	ble.n	801eab6 <__sflush_r+0xae>
 801ea24:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ea26:	2e00      	cmp	r6, #0
 801ea28:	d045      	beq.n	801eab6 <__sflush_r+0xae>
 801ea2a:	2300      	movs	r3, #0
 801ea2c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801ea30:	682f      	ldr	r7, [r5, #0]
 801ea32:	6a21      	ldr	r1, [r4, #32]
 801ea34:	602b      	str	r3, [r5, #0]
 801ea36:	d030      	beq.n	801ea9a <__sflush_r+0x92>
 801ea38:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801ea3a:	89a3      	ldrh	r3, [r4, #12]
 801ea3c:	0759      	lsls	r1, r3, #29
 801ea3e:	d505      	bpl.n	801ea4c <__sflush_r+0x44>
 801ea40:	6863      	ldr	r3, [r4, #4]
 801ea42:	1ad2      	subs	r2, r2, r3
 801ea44:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801ea46:	b10b      	cbz	r3, 801ea4c <__sflush_r+0x44>
 801ea48:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801ea4a:	1ad2      	subs	r2, r2, r3
 801ea4c:	2300      	movs	r3, #0
 801ea4e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801ea50:	6a21      	ldr	r1, [r4, #32]
 801ea52:	4628      	mov	r0, r5
 801ea54:	47b0      	blx	r6
 801ea56:	1c43      	adds	r3, r0, #1
 801ea58:	89a3      	ldrh	r3, [r4, #12]
 801ea5a:	d106      	bne.n	801ea6a <__sflush_r+0x62>
 801ea5c:	6829      	ldr	r1, [r5, #0]
 801ea5e:	291d      	cmp	r1, #29
 801ea60:	d82b      	bhi.n	801eaba <__sflush_r+0xb2>
 801ea62:	4a2a      	ldr	r2, [pc, #168]	@ (801eb0c <__sflush_r+0x104>)
 801ea64:	40ca      	lsrs	r2, r1
 801ea66:	07d6      	lsls	r6, r2, #31
 801ea68:	d527      	bpl.n	801eaba <__sflush_r+0xb2>
 801ea6a:	2200      	movs	r2, #0
 801ea6c:	6062      	str	r2, [r4, #4]
 801ea6e:	04d9      	lsls	r1, r3, #19
 801ea70:	6922      	ldr	r2, [r4, #16]
 801ea72:	6022      	str	r2, [r4, #0]
 801ea74:	d504      	bpl.n	801ea80 <__sflush_r+0x78>
 801ea76:	1c42      	adds	r2, r0, #1
 801ea78:	d101      	bne.n	801ea7e <__sflush_r+0x76>
 801ea7a:	682b      	ldr	r3, [r5, #0]
 801ea7c:	b903      	cbnz	r3, 801ea80 <__sflush_r+0x78>
 801ea7e:	6560      	str	r0, [r4, #84]	@ 0x54
 801ea80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ea82:	602f      	str	r7, [r5, #0]
 801ea84:	b1b9      	cbz	r1, 801eab6 <__sflush_r+0xae>
 801ea86:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ea8a:	4299      	cmp	r1, r3
 801ea8c:	d002      	beq.n	801ea94 <__sflush_r+0x8c>
 801ea8e:	4628      	mov	r0, r5
 801ea90:	f7ff f8a6 	bl	801dbe0 <_free_r>
 801ea94:	2300      	movs	r3, #0
 801ea96:	6363      	str	r3, [r4, #52]	@ 0x34
 801ea98:	e00d      	b.n	801eab6 <__sflush_r+0xae>
 801ea9a:	2301      	movs	r3, #1
 801ea9c:	4628      	mov	r0, r5
 801ea9e:	47b0      	blx	r6
 801eaa0:	4602      	mov	r2, r0
 801eaa2:	1c50      	adds	r0, r2, #1
 801eaa4:	d1c9      	bne.n	801ea3a <__sflush_r+0x32>
 801eaa6:	682b      	ldr	r3, [r5, #0]
 801eaa8:	2b00      	cmp	r3, #0
 801eaaa:	d0c6      	beq.n	801ea3a <__sflush_r+0x32>
 801eaac:	2b1d      	cmp	r3, #29
 801eaae:	d001      	beq.n	801eab4 <__sflush_r+0xac>
 801eab0:	2b16      	cmp	r3, #22
 801eab2:	d11e      	bne.n	801eaf2 <__sflush_r+0xea>
 801eab4:	602f      	str	r7, [r5, #0]
 801eab6:	2000      	movs	r0, #0
 801eab8:	e022      	b.n	801eb00 <__sflush_r+0xf8>
 801eaba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801eabe:	b21b      	sxth	r3, r3
 801eac0:	e01b      	b.n	801eafa <__sflush_r+0xf2>
 801eac2:	690f      	ldr	r7, [r1, #16]
 801eac4:	2f00      	cmp	r7, #0
 801eac6:	d0f6      	beq.n	801eab6 <__sflush_r+0xae>
 801eac8:	0793      	lsls	r3, r2, #30
 801eaca:	680e      	ldr	r6, [r1, #0]
 801eacc:	bf08      	it	eq
 801eace:	694b      	ldreq	r3, [r1, #20]
 801ead0:	600f      	str	r7, [r1, #0]
 801ead2:	bf18      	it	ne
 801ead4:	2300      	movne	r3, #0
 801ead6:	eba6 0807 	sub.w	r8, r6, r7
 801eada:	608b      	str	r3, [r1, #8]
 801eadc:	f1b8 0f00 	cmp.w	r8, #0
 801eae0:	dde9      	ble.n	801eab6 <__sflush_r+0xae>
 801eae2:	6a21      	ldr	r1, [r4, #32]
 801eae4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801eae6:	4643      	mov	r3, r8
 801eae8:	463a      	mov	r2, r7
 801eaea:	4628      	mov	r0, r5
 801eaec:	47b0      	blx	r6
 801eaee:	2800      	cmp	r0, #0
 801eaf0:	dc08      	bgt.n	801eb04 <__sflush_r+0xfc>
 801eaf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801eaf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801eafa:	81a3      	strh	r3, [r4, #12]
 801eafc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801eb00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801eb04:	4407      	add	r7, r0
 801eb06:	eba8 0800 	sub.w	r8, r8, r0
 801eb0a:	e7e7      	b.n	801eadc <__sflush_r+0xd4>
 801eb0c:	20400001 	.word	0x20400001

0801eb10 <_fflush_r>:
 801eb10:	b538      	push	{r3, r4, r5, lr}
 801eb12:	690b      	ldr	r3, [r1, #16]
 801eb14:	4605      	mov	r5, r0
 801eb16:	460c      	mov	r4, r1
 801eb18:	b913      	cbnz	r3, 801eb20 <_fflush_r+0x10>
 801eb1a:	2500      	movs	r5, #0
 801eb1c:	4628      	mov	r0, r5
 801eb1e:	bd38      	pop	{r3, r4, r5, pc}
 801eb20:	b118      	cbz	r0, 801eb2a <_fflush_r+0x1a>
 801eb22:	6a03      	ldr	r3, [r0, #32]
 801eb24:	b90b      	cbnz	r3, 801eb2a <_fflush_r+0x1a>
 801eb26:	f7fd ffcb 	bl	801cac0 <__sinit>
 801eb2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801eb2e:	2b00      	cmp	r3, #0
 801eb30:	d0f3      	beq.n	801eb1a <_fflush_r+0xa>
 801eb32:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801eb34:	07d0      	lsls	r0, r2, #31
 801eb36:	d404      	bmi.n	801eb42 <_fflush_r+0x32>
 801eb38:	0599      	lsls	r1, r3, #22
 801eb3a:	d402      	bmi.n	801eb42 <_fflush_r+0x32>
 801eb3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eb3e:	f7fe f9dc 	bl	801cefa <__retarget_lock_acquire_recursive>
 801eb42:	4628      	mov	r0, r5
 801eb44:	4621      	mov	r1, r4
 801eb46:	f7ff ff5f 	bl	801ea08 <__sflush_r>
 801eb4a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eb4c:	07da      	lsls	r2, r3, #31
 801eb4e:	4605      	mov	r5, r0
 801eb50:	d4e4      	bmi.n	801eb1c <_fflush_r+0xc>
 801eb52:	89a3      	ldrh	r3, [r4, #12]
 801eb54:	059b      	lsls	r3, r3, #22
 801eb56:	d4e1      	bmi.n	801eb1c <_fflush_r+0xc>
 801eb58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eb5a:	f7fe f9cf 	bl	801cefc <__retarget_lock_release_recursive>
 801eb5e:	e7dd      	b.n	801eb1c <_fflush_r+0xc>

0801eb60 <__swhatbuf_r>:
 801eb60:	b570      	push	{r4, r5, r6, lr}
 801eb62:	460c      	mov	r4, r1
 801eb64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eb68:	2900      	cmp	r1, #0
 801eb6a:	b096      	sub	sp, #88	@ 0x58
 801eb6c:	4615      	mov	r5, r2
 801eb6e:	461e      	mov	r6, r3
 801eb70:	da0d      	bge.n	801eb8e <__swhatbuf_r+0x2e>
 801eb72:	89a3      	ldrh	r3, [r4, #12]
 801eb74:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801eb78:	f04f 0100 	mov.w	r1, #0
 801eb7c:	bf14      	ite	ne
 801eb7e:	2340      	movne	r3, #64	@ 0x40
 801eb80:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801eb84:	2000      	movs	r0, #0
 801eb86:	6031      	str	r1, [r6, #0]
 801eb88:	602b      	str	r3, [r5, #0]
 801eb8a:	b016      	add	sp, #88	@ 0x58
 801eb8c:	bd70      	pop	{r4, r5, r6, pc}
 801eb8e:	466a      	mov	r2, sp
 801eb90:	f000 f862 	bl	801ec58 <_fstat_r>
 801eb94:	2800      	cmp	r0, #0
 801eb96:	dbec      	blt.n	801eb72 <__swhatbuf_r+0x12>
 801eb98:	9901      	ldr	r1, [sp, #4]
 801eb9a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801eb9e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801eba2:	4259      	negs	r1, r3
 801eba4:	4159      	adcs	r1, r3
 801eba6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801ebaa:	e7eb      	b.n	801eb84 <__swhatbuf_r+0x24>

0801ebac <__smakebuf_r>:
 801ebac:	898b      	ldrh	r3, [r1, #12]
 801ebae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ebb0:	079d      	lsls	r5, r3, #30
 801ebb2:	4606      	mov	r6, r0
 801ebb4:	460c      	mov	r4, r1
 801ebb6:	d507      	bpl.n	801ebc8 <__smakebuf_r+0x1c>
 801ebb8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801ebbc:	6023      	str	r3, [r4, #0]
 801ebbe:	6123      	str	r3, [r4, #16]
 801ebc0:	2301      	movs	r3, #1
 801ebc2:	6163      	str	r3, [r4, #20]
 801ebc4:	b003      	add	sp, #12
 801ebc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ebc8:	ab01      	add	r3, sp, #4
 801ebca:	466a      	mov	r2, sp
 801ebcc:	f7ff ffc8 	bl	801eb60 <__swhatbuf_r>
 801ebd0:	9f00      	ldr	r7, [sp, #0]
 801ebd2:	4605      	mov	r5, r0
 801ebd4:	4639      	mov	r1, r7
 801ebd6:	4630      	mov	r0, r6
 801ebd8:	f7ff f876 	bl	801dcc8 <_malloc_r>
 801ebdc:	b948      	cbnz	r0, 801ebf2 <__smakebuf_r+0x46>
 801ebde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ebe2:	059a      	lsls	r2, r3, #22
 801ebe4:	d4ee      	bmi.n	801ebc4 <__smakebuf_r+0x18>
 801ebe6:	f023 0303 	bic.w	r3, r3, #3
 801ebea:	f043 0302 	orr.w	r3, r3, #2
 801ebee:	81a3      	strh	r3, [r4, #12]
 801ebf0:	e7e2      	b.n	801ebb8 <__smakebuf_r+0xc>
 801ebf2:	89a3      	ldrh	r3, [r4, #12]
 801ebf4:	6020      	str	r0, [r4, #0]
 801ebf6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ebfa:	81a3      	strh	r3, [r4, #12]
 801ebfc:	9b01      	ldr	r3, [sp, #4]
 801ebfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ec02:	b15b      	cbz	r3, 801ec1c <__smakebuf_r+0x70>
 801ec04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ec08:	4630      	mov	r0, r6
 801ec0a:	f000 f837 	bl	801ec7c <_isatty_r>
 801ec0e:	b128      	cbz	r0, 801ec1c <__smakebuf_r+0x70>
 801ec10:	89a3      	ldrh	r3, [r4, #12]
 801ec12:	f023 0303 	bic.w	r3, r3, #3
 801ec16:	f043 0301 	orr.w	r3, r3, #1
 801ec1a:	81a3      	strh	r3, [r4, #12]
 801ec1c:	89a3      	ldrh	r3, [r4, #12]
 801ec1e:	431d      	orrs	r5, r3
 801ec20:	81a5      	strh	r5, [r4, #12]
 801ec22:	e7cf      	b.n	801ebc4 <__smakebuf_r+0x18>

0801ec24 <memmove>:
 801ec24:	4288      	cmp	r0, r1
 801ec26:	b510      	push	{r4, lr}
 801ec28:	eb01 0402 	add.w	r4, r1, r2
 801ec2c:	d902      	bls.n	801ec34 <memmove+0x10>
 801ec2e:	4284      	cmp	r4, r0
 801ec30:	4623      	mov	r3, r4
 801ec32:	d807      	bhi.n	801ec44 <memmove+0x20>
 801ec34:	1e43      	subs	r3, r0, #1
 801ec36:	42a1      	cmp	r1, r4
 801ec38:	d008      	beq.n	801ec4c <memmove+0x28>
 801ec3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801ec3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801ec42:	e7f8      	b.n	801ec36 <memmove+0x12>
 801ec44:	4402      	add	r2, r0
 801ec46:	4601      	mov	r1, r0
 801ec48:	428a      	cmp	r2, r1
 801ec4a:	d100      	bne.n	801ec4e <memmove+0x2a>
 801ec4c:	bd10      	pop	{r4, pc}
 801ec4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ec52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801ec56:	e7f7      	b.n	801ec48 <memmove+0x24>

0801ec58 <_fstat_r>:
 801ec58:	b538      	push	{r3, r4, r5, lr}
 801ec5a:	4d07      	ldr	r5, [pc, #28]	@ (801ec78 <_fstat_r+0x20>)
 801ec5c:	2300      	movs	r3, #0
 801ec5e:	4604      	mov	r4, r0
 801ec60:	4608      	mov	r0, r1
 801ec62:	4611      	mov	r1, r2
 801ec64:	602b      	str	r3, [r5, #0]
 801ec66:	f7e4 fc3b 	bl	80034e0 <_fstat>
 801ec6a:	1c43      	adds	r3, r0, #1
 801ec6c:	d102      	bne.n	801ec74 <_fstat_r+0x1c>
 801ec6e:	682b      	ldr	r3, [r5, #0]
 801ec70:	b103      	cbz	r3, 801ec74 <_fstat_r+0x1c>
 801ec72:	6023      	str	r3, [r4, #0]
 801ec74:	bd38      	pop	{r3, r4, r5, pc}
 801ec76:	bf00      	nop
 801ec78:	20002efc 	.word	0x20002efc

0801ec7c <_isatty_r>:
 801ec7c:	b538      	push	{r3, r4, r5, lr}
 801ec7e:	4d06      	ldr	r5, [pc, #24]	@ (801ec98 <_isatty_r+0x1c>)
 801ec80:	2300      	movs	r3, #0
 801ec82:	4604      	mov	r4, r0
 801ec84:	4608      	mov	r0, r1
 801ec86:	602b      	str	r3, [r5, #0]
 801ec88:	f7e4 fc3a 	bl	8003500 <_isatty>
 801ec8c:	1c43      	adds	r3, r0, #1
 801ec8e:	d102      	bne.n	801ec96 <_isatty_r+0x1a>
 801ec90:	682b      	ldr	r3, [r5, #0]
 801ec92:	b103      	cbz	r3, 801ec96 <_isatty_r+0x1a>
 801ec94:	6023      	str	r3, [r4, #0]
 801ec96:	bd38      	pop	{r3, r4, r5, pc}
 801ec98:	20002efc 	.word	0x20002efc

0801ec9c <_sbrk_r>:
 801ec9c:	b538      	push	{r3, r4, r5, lr}
 801ec9e:	4d06      	ldr	r5, [pc, #24]	@ (801ecb8 <_sbrk_r+0x1c>)
 801eca0:	2300      	movs	r3, #0
 801eca2:	4604      	mov	r4, r0
 801eca4:	4608      	mov	r0, r1
 801eca6:	602b      	str	r3, [r5, #0]
 801eca8:	f7e4 fc42 	bl	8003530 <_sbrk>
 801ecac:	1c43      	adds	r3, r0, #1
 801ecae:	d102      	bne.n	801ecb6 <_sbrk_r+0x1a>
 801ecb0:	682b      	ldr	r3, [r5, #0]
 801ecb2:	b103      	cbz	r3, 801ecb6 <_sbrk_r+0x1a>
 801ecb4:	6023      	str	r3, [r4, #0]
 801ecb6:	bd38      	pop	{r3, r4, r5, pc}
 801ecb8:	20002efc 	.word	0x20002efc

0801ecbc <__assert_func>:
 801ecbc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ecbe:	4614      	mov	r4, r2
 801ecc0:	461a      	mov	r2, r3
 801ecc2:	4b09      	ldr	r3, [pc, #36]	@ (801ece8 <__assert_func+0x2c>)
 801ecc4:	681b      	ldr	r3, [r3, #0]
 801ecc6:	4605      	mov	r5, r0
 801ecc8:	68d8      	ldr	r0, [r3, #12]
 801ecca:	b14c      	cbz	r4, 801ece0 <__assert_func+0x24>
 801eccc:	4b07      	ldr	r3, [pc, #28]	@ (801ecec <__assert_func+0x30>)
 801ecce:	9100      	str	r1, [sp, #0]
 801ecd0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ecd4:	4906      	ldr	r1, [pc, #24]	@ (801ecf0 <__assert_func+0x34>)
 801ecd6:	462b      	mov	r3, r5
 801ecd8:	f000 f870 	bl	801edbc <fiprintf>
 801ecdc:	f000 f880 	bl	801ede0 <abort>
 801ece0:	4b04      	ldr	r3, [pc, #16]	@ (801ecf4 <__assert_func+0x38>)
 801ece2:	461c      	mov	r4, r3
 801ece4:	e7f3      	b.n	801ecce <__assert_func+0x12>
 801ece6:	bf00      	nop
 801ece8:	200005a8 	.word	0x200005a8
 801ecec:	0802118d 	.word	0x0802118d
 801ecf0:	0802119a 	.word	0x0802119a
 801ecf4:	080211c8 	.word	0x080211c8

0801ecf8 <_calloc_r>:
 801ecf8:	b570      	push	{r4, r5, r6, lr}
 801ecfa:	fba1 5402 	umull	r5, r4, r1, r2
 801ecfe:	b934      	cbnz	r4, 801ed0e <_calloc_r+0x16>
 801ed00:	4629      	mov	r1, r5
 801ed02:	f7fe ffe1 	bl	801dcc8 <_malloc_r>
 801ed06:	4606      	mov	r6, r0
 801ed08:	b928      	cbnz	r0, 801ed16 <_calloc_r+0x1e>
 801ed0a:	4630      	mov	r0, r6
 801ed0c:	bd70      	pop	{r4, r5, r6, pc}
 801ed0e:	220c      	movs	r2, #12
 801ed10:	6002      	str	r2, [r0, #0]
 801ed12:	2600      	movs	r6, #0
 801ed14:	e7f9      	b.n	801ed0a <_calloc_r+0x12>
 801ed16:	462a      	mov	r2, r5
 801ed18:	4621      	mov	r1, r4
 801ed1a:	f7fe f871 	bl	801ce00 <memset>
 801ed1e:	e7f4      	b.n	801ed0a <_calloc_r+0x12>

0801ed20 <__ascii_mbtowc>:
 801ed20:	b082      	sub	sp, #8
 801ed22:	b901      	cbnz	r1, 801ed26 <__ascii_mbtowc+0x6>
 801ed24:	a901      	add	r1, sp, #4
 801ed26:	b142      	cbz	r2, 801ed3a <__ascii_mbtowc+0x1a>
 801ed28:	b14b      	cbz	r3, 801ed3e <__ascii_mbtowc+0x1e>
 801ed2a:	7813      	ldrb	r3, [r2, #0]
 801ed2c:	600b      	str	r3, [r1, #0]
 801ed2e:	7812      	ldrb	r2, [r2, #0]
 801ed30:	1e10      	subs	r0, r2, #0
 801ed32:	bf18      	it	ne
 801ed34:	2001      	movne	r0, #1
 801ed36:	b002      	add	sp, #8
 801ed38:	4770      	bx	lr
 801ed3a:	4610      	mov	r0, r2
 801ed3c:	e7fb      	b.n	801ed36 <__ascii_mbtowc+0x16>
 801ed3e:	f06f 0001 	mvn.w	r0, #1
 801ed42:	e7f8      	b.n	801ed36 <__ascii_mbtowc+0x16>

0801ed44 <_realloc_r>:
 801ed44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ed48:	4607      	mov	r7, r0
 801ed4a:	4614      	mov	r4, r2
 801ed4c:	460d      	mov	r5, r1
 801ed4e:	b921      	cbnz	r1, 801ed5a <_realloc_r+0x16>
 801ed50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ed54:	4611      	mov	r1, r2
 801ed56:	f7fe bfb7 	b.w	801dcc8 <_malloc_r>
 801ed5a:	b92a      	cbnz	r2, 801ed68 <_realloc_r+0x24>
 801ed5c:	f7fe ff40 	bl	801dbe0 <_free_r>
 801ed60:	4625      	mov	r5, r4
 801ed62:	4628      	mov	r0, r5
 801ed64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ed68:	f000 f841 	bl	801edee <_malloc_usable_size_r>
 801ed6c:	4284      	cmp	r4, r0
 801ed6e:	4606      	mov	r6, r0
 801ed70:	d802      	bhi.n	801ed78 <_realloc_r+0x34>
 801ed72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801ed76:	d8f4      	bhi.n	801ed62 <_realloc_r+0x1e>
 801ed78:	4621      	mov	r1, r4
 801ed7a:	4638      	mov	r0, r7
 801ed7c:	f7fe ffa4 	bl	801dcc8 <_malloc_r>
 801ed80:	4680      	mov	r8, r0
 801ed82:	b908      	cbnz	r0, 801ed88 <_realloc_r+0x44>
 801ed84:	4645      	mov	r5, r8
 801ed86:	e7ec      	b.n	801ed62 <_realloc_r+0x1e>
 801ed88:	42b4      	cmp	r4, r6
 801ed8a:	4622      	mov	r2, r4
 801ed8c:	4629      	mov	r1, r5
 801ed8e:	bf28      	it	cs
 801ed90:	4632      	movcs	r2, r6
 801ed92:	f7fe f8bc 	bl	801cf0e <memcpy>
 801ed96:	4629      	mov	r1, r5
 801ed98:	4638      	mov	r0, r7
 801ed9a:	f7fe ff21 	bl	801dbe0 <_free_r>
 801ed9e:	e7f1      	b.n	801ed84 <_realloc_r+0x40>

0801eda0 <__ascii_wctomb>:
 801eda0:	4603      	mov	r3, r0
 801eda2:	4608      	mov	r0, r1
 801eda4:	b141      	cbz	r1, 801edb8 <__ascii_wctomb+0x18>
 801eda6:	2aff      	cmp	r2, #255	@ 0xff
 801eda8:	d904      	bls.n	801edb4 <__ascii_wctomb+0x14>
 801edaa:	228a      	movs	r2, #138	@ 0x8a
 801edac:	601a      	str	r2, [r3, #0]
 801edae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801edb2:	4770      	bx	lr
 801edb4:	700a      	strb	r2, [r1, #0]
 801edb6:	2001      	movs	r0, #1
 801edb8:	4770      	bx	lr
	...

0801edbc <fiprintf>:
 801edbc:	b40e      	push	{r1, r2, r3}
 801edbe:	b503      	push	{r0, r1, lr}
 801edc0:	4601      	mov	r1, r0
 801edc2:	ab03      	add	r3, sp, #12
 801edc4:	4805      	ldr	r0, [pc, #20]	@ (801eddc <fiprintf+0x20>)
 801edc6:	f853 2b04 	ldr.w	r2, [r3], #4
 801edca:	6800      	ldr	r0, [r0, #0]
 801edcc:	9301      	str	r3, [sp, #4]
 801edce:	f7ff fd03 	bl	801e7d8 <_vfiprintf_r>
 801edd2:	b002      	add	sp, #8
 801edd4:	f85d eb04 	ldr.w	lr, [sp], #4
 801edd8:	b003      	add	sp, #12
 801edda:	4770      	bx	lr
 801eddc:	200005a8 	.word	0x200005a8

0801ede0 <abort>:
 801ede0:	b508      	push	{r3, lr}
 801ede2:	2006      	movs	r0, #6
 801ede4:	f000 f834 	bl	801ee50 <raise>
 801ede8:	2001      	movs	r0, #1
 801edea:	f7e4 fb45 	bl	8003478 <_exit>

0801edee <_malloc_usable_size_r>:
 801edee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801edf2:	1f18      	subs	r0, r3, #4
 801edf4:	2b00      	cmp	r3, #0
 801edf6:	bfbc      	itt	lt
 801edf8:	580b      	ldrlt	r3, [r1, r0]
 801edfa:	18c0      	addlt	r0, r0, r3
 801edfc:	4770      	bx	lr

0801edfe <_raise_r>:
 801edfe:	291f      	cmp	r1, #31
 801ee00:	b538      	push	{r3, r4, r5, lr}
 801ee02:	4605      	mov	r5, r0
 801ee04:	460c      	mov	r4, r1
 801ee06:	d904      	bls.n	801ee12 <_raise_r+0x14>
 801ee08:	2316      	movs	r3, #22
 801ee0a:	6003      	str	r3, [r0, #0]
 801ee0c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801ee10:	bd38      	pop	{r3, r4, r5, pc}
 801ee12:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801ee14:	b112      	cbz	r2, 801ee1c <_raise_r+0x1e>
 801ee16:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ee1a:	b94b      	cbnz	r3, 801ee30 <_raise_r+0x32>
 801ee1c:	4628      	mov	r0, r5
 801ee1e:	f000 f831 	bl	801ee84 <_getpid_r>
 801ee22:	4622      	mov	r2, r4
 801ee24:	4601      	mov	r1, r0
 801ee26:	4628      	mov	r0, r5
 801ee28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ee2c:	f000 b818 	b.w	801ee60 <_kill_r>
 801ee30:	2b01      	cmp	r3, #1
 801ee32:	d00a      	beq.n	801ee4a <_raise_r+0x4c>
 801ee34:	1c59      	adds	r1, r3, #1
 801ee36:	d103      	bne.n	801ee40 <_raise_r+0x42>
 801ee38:	2316      	movs	r3, #22
 801ee3a:	6003      	str	r3, [r0, #0]
 801ee3c:	2001      	movs	r0, #1
 801ee3e:	e7e7      	b.n	801ee10 <_raise_r+0x12>
 801ee40:	2100      	movs	r1, #0
 801ee42:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801ee46:	4620      	mov	r0, r4
 801ee48:	4798      	blx	r3
 801ee4a:	2000      	movs	r0, #0
 801ee4c:	e7e0      	b.n	801ee10 <_raise_r+0x12>
	...

0801ee50 <raise>:
 801ee50:	4b02      	ldr	r3, [pc, #8]	@ (801ee5c <raise+0xc>)
 801ee52:	4601      	mov	r1, r0
 801ee54:	6818      	ldr	r0, [r3, #0]
 801ee56:	f7ff bfd2 	b.w	801edfe <_raise_r>
 801ee5a:	bf00      	nop
 801ee5c:	200005a8 	.word	0x200005a8

0801ee60 <_kill_r>:
 801ee60:	b538      	push	{r3, r4, r5, lr}
 801ee62:	4d07      	ldr	r5, [pc, #28]	@ (801ee80 <_kill_r+0x20>)
 801ee64:	2300      	movs	r3, #0
 801ee66:	4604      	mov	r4, r0
 801ee68:	4608      	mov	r0, r1
 801ee6a:	4611      	mov	r1, r2
 801ee6c:	602b      	str	r3, [r5, #0]
 801ee6e:	f7e4 faf3 	bl	8003458 <_kill>
 801ee72:	1c43      	adds	r3, r0, #1
 801ee74:	d102      	bne.n	801ee7c <_kill_r+0x1c>
 801ee76:	682b      	ldr	r3, [r5, #0]
 801ee78:	b103      	cbz	r3, 801ee7c <_kill_r+0x1c>
 801ee7a:	6023      	str	r3, [r4, #0]
 801ee7c:	bd38      	pop	{r3, r4, r5, pc}
 801ee7e:	bf00      	nop
 801ee80:	20002efc 	.word	0x20002efc

0801ee84 <_getpid_r>:
 801ee84:	f7e4 bae0 	b.w	8003448 <_getpid>

0801ee88 <_init>:
 801ee88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee8a:	bf00      	nop
 801ee8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ee8e:	bc08      	pop	{r3}
 801ee90:	469e      	mov	lr, r3
 801ee92:	4770      	bx	lr

0801ee94 <_fini>:
 801ee94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ee96:	bf00      	nop
 801ee98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ee9a:	bc08      	pop	{r3}
 801ee9c:	469e      	mov	lr, r3
 801ee9e:	4770      	bx	lr
