Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 17 14:01:22 2024
| Host         : DESKTOP-49RGDTP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SUPER_TOP_timing_summary_routed.rpt -pb SUPER_TOP_timing_summary_routed.pb -rpx SUPER_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : SUPER_TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (163)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (6)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (163)
--------------------------
 There are 160 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U2/clock_divider_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  267          inf        0.000                      0                  267           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.430ns  (logic 5.470ns (37.909%)  route 8.960ns (62.091%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 r  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 r  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 r  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 r  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.143     7.597    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.326     7.923 r  U1/u_FSM/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721    10.645    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.430 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.430    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.294ns  (logic 5.207ns (36.429%)  route 9.087ns (63.571%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 f  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 f  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.143     7.597    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.298     7.895 r  U1/u_FSM/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849    10.744    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    14.294 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.294    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.212ns (36.779%)  route 8.960ns (63.221%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 r  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 r  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 r  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 r  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.151     7.605    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.298     7.903 r  U1/u_FSM/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.714    10.617    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.172 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.172    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.101ns  (logic 5.378ns (38.139%)  route 8.723ns (61.861%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 r  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 r  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 r  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 r  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.151     7.605    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.324     7.929 r  U1/u_FSM/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.477    10.406    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.695    14.101 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.101    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.853ns  (logic 5.446ns (39.310%)  route 8.407ns (60.690%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 f  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 f  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001     7.455    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.324     7.779 r  U1/u_FSM/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.311    10.090    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763    13.853 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.853    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 5.194ns (37.864%)  route 8.524ns (62.136%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 f  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 f  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.293     7.747    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.298     8.045 r  U1/u_FSM/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.136    10.181    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.718 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.718    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_FSM/current_state_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.048ns  (logic 5.191ns (39.781%)  route 7.857ns (60.219%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE                         0.000     0.000 r  U1/u_FSM/current_state_reg/C
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/u_FSM/current_state_reg/Q
                         net (fo=104, routed)         3.552     4.070    U1/u_FSM/current_state_reg_0
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.148     4.218 f  U1/u_FSM/main.DH[3]_i_5/O
                         net (fo=1, routed)           0.469     4.687    U1/u_FSM/main.DH[3]_i_5_n_0
    SLICE_X8Y75          LUT4 (Prop_lut4_I2_O)        0.328     5.015 f  U1/u_FSM/main.DH[3]_i_3/O
                         net (fo=2, routed)           1.074     6.089    U1/u_FSM/data[31]
    SLICE_X6Y77          LUT6 (Prop_lut6_I5_O)        0.124     6.213 f  U1/u_FSM/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.000     6.213    U1/u_FSM/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X6Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     6.454 f  U1/u_FSM/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.001     7.455    U1/u_FSM/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y77          LUT4 (Prop_lut4_I3_O)        0.298     7.753 r  U1/u_FSM/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.761     9.514    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.048 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.048    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.896ns  (logic 4.470ns (45.165%)  route 5.426ns (54.835%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[2]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  U2/contador_inst/counter_reg[2]/Q
                         net (fo=13, routed)          1.003     1.422    U2/contador_inst/counter_reg[2]_0
    SLICE_X3Y79          LUT3 (Prop_lut3_I1_O)        0.325     1.747 r  U2/contador_inst/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.424     6.170    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.896 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.896    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.021ns  (logic 4.390ns (54.738%)  route 3.630ns (45.262%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U2/contador_inst/counter_reg[0]/Q
                         net (fo=19, routed)          0.909     1.365    U2/contador_inst/counter_reg[0]_0
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.152     1.517 r  U2/contador_inst/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.721     4.238    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.021 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.021    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/contador_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.363ns (55.027%)  route 3.566ns (44.973%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  U2/contador_inst/counter_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U2/contador_inst/counter_reg[0]/Q
                         net (fo=19, routed)          0.906     1.362    U2/contador_inst/counter_reg[0]_0
    SLICE_X0Y79          LUT3 (Prop_lut3_I0_O)        0.152     1.514 r  U2/contador_inst/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.660     4.174    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755     7.930 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.930    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_R/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_R/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_R/sreg_reg[1]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_EDGEDTCTR_R/sreg_reg[1]/Q
                         net (fo=2, routed)           0.131     0.259    U1/u_EDGEDTCTR_R/sreg[1]
    SLICE_X3Y77          FDRE                                         r  U1/u_EDGEDTCTR_R/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_L/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_L/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_L/sreg_reg[1]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_EDGEDTCTR_L/sreg_reg[1]/Q
                         net (fo=2, routed)           0.134     0.262    U1/u_EDGEDTCTR_L/sreg[1]
    SLICE_X3Y76          FDRE                                         r  U1/u_EDGEDTCTR_L/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_L/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_L/sreg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_L/sreg_reg[2]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/u_EDGEDTCTR_L/sreg_reg[2]/Q
                         net (fo=2, routed)           0.134     0.262    U1/u_EDGEDTCTR_L/sreg[2]
    SLICE_X3Y76          FDRE                                         r  U1/u_EDGEDTCTR_L/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_L/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_L/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.116%)  route 0.125ns (45.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_L/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/u_EDGEDTCTR_L/sreg_reg[0]/Q
                         net (fo=2, routed)           0.125     0.273    U1/u_EDGEDTCTR_L/sreg[0]
    SLICE_X3Y76          FDRE                                         r  U1/u_EDGEDTCTR_L/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.UMS_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.UMS_reg[3]/C
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.UMS_reg[3]/Q
                         net (fo=12, routed)          0.088     0.229    U1/u_TIME_ADDER/UMS[3]
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.274 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U1/u_TIME_ADDER/IO_BCD_tristate_oe[1]_i_1_n_0
    SLICE_X2Y74          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_TIME_ADDER/main.DH_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.824%)  route 0.088ns (32.176%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE                         0.000     0.000 r  U1/u_TIME_ADDER/main.DH_reg[1]/C
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_TIME_ADDER/main.DH_reg[1]/Q
                         net (fo=10, routed)          0.088     0.229    U1/u_TIME_ADDER/main.DH_reg[3]_0[1]
    SLICE_X8Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.274 r  U1/u_TIME_ADDER/IO_BCD_tristate_oe[29]_i_1/O
                         net (fo=1, routed)           0.000     0.274    U1/u_TIME_ADDER/IO_BCD_tristate_oe[29]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  U1/u_TIME_ADDER/IO_BCD_tristate_oe_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_EDGEDTCTR_R/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_EDGEDTCTR_R/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.148ns (52.132%)  route 0.136ns (47.868%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  U1/u_EDGEDTCTR_R/sreg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/u_EDGEDTCTR_R/sreg_reg[0]/Q
                         net (fo=2, routed)           0.136     0.284    U1/u_EDGEDTCTR_R/sreg[0]
    SLICE_X3Y77          FDRE                                         r  U1/u_EDGEDTCTR_R/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_START/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_START/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.141ns (47.641%)  route 0.155ns (52.359%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_START/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_START/sreg_reg[0]/Q
                         net (fo=1, routed)           0.155     0.296    U1/u_SYNCHRNZR_START/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  U1/u_SYNCHRNZR_START/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_D/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_D/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_D/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_D/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    U1/u_SYNCHRNZR_D/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  U1/u_SYNCHRNZR_D/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/u_SYNCHRNZR_L/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/u_SYNCHRNZR_L/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  U1/u_SYNCHRNZR_L/sreg_reg[0]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/u_SYNCHRNZR_L/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    U1/u_SYNCHRNZR_L/sreg_reg_n_0_[0]
    SLICE_X2Y76          SRL16E                                       r  U1/u_SYNCHRNZR_L/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------





