# system info soc_system on 2020.12.13.13:18:51
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1607861901
#
#
# Files generated for soc_system on 2020.12.13.13:18:51
files:
filepath,kind,attributes,module,is_top
simulation/soc_system.v,VERILOG,,soc_system,true
simulation/submodules/interrupt_latency_counter.v,VERILOG,,interrupt_latency_counter,false
simulation/submodules/irq_detector.v,VERILOG,,interrupt_latency_counter,false
simulation/submodules/state_machine_counter.v,VERILOG,,interrupt_latency_counter,false
simulation/submodules/soc_system_f2sdram_only_master.v,VERILOG,,soc_system_f2sdram_only_master,false
simulation/submodules/soc_system_hps_0.v,VERILOG,,soc_system_hps_0,false
simulation/submodules/soc_system_jtag_uart.v,VERILOG,,soc_system_jtag_uart,false
simulation/submodules/altera_avalon_mm_bridge.v,VERILOG,,altera_avalon_mm_bridge,false
simulation/submodules/soc_system_sysid_qsys.v,VERILOG,,soc_system_sysid_qsys,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
soc_system.ILC,interrupt_latency_counter
soc_system.f2sdram_only_master,soc_system_f2sdram_only_master
soc_system.f2sdram_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system.f2sdram_only_master.timing_adt,soc_system_f2sdram_only_master_timing_adt
soc_system.f2sdram_only_master.fifo,altera_avalon_sc_fifo
soc_system.f2sdram_only_master.b2p,altera_avalon_st_bytes_to_packets
soc_system.f2sdram_only_master.p2b,altera_avalon_st_packets_to_bytes
soc_system.f2sdram_only_master.transacto,altera_avalon_packets_to_master
soc_system.f2sdram_only_master.b2p_adapter,soc_system_f2sdram_only_master_b2p_adapter
soc_system.f2sdram_only_master.p2b_adapter,soc_system_f2sdram_only_master_p2b_adapter
soc_system.f2sdram_only_master.rst_controller,altera_reset_controller
soc_system.fpga_only_master,soc_system_f2sdram_only_master
soc_system.fpga_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system.fpga_only_master.timing_adt,soc_system_f2sdram_only_master_timing_adt
soc_system.fpga_only_master.fifo,altera_avalon_sc_fifo
soc_system.fpga_only_master.b2p,altera_avalon_st_bytes_to_packets
soc_system.fpga_only_master.p2b,altera_avalon_st_packets_to_bytes
soc_system.fpga_only_master.transacto,altera_avalon_packets_to_master
soc_system.fpga_only_master.b2p_adapter,soc_system_f2sdram_only_master_b2p_adapter
soc_system.fpga_only_master.p2b_adapter,soc_system_f2sdram_only_master_p2b_adapter
soc_system.fpga_only_master.rst_controller,altera_reset_controller
soc_system.hps_only_master,soc_system_f2sdram_only_master
soc_system.hps_only_master.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
soc_system.hps_only_master.timing_adt,soc_system_f2sdram_only_master_timing_adt
soc_system.hps_only_master.fifo,altera_avalon_sc_fifo
soc_system.hps_only_master.b2p,altera_avalon_st_bytes_to_packets
soc_system.hps_only_master.p2b,altera_avalon_st_packets_to_bytes
soc_system.hps_only_master.transacto,altera_avalon_packets_to_master
soc_system.hps_only_master.b2p_adapter,soc_system_f2sdram_only_master_b2p_adapter
soc_system.hps_only_master.p2b_adapter,soc_system_f2sdram_only_master_p2b_adapter
soc_system.hps_only_master.rst_controller,altera_reset_controller
soc_system.hps_0,soc_system_hps_0
soc_system.hps_0.fpga_interfaces,soc_system_hps_0_fpga_interfaces
soc_system.hps_0.hps_io,soc_system_hps_0_hps_io
soc_system.jtag_uart,soc_system_jtag_uart
soc_system.mm_bridge_0,altera_avalon_mm_bridge
soc_system.sysid_qsys,soc_system_sysid_qsys
soc_system.test_mem_0,soc_system_test_mem_0
soc_system.mm_interconnect_0,soc_system_mm_interconnect_0
soc_system.mm_interconnect_1,soc_system_mm_interconnect_1
soc_system.mm_interconnect_2,soc_system_mm_interconnect_2
soc_system.mm_interconnect_3,soc_system_mm_interconnect_3
soc_system.irq_mapper,soc_system_irq_mapper
soc_system.irq_mapper_001,soc_system_irq_mapper_001
soc_system.irq_mapper_002,soc_system_irq_mapper_002
soc_system.rst_controller,altera_reset_controller
soc_system.rst_controller_001,altera_reset_controller
