Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Nov 27 07:50:41 2018
| Host         : TORNADO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOPMODULE_control_sets_placed.rpt
| Design       : TOPMODULE
| Device       : xc7z020
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              21 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              18 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------+-----------------------------------------+------------------+----------------+
|    Clock Signal   |                Enable Signal                |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------------+-----------------------------------------+------------------+----------------+
|  TCK_LA_OBUF_BUFG | test_access_port/SHIFTIR                    |                                         |                1 |              1 |
|  TCK_LA_OBUF_BUFG | test_access_port/SHIFTDR                    |                                         |                1 |              1 |
|  TCK_LA_OBUF_BUFG | instruction_register/IDCODE_SELECT          |                                         |                2 |              2 |
|  TCK_LA_OBUF_BUFG | test_access_port/TDO_reg                    |                                         |                1 |              2 |
|  TCK_LA_OBUF_BUFG | instruction_register/E[0]                   |                                         |                1 |              4 |
|  TCK_LA_OBUF_BUFG | instruction_register/EXTEST_IO_reg[0][0]    |                                         |                1 |              4 |
|  TCK_LA_OBUF_BUFG | test_access_port/UPDATEIR                   | test_access_port/TLR                    |                1 |              4 |
|  TCK_LA_OBUF_BUFG | instruction_register/IDCODE_SELECT          | instruction_register/ID_REG_COPY_reg[7] |                1 |              6 |
|  TCK_LA_OBUF_BUFG | instruction_register/BSR_reg[9][0]          | instruction_register/SS[0]              |                4 |              8 |
|  TCK_LA_OBUF_BUFG | instruction_register/USERCODE_REG_reg[7][0] |                                         |                2 |              8 |
| ~TCK_LA_OBUF_BUFG |                                             |                                         |                4 |             10 |
|  TCK_LA_OBUF_BUFG |                                             |                                         |                4 |             11 |
+-------------------+---------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 4      |                     3 |
| 6      |                     1 |
| 8      |                     2 |
| 10     |                     1 |
| 11     |                     1 |
+--------+-----------------------+


