/// Auto-generated register definitions for SDIO
/// Device: STM32F103xx
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f1::stm32f103xx::sdio {

// ============================================================================
// SDIO - Secure digital input/output
      interface
// Base Address: 0x40018000
// ============================================================================

/// SDIO Register Structure
struct SDIO_Registers {

    /// Bits 1:0 = PWRCTRL: Power supply control
          bits
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t POWER;

    /// SDI clock control register
          (SDIO_CLKCR)
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CLKCR;

    /// Bits 31:0 = : Command argument
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ARG;

    /// SDIO command register
          (SDIO_CMD)
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CMD;

    /// SDIO command register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESPCMD;

    /// Bits 31:0 = CARDSTATUS1
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESPI1;

    /// Bits 31:0 = CARDSTATUS2
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP2;

    /// Bits 31:0 = CARDSTATUS3
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP3;

    /// Bits 31:0 = CARDSTATUS4
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RESP4;

    /// Bits 31:0 = DATATIME: Data timeout
          period
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DTIMER;

    /// Bits 24:0 = DATALENGTH: Data length
          value
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DLEN;

    /// SDIO data control register
          (SDIO_DCTRL)
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DCTRL;

    /// Bits 24:0 = DATACOUNT: Data count
          value
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t DCOUNT;

    /// SDIO status register
          (SDIO_STA)
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t STA;

    /// SDIO interrupt clear register
          (SDIO_ICR)
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICR;

    /// SDIO mask register (SDIO_MASK)
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MASK;
    uint8_t RESERVED_0040[8]; ///< Reserved

    /// Bits 23:0 = FIFOCOUNT: Remaining number of
          words to be written to or read from the
          FIFO
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t FIFOCNT;
    uint8_t RESERVED_004C[52]; ///< Reserved

    /// bits 31:0 = FIFOData: Receive and transmit
          FIFO data
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t FIFO;
};

static_assert(sizeof(SDIO_Registers) >= 132, "SDIO_Registers size mismatch");

/// SDIO peripheral instance
constexpr SDIO_Registers* SDIO = 
    reinterpret_cast<SDIO_Registers*>(0x40018000);

}  // namespace alloy::hal::st::stm32f1::stm32f103xx::sdio
