-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.4
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loopback is
port (
    IN_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    IN_r_TVALID : IN STD_LOGIC;
    IN_r_TREADY : OUT STD_LOGIC;
    OUT_r_TVALID : OUT STD_LOGIC;
    OUT_r_TREADY : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC );
end;


architecture behav of Loopback is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "Loopback,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1761-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=1.450000,HLS_SYN_LAT=65537,HLS_SYN_TPT=65538,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=23,HLS_SYN_LUT=47}";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_true : BOOLEAN := true;
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_rst_n_inv : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_ap_start : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_ap_done : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_ap_continue : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_ap_idle : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_ap_ready : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_IN_r_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loopback_Loop_1_proc_U0_IN_r_TVALID : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_IN_r_TREADY : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_OUT_r_TDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal Loopback_Loop_1_proc_U0_OUT_r_TVALID : STD_LOGIC;
    signal Loopback_Loop_1_proc_U0_OUT_r_TREADY : STD_LOGIC;
    signal ap_sig_hs_continue : STD_LOGIC;
    signal ap_reg_procdone_Loopback_Loop_1_proc_U0 : STD_LOGIC := '0';
    signal ap_sig_hs_done : STD_LOGIC;
    signal ap_CS : STD_LOGIC;
    signal ap_sig_top_allready : STD_LOGIC;

    component Loopback_Loop_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        IN_r_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        IN_r_TVALID : IN STD_LOGIC;
        IN_r_TREADY : OUT STD_LOGIC;
        OUT_r_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        OUT_r_TVALID : OUT STD_LOGIC;
        OUT_r_TREADY : IN STD_LOGIC );
    end component;



begin
    Loopback_Loop_1_proc_U0 : component Loopback_Loop_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loopback_Loop_1_proc_U0_ap_start,
        ap_done => Loopback_Loop_1_proc_U0_ap_done,
        ap_continue => Loopback_Loop_1_proc_U0_ap_continue,
        ap_idle => Loopback_Loop_1_proc_U0_ap_idle,
        ap_ready => Loopback_Loop_1_proc_U0_ap_ready,
        IN_r_TDATA => Loopback_Loop_1_proc_U0_IN_r_TDATA,
        IN_r_TVALID => Loopback_Loop_1_proc_U0_IN_r_TVALID,
        IN_r_TREADY => Loopback_Loop_1_proc_U0_IN_r_TREADY,
        OUT_r_TDATA => Loopback_Loop_1_proc_U0_OUT_r_TDATA,
        OUT_r_TVALID => Loopback_Loop_1_proc_U0_OUT_r_TVALID,
        OUT_r_TREADY => Loopback_Loop_1_proc_U0_OUT_r_TREADY);





    -- ap_reg_procdone_Loopback_Loop_1_proc_U0 assign process. --
    ap_reg_procdone_Loopback_Loop_1_proc_U0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_procdone_Loopback_Loop_1_proc_U0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_hs_done)) then 
                    ap_reg_procdone_Loopback_Loop_1_proc_U0 <= ap_const_logic_0;
                elsif ((Loopback_Loop_1_proc_U0_ap_done = ap_const_logic_1)) then 
                    ap_reg_procdone_Loopback_Loop_1_proc_U0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_CS assign process. --
    ap_CS_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_CS <= ap_const_logic_0;
        end if;
    end process;
    IN_r_TREADY <= Loopback_Loop_1_proc_U0_IN_r_TREADY;
    Loopback_Loop_1_proc_U0_IN_r_TDATA <= IN_r_TDATA;
    Loopback_Loop_1_proc_U0_IN_r_TVALID <= IN_r_TVALID;
    Loopback_Loop_1_proc_U0_OUT_r_TREADY <= OUT_r_TREADY;
    Loopback_Loop_1_proc_U0_ap_continue <= ap_sig_hs_continue;
    Loopback_Loop_1_proc_U0_ap_start <= ap_start;
    OUT_r_TDATA <= Loopback_Loop_1_proc_U0_OUT_r_TDATA;
    OUT_r_TVALID <= Loopback_Loop_1_proc_U0_OUT_r_TVALID;
    ap_done <= ap_sig_hs_done;

    -- ap_idle assign process. --
    ap_idle_assign_proc : process(Loopback_Loop_1_proc_U0_ap_idle)
    begin
        if ((Loopback_Loop_1_proc_U0_ap_idle = ap_const_logic_1)) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= ap_sig_top_allready;

    -- ap_rst_n_inv assign process. --
    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sig_hs_continue <= ap_const_logic_1;

    -- ap_sig_hs_done assign process. --
    ap_sig_hs_done_assign_proc : process(Loopback_Loop_1_proc_U0_ap_done)
    begin
        if ((Loopback_Loop_1_proc_U0_ap_done = ap_const_logic_1)) then 
            ap_sig_hs_done <= ap_const_logic_1;
        else 
            ap_sig_hs_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_sig_top_allready <= Loopback_Loop_1_proc_U0_ap_ready;
end behav;
