{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620042451406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620042451407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 16:17:28 2021 " "Processing started: Mon May 03 16:17:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620042451407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620042451407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_monitoring -c clock_monitoring " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620042451407 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620042452290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_monitoring.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_monitoring.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_monitoring " "Found entity 1: clock_monitoring" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620042452421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620042452421 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_monitoring " "Elaborating entity \"clock_monitoring\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620042452479 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "setPeriod clock_monitoring.v(4) " "Verilog HDL Always Construct warning at clock_monitoring.v(4): inferring latch(es) for variable \"setPeriod\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1620042452485 "|clock_monitoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_ex clock_monitoring.v(15) " "Verilog HDL Always Construct warning at clock_monitoring.v(15): variable \"clk_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620042452487 "|clock_monitoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "previous clock_monitoring.v(16) " "Verilog HDL Always Construct warning at clock_monitoring.v(16): variable \"previous\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620042452487 "|clock_monitoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_ex clock_monitoring.v(16) " "Verilog HDL Always Construct warning at clock_monitoring.v(16): variable \"clk_ex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620042452488 "|clock_monitoring"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "transition clock_monitoring.v(17) " "Verilog HDL Always Construct warning at clock_monitoring.v(17): variable \"transition\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1620042452488 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(17) " "Verilog HDL assignment warning at clock_monitoring.v(17): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620042452488 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_monitoring.v(21) " "Verilog HDL assignment warning at clock_monitoring.v(21): truncated value with size 32 to match size of target (1)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620042452488 "|clock_monitoring"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clock_monitoring.v(26) " "Verilog HDL assignment warning at clock_monitoring.v(26): truncated value with size 32 to match size of target (16)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620042452488 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[0\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[0\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452489 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[1\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[1\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452489 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[2\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[2\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[3\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[3\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[4\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[4\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[5\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[5\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[6\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[6\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "setPeriod\[7\] clock_monitoring.v(4) " "Inferred latch for \"setPeriod\[7\]\" at clock_monitoring.v(4)" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1620042452490 "|clock_monitoring"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[0\]\$latch " "Latch setPeriod\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453189 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[1\]\$latch " "Latch setPeriod\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453189 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[2\]\$latch " "Latch setPeriod\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453189 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453189 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[3\]\$latch " "Latch setPeriod\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453190 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[4\]\$latch " "Latch setPeriod\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453190 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[5\]\$latch " "Latch setPeriod\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453190 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[6\]\$latch " "Latch setPeriod\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453190 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453190 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "setPeriod\[7\]\$latch " "Latch setPeriod\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LessThan0~synth " "Ports D and ENA on the latch are fed by the same signal LessThan0~synth" {  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1620042453191 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1620042453191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620042453380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620042453813 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620042453813 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620042454063 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620042454063 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620042454063 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620042454063 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620042454092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 16:17:34 2021 " "Processing ended: Mon May 03 16:17:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620042454092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620042454092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620042454092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620042454092 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620042458045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620042458045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 16:17:35 2021 " "Processing started: Mon May 03 16:17:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620042458045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1620042458045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1620042458046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1620042458220 ""}
{ "Info" "0" "" "Project  = clock_monitoring" {  } {  } 0 0 "Project  = clock_monitoring" 0 0 "Fitter" 0 0 1620042458223 ""}
{ "Info" "0" "" "Revision = clock_monitoring" {  } {  } 0 0 "Revision = clock_monitoring" 0 0 "Fitter" 0 0 1620042458223 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1620042458735 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "clock_monitoring EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design clock_monitoring" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1620042458855 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620042458902 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1620042458902 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1620042459322 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1620042459347 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620042459869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620042459869 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1620042459869 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1620042459869 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620042459880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620042459880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620042459880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620042459880 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1620042459880 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1620042459880 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1620042459882 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fail " "Pin Fail not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Fail } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Fail } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[0\] " "Pin setPeriod\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[0] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[1\] " "Pin setPeriod\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[1] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[2\] " "Pin setPeriod\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[2] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[3\] " "Pin setPeriod\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[3] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[4\] " "Pin setPeriod\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[4] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[5\] " "Pin setPeriod\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[5] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[6\] " "Pin setPeriod\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[6] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "setPeriod\[7\] " "Pin setPeriod\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { setPeriod[7] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[7\] " "Pin FRO_min\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[7] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[6\] " "Pin FRO_min\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[6] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[5\] " "Pin FRO_min\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[5] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[4\] " "Pin FRO_min\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[4] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[3\] " "Pin FRO_min\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[3] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[2\] " "Pin FRO_min\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[2] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[1\] " "Pin FRO_min\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[1] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FRO_min\[0\] " "Pin FRO_min\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FRO_min[0] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FRO_min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_ex " "Pin clk_ex not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_ex } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_ex } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[0\] " "Pin PSI_max\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[0] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[0\] " "Pin PSI_set\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[0] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[7\] " "Pin PSI_max\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[7] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[7\] " "Pin PSI_set\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[7] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[6\] " "Pin PSI_max\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[6] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[6\] " "Pin PSI_set\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[6] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[5\] " "Pin PSI_max\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[5] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[5\] " "Pin PSI_set\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[5] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[4\] " "Pin PSI_max\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[4] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[4\] " "Pin PSI_set\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[4] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[3\] " "Pin PSI_max\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[3] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[3\] " "Pin PSI_set\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[3] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[2\] " "Pin PSI_max\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[2] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[2\] " "Pin PSI_set\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[2] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_max\[1\] " "Pin PSI_max\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_max[1] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_max[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_set\[1\] " "Pin PSI_set\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_set[1] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_set[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[7\] " "Pin PSI_min\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[7] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[6\] " "Pin PSI_min\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[6] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[5\] " "Pin PSI_min\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[5] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[4\] " "Pin PSI_min\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[4] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[3\] " "Pin PSI_min\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[3] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[2\] " "Pin PSI_min\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[2] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[1\] " "Pin PSI_min\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[1] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PSI_min\[0\] " "Pin PSI_min\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PSI_min[0] } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PSI_min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk50 " "Pin clk50 not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1620042460224 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1620042460224 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1620042460572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_monitoring.sdc " "Synopsys Design Constraints File file not found: 'clock_monitoring.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1620042460574 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1620042460575 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1620042460577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1620042460578 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1620042460579 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620042460594 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 1 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620042460594 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "setPeriod\[7\]~2  " "Automatically promoted node setPeriod\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1620042460595 ""}  } { { "clock_monitoring.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/clock_monitoring.v" 4 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { setPeriod[7]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1620042460595 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1620042460946 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620042460946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1620042460947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620042460947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1620042460948 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1620042460949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1620042460949 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1620042460949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1620042460959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1620042460959 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1620042460959 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 33 9 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 33 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1620042460963 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1620042460963 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1620042460963 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1620042460964 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1620042460964 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1620042460964 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620042460989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1620042462123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620042462194 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1620042462204 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1620042462882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620042462882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1620042463180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1620042463751 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1620042463751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620042464549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1620042464551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1620042464551 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1620042464561 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620042464651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620042464854 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1620042464922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1620042465046 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1620042465672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/output_files/clock_monitoring.fit.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/output_files/clock_monitoring.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1620042466179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620042466596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 16:17:46 2021 " "Processing ended: Mon May 03 16:17:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620042466596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620042466596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620042466596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1620042466596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1620042471425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620042471426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 16:17:47 2021 " "Processing started: Mon May 03 16:17:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620042471426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1620042471426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1620042471426 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1620042472516 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1620042472543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4541 " "Peak virtual memory: 4541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620042472975 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 16:17:52 2021 " "Processing ended: Mon May 03 16:17:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620042472975 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620042472975 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620042472975 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1620042472975 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1620042474170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1620042477651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620042477651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 16:17:54 2021 " "Processing started: Mon May 03 16:17:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620042477651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620042477651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock_monitoring -c clock_monitoring " "Command: quartus_sta clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620042477651 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1620042477792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620042478271 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1620042478321 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1620042478321 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1620042478468 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock_monitoring.sdc " "Synopsys Design Constraints File file not found: 'clock_monitoring.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1620042478556 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1620042478556 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_ex clk_ex " "create_clock -period 1.000 -name clk_ex clk_ex" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478557 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PSI_max\[0\] PSI_max\[0\] " "create_clock -period 1.000 -name PSI_max\[0\] PSI_max\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478557 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478557 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1620042478656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478656 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1620042478657 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1620042478674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1620042478694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1620042478694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.688 " "Worst-case setup slack is -1.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.688        -1.688 clk_ex  " "   -1.688        -1.688 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931       -11.121 clk50  " "   -0.931       -11.121 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.693 PSI_max\[0\]  " "   -0.223        -0.693 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042478697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.582 " "Worst-case hold slack is -1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582       -10.511 PSI_max\[0\]  " "   -1.582       -10.511 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478         0.000 clk50  " "    0.478         0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.287         0.000 clk_ex  " "    1.287         0.000 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042478710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042478714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042478722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 clk50  " "   -3.000       -19.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 clk_ex  " "   -3.000        -4.000 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 PSI_max\[0\]  " "   -3.000        -3.000 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042478731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1620042478881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1620042478916 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1620042479354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1620042479411 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1620042479411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.318 " "Worst-case setup slack is -1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.318        -1.318 clk_ex  " "   -1.318        -1.318 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.708        -7.973 clk50  " "   -0.708        -7.973 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161        -0.430 PSI_max\[0\]  " "   -0.161        -0.430 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.412 " "Worst-case hold slack is -1.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.412        -9.143 PSI_max\[0\]  " "   -1.412        -9.143 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 clk50  " "    0.423         0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 clk_ex  " "    1.127         0.000 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042479446 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042479452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -19.000 clk50  " "   -3.000       -19.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.000 clk_ex  " "   -3.000        -4.000 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 PSI_max\[0\]  " "   -3.000        -3.000 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479463 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1620042479562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1620042479698 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1620042479698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.567 " "Worst-case setup slack is -0.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.567        -0.567 clk_ex  " "   -0.567        -0.567 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103        -0.404 clk50  " "   -0.103        -0.404 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097        -0.272 PSI_max\[0\]  " "   -0.097        -0.272 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.982 " "Worst-case hold slack is -0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982        -6.777 PSI_max\[0\]  " "   -0.982        -6.777 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.253         0.000 clk50  " "    0.253         0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724         0.000 clk_ex  " "    0.724         0.000 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479714 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042479724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1620042479732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -20.178 clk50  " "   -3.000       -20.178 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -5.223 PSI_max\[0\]  " "   -3.000        -5.223 PSI_max\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -4.090 clk_ex  " "   -3.000        -4.090 clk_ex " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1620042479739 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620042480203 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1620042480203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620042480315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 16:18:00 2021 " "Processing ended: Mon May 03 16:18:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620042480315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620042480315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620042480315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620042480315 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620042483890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620042483890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 16:18:01 2021 " "Processing started: Mon May 03 16:18:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620042483890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620042483890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock_monitoring -c clock_monitoring" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620042483890 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_6_1200mv_85c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_6_1200mv_85c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_6_1200mv_0c_slow.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_6_1200mv_0c_slow.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484746 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_min_1200mv_0c_fast.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_min_1200mv_0c_fast.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484802 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring.vo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring.vo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484853 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_6_1200mv_85c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_6_1200mv_0c_v_slow.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484939 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_min_1200mv_0c_v_fast.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042484981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_monitoring_v.sdo C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/ simulation " "Generated file clock_monitoring_v.sdo in folder \"C:/Users/SM2A/Documents/ModelSim Projects/lab2_Q/clock monitoring/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1620042485021 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620042485103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 16:18:05 2021 " "Processing ended: Mon May 03 16:18:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620042485103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620042485103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620042485103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620042485103 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620042485792 ""}
