$date
	Fri Sep 18 12:24:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#1
0!
0$
0#
0"
#2
1$
#3
0$
1#
#4
1$
#5
1!
0$
0#
1"
#6
1$
#7
0$
1#
#8
x!
1$
#1000
