INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:14:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.940ns  (required time - arrival time)
  Source:                 buffer25/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            mulf1/operator/SignificandMultiplication/bh7_w34_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 2.947ns (48.405%)  route 3.141ns (51.595%))
  Logic Levels:           8  (DSP48E1=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3112, unset)         0.508     0.508    buffer25/clk
    SLICE_X44Y104        FDRE                                         r  buffer25/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer25/outputValid_reg/Q
                         net (fo=10, routed)          0.444     1.206    buffer41/control/buffer25_outs_valid
    SLICE_X44Y103        LUT5 (Prop_lut5_I3_O)        0.043     1.249 f  buffer41/control/stq_tail_q[2]_i_4/O
                         net (fo=5, routed)           0.297     1.546    control_merge2/tehb/control/fullReg_i_2__3_0
    SLICE_X45Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.589 f  control_merge2/tehb/control/fullReg_i_6__3/O
                         net (fo=6, routed)           0.247     1.836    control_merge2/fork_valid/generateBlocks[1].regblock/control_merge2_index
    SLICE_X45Y101        LUT4 (Prop_lut4_I3_O)        0.043     1.879 r  control_merge2/fork_valid/generateBlocks[1].regblock/fullReg_i_2__3/O
                         net (fo=74, routed)          0.342     2.221    control_merge2/fork_valid/generateBlocks[1].regblock/transmitValue_reg_0
    SLICE_X45Y100        LUT6 (Prop_lut6_I0_O)        0.043     2.264 f  control_merge2/fork_valid/generateBlocks[1].regblock/Memory[0][26]_i_1/O
                         net (fo=6, routed)           0.214     2.478    buffer29/fifo/buffer24_outs[26]
    SLICE_X45Y100        LUT5 (Prop_lut5_I3_O)        0.043     2.521 r  buffer29/fifo/g0_b0__25_i_7/O
                         net (fo=3, routed)           0.424     2.945    buffer29/fifo/g0_b0__25_i_7_n_0
    SLICE_X46Y101        LUT6 (Prop_lut6_I1_O)        0.043     2.988 r  buffer29/fifo/g0_b0__46__1_i_1/O
                         net (fo=23, routed)          0.333     3.320    buffer29/fifo/mulf1/ieee2nfloat_1/sfracX1__0
    SLICE_X45Y96         LUT6 (Prop_lut6_I2_O)        0.043     3.363 r  buffer29/fifo/g0_b2__44_i_2/O
                         net (fo=13, routed)          0.321     3.685    mulf1/operator/SignificandMultiplication/tile_0_mult/ip_rhs[1]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[1]_P[34])
                                                      2.392     6.077 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[34]
                         net (fo=1, routed)           0.519     6.596    mulf1/operator/SignificandMultiplication/bh7_w34_0_c0
    SLICE_X44Y99         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w34_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=3112, unset)         0.483     3.683    mulf1/operator/SignificandMultiplication/clk
    SLICE_X44Y99         FDRE                                         r  mulf1/operator/SignificandMultiplication/bh7_w34_0_c1_reg/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)        0.009     3.656    mulf1/operator/SignificandMultiplication/bh7_w34_0_c1_reg
  -------------------------------------------------------------------
                         required time                          3.656    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                 -2.940    




