/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 71f0600f49f5babb966266e6f83cded2b4280f27 % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_psss_0.7v_0c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 psss_0_7 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 0 ;
   nom_voltage : 0.7;

   voltage_map(vccd_1p0, 0.7);
   voltage_map(vccdgt_1p0, 0.7);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 0 ;
     voltage : 0.7 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 15,  50, 100, 150, 200, 350");
      index_2 (" 10,  25,  70, 100, 150, 200");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :  1077.548;
         min_pulse_width_low  :  1077.548;
         min_period           :  2155.095;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "470, 461, 436, 421, 398, 379", \
                     "489, 480, 455, 440, 417, 398", \
                     "514, 505, 480, 465, 442, 423", \
                     "537, 528, 503, 488, 465, 446", \
                     "557, 548, 523, 508, 486, 466", \
                     "603, 594, 570, 554, 532, 512");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "438, 429, 404, 388, 366, 347", \
                     "458, 449, 424, 409, 387, 367", \
                     "486, 477, 452, 437, 414, 395", \
                     "510, 501, 476, 461, 439, 419", \
                     "532, 523, 498, 483, 460, 441", \
                     "580, 571, 546, 531, 508, 489");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "588, 596, 621, 637, 659, 679", \
                     "575, 584, 608, 624, 646, 666", \
                     "558, 567, 592, 607, 630, 649", \
                     "545, 553, 578, 594, 616, 635", \
                     "533, 542, 567, 582, 605, 624", \
                     "515, 524, 549, 564, 587, 606");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "586, 595, 620, 635, 657, 677", \
                     "572, 581, 606, 621, 644, 663", \
                     "555, 564, 589, 604, 627, 646", \
                     "540, 548, 573, 589, 611, 630", \
                     "526, 535, 560, 575, 598, 617", \
                     "498, 507, 531, 547, 569, 589");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "169, 160, 135, 120,  97,  78", \
                     "189, 180, 155, 140, 117,  98", \
                     "214, 205, 180, 165, 143, 123", \
                     "238, 229, 204, 189, 166, 147", \
                     "259, 250, 225, 210, 187, 168", \
                     "307, 298, 273, 258, 235, 216");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "194, 185, 160, 145, 122, 103", \
                     "214, 205, 180, 165, 143, 123", \
                     "241, 232, 207, 192, 169, 150", \
                     "265, 256, 231, 216, 193, 174", \
                     "286, 277, 252, 237, 214, 195", \
                     "333, 324, 299, 284, 262, 242");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "153, 162, 187, 202, 225, 244", \
                     "140, 149, 174, 189, 211, 231", \
                     "123, 132, 157, 172, 195, 214", \
                     "109, 118, 143, 158, 181, 200", \
                     " 98, 107, 132, 147, 169, 189", \
                     " 79,  88, 113, 128, 150, 170");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "151, 160, 185, 200, 223, 242", \
                     "137, 146, 171, 186, 209, 228", \
                     "119, 128, 153, 168, 191, 210", \
                     "103, 112, 137, 152, 175, 194", \
                     " 89,  98, 123, 138, 161, 180", \
                     " 62,  71,  96, 111, 134, 153");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "1447, 1460, 1485, 1501, 1541, 1608", \
                     "1458, 1471, 1496, 1512, 1552, 1619", \
                     "1488, 1502, 1527, 1543, 1582, 1650", \
                     "1507, 1520, 1546, 1561, 1601, 1668", \
                     "1535, 1548, 1573, 1589, 1629, 1696", \
                     "1558, 1572, 1597, 1613, 1653, 1720");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307", \
                     " 11,  24,  53,  73, 135, 307");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "719, 733, 757, 771, 801, 819", \
                     "730, 744, 768, 782, 812, 830", \
                     "761, 774, 799, 813, 843, 861", \
                     "779, 793, 817, 832, 861, 879", \
                     "807, 821, 845, 859, 889, 907", \
                     "831, 844, 869, 883, 913, 931");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212", \
                     " 12,  23,  45,  60, 103, 212");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "7192, 7224, 7285, 7325, 7425, 7616", \
                     "7222, 7254, 7316, 7355, 7456, 7646", \
                     "7261, 7293, 7354, 7394, 7495, 7685", \
                     "7294, 7326, 7388, 7427, 7529, 7719", \
                     "7322, 7355, 7416, 7456, 7557, 7748", \
                     "7376, 7408, 7470, 7509, 7611, 7802");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 30,  60, 122, 165, 292, 622", \
                     " 30,  60, 122, 165, 292, 622", \
                     " 30,  60, 122, 165, 292, 622", \
                     " 30,  60, 122, 165, 292, 622", \
                     " 30,  60, 122, 165, 292, 622", \
                     " 30,  60, 122, 165, 292, 622");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "6575, 6605, 6660, 6694, 6775, 6895", \
                     "6607, 6637, 6693, 6727, 6808, 6929", \
                     "6649, 6679, 6735, 6769, 6851, 6974", \
                     "6686, 6716, 6772, 6807, 6890, 7013", \
                     "6719, 6749, 6805, 6840, 6923, 7048", \
                     "6786, 6816, 6874, 6909, 6994, 7123");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " -6,  27,  90, 130, 229, 406", \
                     " -6,  27,  90, 130, 229, 406", \
                     " -6,  27,  90, 130, 229, 406", \
                     " -6,  27,  90, 130, 229, 406", \
                     " -6,  27,  90, 130, 229, 406", \
                     " -6,  27,  90, 130, 229, 406");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


