<stg><name>kalman_filter_Pipeline_VITIS_LOOP_66_3</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i7 0, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc73:0 %i = load i7 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc73:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc73:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc73:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc73:4 %br_ln66 = br i1 %tmp, void %for.inc73.split, void %VITIS_LOOP_73_4.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="7">
<![CDATA[
for.inc73.split:1 %trunc_ln68 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="6" op_2_bw="12">
<![CDATA[
for.inc73.split:2 %shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %trunc_ln68, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="7">
<![CDATA[
for.inc73.split:3 %trunc_ln68_1 = trunc i7 %i

]]></Node>
<StgValue><ssdm name="trunc_ln68_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="6" op_2_bw="8">
<![CDATA[
for.inc73.split:5 %shl_ln68_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %trunc_ln68, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln68_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="14">
<![CDATA[
for.inc73.split:6 %zext_ln68 = zext i14 %shl_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:7 %in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="in_local_V_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc73.split:8 %lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
for.inc73.split:9 %zext_ln68_1 = zext i4 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="14">
<![CDATA[
for.inc73.split:11 %in_local_V_load = load i14 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="in_local_V_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:13 %p_arr_1_V_addr = getelementptr i19 %p_arr_1_V, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="p_arr_1_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
for.inc73.split:14 %store_ln69 = store i19 32, i4 %p_arr_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc73.split:18 %tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %i, i32 5

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc73.split:19 %br_ln70 = br i1 %tmp_209, void %arrayidx72.case.0, void %arrayidx72.case.1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx72.exit:0 %or_ln68 = or i18 %shl_ln, i18 4096

]]></Node>
<StgValue><ssdm name="or_ln68"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayidx72.exit:2 %or_ln68_1 = or i14 %shl_ln68_1, i14 256

]]></Node>
<StgValue><ssdm name="or_ln68_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="14">
<![CDATA[
arrayidx72.exit:3 %zext_ln68_2 = zext i14 %or_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.exit:4 %in_local_V_addr_1 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="in_local_V_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.exit:6 %in_local_V_load_1 = load i14 %in_local_V_addr_1

]]></Node>
<StgValue><ssdm name="in_local_V_load_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.exit:8 %p_arr_1_V_1_addr = getelementptr i19 %p_arr_1_V_1, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="p_arr_1_V_1_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.exit:9 %store_ln69 = store i19 32, i4 %p_arr_1_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx72.exit:13 %br_ln70 = br i1 %tmp_209, void %arrayidx72.1.case.0, void %arrayidx72.1.case.1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
arrayidx72.1.exit:0 %add_ln68 = add i18 %or_ln68, i18 4096

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.1.exit:8 %p_arr_1_V_2_addr = getelementptr i19 %p_arr_1_V_2, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="p_arr_1_V_2_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.1.exit:9 %store_ln69 = store i19 32, i4 %p_arr_1_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
arrayidx72.1.exit:13 %tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln68, i32 17

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx72.1.exit:14 %br_ln70 = br i1 %tmp_210, void %arrayidx72.2.case.0, void %arrayidx72.2.case.1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.2.exit:6 %p_arr_1_V_3_addr = getelementptr i19 %p_arr_1_V_3, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="p_arr_1_V_3_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.2.exit:7 %store_ln69 = store i19 32, i4 %p_arr_1_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx72.2.exit:12 %br_ln70 = br i1 %tmp_209, void %arrayidx72.3.case.0, void %arrayidx72.3.case.1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayidx72.3.exit:0 %add_ln66 = add i7 %i, i7 4

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx72.3.exit:1 %store_ln66 = store i7 %add_ln66, i7 %i_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.3.exit:2 %br_ln66 = br void %for.inc73

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0">
<![CDATA[
VITIS_LOOP_73_4.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc73.split:0 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="5" op_2_bw="12">
<![CDATA[
for.inc73.split:4 %trunc_ln6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i5.i12, i5 %trunc_ln68_1, i12 0

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:10 %u_hat_arr_V_addr = getelementptr i19 %u_hat_arr_V, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="14">
<![CDATA[
for.inc73.split:11 %in_local_V_load = load i14 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="in_local_V_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
for.inc73.split:12 %store_ln68 = store i19 %in_local_V_load, i4 %u_hat_arr_V_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="17">
<![CDATA[
for.inc73.split:15 %zext_ln70 = zext i17 %trunc_ln6

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:16 %out_local_V_addr = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="out_local_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc73.split:17 %out_local_V_1_addr = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="out_local_V_1_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.case.0:0 %store_ln70 = store i19 %in_local_V_load, i17 %out_local_V_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.case.0:1 %br_ln70 = br void %arrayidx72.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.case.1:0 %store_ln70 = store i19 %in_local_V_load, i17 %out_local_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.case.1:1 %br_ln70 = br void %arrayidx72.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx72.exit:1 %or_ln68_3 = or i17 %trunc_ln6, i17 4096

]]></Node>
<StgValue><ssdm name="or_ln68_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.exit:5 %u_hat_arr_V_1_addr = getelementptr i19 %u_hat_arr_V_1, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_1_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.exit:6 %in_local_V_load_1 = load i14 %in_local_V_addr_1

]]></Node>
<StgValue><ssdm name="in_local_V_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.exit:7 %store_ln68 = store i19 %in_local_V_load_1, i4 %u_hat_arr_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="17">
<![CDATA[
arrayidx72.exit:10 %zext_ln70_1 = zext i17 %or_ln68_3

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.exit:11 %out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="out_local_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.exit:12 %out_local_V_1_addr_1 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="out_local_V_1_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.1.case.0:0 %store_ln70 = store i19 %in_local_V_load_1, i17 %out_local_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.1.case.0:1 %br_ln70 = br void %arrayidx72.1.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.1.case.1:0 %store_ln70 = store i19 %in_local_V_load_1, i17 %out_local_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.1.case.1:1 %br_ln70 = br void %arrayidx72.1.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayidx72.1.exit:2 %add_ln68_1 = add i14 %or_ln68_1, i14 256

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="14">
<![CDATA[
arrayidx72.1.exit:3 %zext_ln68_3 = zext i14 %add_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.1.exit:4 %in_local_V_addr_64 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="in_local_V_addr_64"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.1.exit:6 %in_local_V_load_64 = load i14 %in_local_V_addr_64

]]></Node>
<StgValue><ssdm name="in_local_V_load_64"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
arrayidx72.2.exit:0 %or_ln68_2 = or i14 %shl_ln68_1, i14 768

]]></Node>
<StgValue><ssdm name="or_ln68_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="14">
<![CDATA[
arrayidx72.2.exit:1 %zext_ln68_4 = zext i14 %or_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.2.exit:2 %in_local_V_addr_65 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="in_local_V_addr_65"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.2.exit:4 %in_local_V_load_65 = load i14 %in_local_V_addr_65

]]></Node>
<StgValue><ssdm name="in_local_V_load_65"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx72.1.exit:1 %add_ln68_2 = add i17 %or_ln68_3, i17 4096

]]></Node>
<StgValue><ssdm name="add_ln68_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.1.exit:5 %u_hat_arr_V_2_addr = getelementptr i19 %u_hat_arr_V_2, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_2_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.1.exit:6 %in_local_V_load_64 = load i14 %in_local_V_addr_64

]]></Node>
<StgValue><ssdm name="in_local_V_load_64"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.1.exit:7 %store_ln68 = store i19 %in_local_V_load_64, i4 %u_hat_arr_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="17">
<![CDATA[
arrayidx72.1.exit:10 %zext_ln70_2 = zext i17 %add_ln68_2

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.1.exit:11 %out_local_V_addr_33 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="out_local_V_addr_33"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.1.exit:12 %out_local_V_1_addr_33 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="out_local_V_1_addr_33"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.2.case.0:0 %store_ln70 = store i19 %in_local_V_load_64, i17 %out_local_V_addr_33

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.2.case.0:1 %br_ln70 = br void %arrayidx72.2.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.2.case.1:0 %store_ln70 = store i19 %in_local_V_load_64, i17 %out_local_V_1_addr_33

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_210" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.2.case.1:1 %br_ln70 = br void %arrayidx72.2.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.2.exit:3 %u_hat_arr_V_3_addr = getelementptr i19 %u_hat_arr_V_3, i64 0, i64 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="u_hat_arr_V_3_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="19" op_0_bw="14">
<![CDATA[
arrayidx72.2.exit:4 %in_local_V_load_65 = load i14 %in_local_V_addr_65

]]></Node>
<StgValue><ssdm name="in_local_V_load_65"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="19" op_1_bw="4">
<![CDATA[
arrayidx72.2.exit:5 %store_ln68 = store i19 %in_local_V_load_65, i4 %u_hat_arr_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
arrayidx72.2.exit:8 %or_ln70 = or i17 %trunc_ln6, i17 12288

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="17">
<![CDATA[
arrayidx72.2.exit:9 %zext_ln70_3 = zext i17 %or_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.2.exit:10 %out_local_V_addr_34 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="out_local_V_addr_34"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx72.2.exit:11 %out_local_V_1_addr_34 = getelementptr i19 %out_local_V_1, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="out_local_V_1_addr_34"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.3.case.0:0 %store_ln70 = store i19 %in_local_V_load_65, i17 %out_local_V_addr_34

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.3.case.0:1 %br_ln70 = br void %arrayidx72.3.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="19" op_1_bw="17">
<![CDATA[
arrayidx72.3.case.1:0 %store_ln70 = store i19 %in_local_V_load_65, i17 %out_local_V_1_addr_34

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
arrayidx72.3.case.1:1 %br_ln70 = br void %arrayidx72.3.exit

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
