Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: sp_interpolator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sp_interpolator.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sp_interpolator"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : sp_interpolator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "lab2.v" in library work
Module <a_type> compiled
Module <b_type> compiled
Module <c_type> compiled
Module <sp_interpolator> compiled
No errors in compilation
Analysis of file <"sp_interpolator.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <sp_interpolator> in library <work>.

Analyzing hierarchy for module <c_type> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <sp_interpolator>.
Module <sp_interpolator> is correct for synthesis.
 
Analyzing module <c_type> in library <work>.
Module <c_type> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <done> in unit <sp_interpolator> has a constant value of 00 during circuit operation. The register is replaced by logic.

Synthesizing Unit <c_type>.
    Related source file is "lab2.v".
WARNING:Xst:646 - Signal <temp3<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp2<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <temp1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit adder for signal <temp1$add0000> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0000> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0001> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0002> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0003> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0004> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0005> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0006> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0007> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0008> created at line 46.
    Found 16-bit adder for signal <temp1$addsub0009> created at line 46.
    Found 16-bit adder for signal <temp2$add0000> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0000> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0001> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0002> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0003> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0004> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0005> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0006> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0007> created at line 48.
    Found 16-bit adder for signal <temp2$addsub0008> created at line 48.
    Found 16-bit adder for signal <temp3$add0000> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0000> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0001> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0002> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0003> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0004> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0005> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0006> created at line 50.
    Found 16-bit adder for signal <temp3$addsub0007> created at line 50.
    Summary:
	inferred  30 Adder/Subtractor(s).
Unit <c_type> synthesized.


Synthesizing Unit <sp_interpolator>.
    Related source file is "lab2.v".
WARNING:Xst:646 - Signal <out3<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <out2<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <out1<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c47> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c46> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c45> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c43> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c42> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <c41> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 8-bit latch for signal <a41>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b41>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a42>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b42>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a43>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b43>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a45>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b45>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a46>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b46>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a47>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b47>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <a48>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <b48>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 8-bit latch for signal <in1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <in8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <a44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <b44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <c44>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <d>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <h>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <n>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <e>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <i>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <p>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <f>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <j>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <g>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <k>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 8-bit latch for signal <r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <sp_interpolator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 16-bit adder                                          : 30
# Counters                                             : 1
 5-bit up counter                                      : 1
# Latches                                              : 37
 8-bit latch                                           : 37

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 30
 14-bit adder                                          : 9
 16-bit adder                                          : 21
# Counters                                             : 1
 5-bit up counter                                      : 1
# Latches                                              : 37
 8-bit latch                                           : 37

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sp_interpolator> ...

Optimizing unit <c_type> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sp_interpolator, actual ratio is 13.
FlipFlop counter_0 has been replicated 1 time(s)
FlipFlop counter_1 has been replicated 1 time(s)
FlipFlop counter_2 has been replicated 1 time(s)
Latch a44_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch a44_0 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_7 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_6 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_5 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_4 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_3 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch b44_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sp_interpolator.ngr
Top Level Output File Name         : sp_interpolator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 637

Cell Usage :
# BELS                             : 1484
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 47
#      LUT2                        : 135
#      LUT3                        : 154
#      LUT3_L                      : 1
#      LUT4                        : 672
#      MULT_AND                    : 28
#      MUXCY                       : 219
#      MUXF5                       : 8
#      XORCY                       : 218
# FlipFlops/Latches                : 320
#      FDR                         : 6
#      FDRS                        : 2
#      LD                          : 200
#      LDE_1                       : 112
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 636
#      IBUF                        : 514
#      OBUF                        : 122
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      574  out of   4656    12%  
 Number of Slice Flip Flops:            200  out of   9312     2%  
 Number of 4 input LUTs:               1010  out of   9312    10%  
 Number of IOs:                         637
 Number of bonded IOBs:                 637  out of    232   274% (*) 
    IOB Flip Flops:                     120
 Number of GCLKs:                         8  out of     24    33%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
g_not00011(g_not00011:O)           | BUFG(*)(r_0)           | 24    |
f_not00011(f_not00011:O)           | BUFG(*)(q_0)           | 24    |
e_not00011(e_not00011:O)           | BUFG(*)(p_0)           | 24    |
d_not00011(d_not0001:O)            | BUFG(*)(n_0)           | 24    |
a44_not00011(a44_not00011:O)       | BUFG(*)(c44_0)         | 40    |
in1_not00011(in1_not0001:O)        | BUFG(*)(in8_0)         | 64    |
reset                              | IBUF+BUFG              | 112   |
-----------------------------------+------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 3.380ns (Maximum Frequency: 295.849MHz)
   Minimum input arrival time before clock: 7.871ns
   Maximum output required time after clock: 4.368ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.380ns (frequency: 295.849MHz)
  Total number of paths / destination ports: 21 / 8
-------------------------------------------------------------------------
Delay:               3.380ns (Levels of Logic = 1)
  Source:            counter_0 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_0 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q           247   0.591   1.330  counter_0 (counter_0)
     INV:I->O              2   0.704   0.447  Mcount_counter_xor<0>11_INV_0 (Result<0>)
     FDRS:D                    0.308          counter_0
    ----------------------------------------
    Total                      3.380ns (1.603ns logic, 1.777ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 10
-------------------------------------------------------------------------
Offset:              4.953ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       counter_2 (FF)
  Destination Clock: clk rising

  Data Path: reset to counter_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O            6   0.704   0.669  Mcount_counter_val1 (Mcount_counter_val)
     FDR:R                     0.911          counter_1
    ----------------------------------------
    Total                      4.953ns (2.833ns logic, 2.120ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'g_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.740ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       r_0 (LATCH)
  Destination Clock: g_not00011 falling

  Data Path: reset to r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O           73   0.704   1.354  d_mux0000<0>111 (N71)
     LUT4:I1->O            1   0.704   0.000  r_mux0000<7>1 (r_mux0000<7>)
     LD:D                      0.308          r_7
    ----------------------------------------
    Total                      5.740ns (2.934ns logic, 2.806ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'f_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.740ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       q_0 (LATCH)
  Destination Clock: f_not00011 falling

  Data Path: reset to q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O           73   0.704   1.354  d_mux0000<0>111 (N71)
     LUT4:I1->O            1   0.704   0.000  q_mux0000<7>1 (q_mux0000<7>)
     LD:D                      0.308          q_7
    ----------------------------------------
    Total                      5.740ns (2.934ns logic, 2.806ns route)
                                       (51.1% logic, 48.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'e_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.696ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       p_0 (LATCH)
  Destination Clock: e_not00011 falling

  Data Path: reset to p_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O           73   0.704   1.310  d_mux0000<0>111 (N71)
     LUT4:I2->O            1   0.704   0.000  p_mux0000<7>1 (p_mux0000<7>)
     LD:D                      0.308          p_7
    ----------------------------------------
    Total                      5.696ns (2.934ns logic, 2.762ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'd_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              7.871ns (Levels of Logic = 4)
  Source:            reset (PAD)
  Destination:       n_0 (LATCH)
  Destination Clock: d_not00011 falling

  Data Path: reset to n_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.451  reset_IBUF (reset_IBUF1)
     LUT2:I0->O           73   0.704   1.450  d_mux0000<0>111 (N71)
     LUT4:I0->O           24   0.704   1.331  d_mux0000<0>11 (N66)
     LUT2:I1->O            1   0.704   0.000  n_mux0000<7>1 (n_mux0000<7>)
     LD:D                      0.308          n_7
    ----------------------------------------
    Total                      7.871ns (3.638ns logic, 4.233ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'a44_not00011'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              5.620ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       c44_0 (LATCH)
  Destination Clock: a44_not00011 falling

  Data Path: reset to c44_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            77   1.218   1.355  reset_IBUF (reset_IBUF1)
     LUT4:I1->O           24   0.704   1.331  a44_mux0000<0>11 (N68)
     LUT2:I1->O            1   0.704   0.000  c44_mux0000<7>1 (c44_mux0000<7>)
     LD:D                      0.308          c44_7
    ----------------------------------------
    Total                      5.620ns (2.934ns logic, 2.686ns route)
                                       (52.2% logic, 47.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'in1_not00011'
  Total number of paths / destination ports: 640 / 64
-------------------------------------------------------------------------
Offset:              5.544ns (Levels of Logic = 5)
  Source:            I48<0> (PAD)
  Destination:       in4_0 (LATCH)
  Destination Clock: in1_not00011 falling

  Data Path: I48<0> to in4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  I48_0_IBUF (I48_0_IBUF)
     LUT4:I0->O            1   0.704   0.000  in4_mux0000<0>46_SW01 (in4_mux0000<0>46_SW0)
     MUXF5:I1->O           1   0.321   0.424  in4_mux0000<0>46_SW0_f5 (N97)
     LUT4:I3->O            1   0.704   0.455  in4_mux0000<0>46 (in4_mux0000<0>46)
     LUT4:I2->O            1   0.704   0.000  in4_mux0000<0>121 (in4_mux0000<0>)
     LD:D                      0.308          in4_0
    ----------------------------------------
    Total                      5.544ns (3.959ns logic, 1.585ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a44_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            a44_7_1 (LATCH)
  Destination:       a44<7> (PAD)
  Source Clock:      a44_not00011 falling

  Data Path: a44_7_1 to a44<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  a44_7_1 (a44_7_1)
     OBUF:I->O                 3.272          a44_7_OBUF (a44<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'd_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            d_7 (LATCH)
  Destination:       d<7> (PAD)
  Source Clock:      d_not00011 falling

  Data Path: d_7 to d<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  d_7 (d_7)
     OBUF:I->O                 3.272          d_7_OBUF (d<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'e_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            e_7 (LATCH)
  Destination:       e<7> (PAD)
  Source Clock:      e_not00011 falling

  Data Path: e_7 to e<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  e_7 (e_7)
     OBUF:I->O                 3.272          e_7_OBUF (e<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'f_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            f_7 (LATCH)
  Destination:       f<7> (PAD)
  Source Clock:      f_not00011 falling

  Data Path: f_7 to f<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  f_7 (f_7)
     OBUF:I->O                 3.272          f_7_OBUF (f<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'g_not00011'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            g_7 (LATCH)
  Destination:       g<7> (PAD)
  Source Clock:      g_not00011 falling

  Data Path: g_7 to g<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  g_7 (g_7)
     OBUF:I->O                 3.272          g_7_OBUF (g<7>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.02 secs
 
--> 

Total memory usage is 4532044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   54 (   0 filtered)
Number of infos    :   24 (   0 filtered)

