// Seed: 908463911
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2,
    input  tri  id_3,
    input  wand id_4
);
  logic [7:0] id_6;
  wire id_7;
  assign id_6[1] = 1;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1
    , id_14,
    output supply1 id_2,
    output wire id_3,
    input uwire id_4,
    inout supply0 id_5,
    output wand id_6,
    output tri0 id_7,
    output tri0 id_8,
    input wor id_9,
    input supply0 id_10,
    output tri id_11,
    input tri id_12
);
  assign id_8 = id_10;
  module_0 modCall_1 (
      id_12,
      id_8,
      id_6,
      id_9,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
