// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _karastuba_mul_templa_3_HH_
#define _karastuba_mul_templa_3_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "karastuba_mul_templa.h"
#include "karastuba_mul_templa_4.h"
#include "CAT_I_I_I_O.h"
#include "karastuba_mul_temEe0.h"
#include "karastuba_mul_temQgW.h"
#include "karastuba_mul_temThq.h"

namespace ap_rtl {

struct karastuba_mul_templa_3 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > lhs_digits_data_V_address0;
    sc_out< sc_logic > lhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > lhs_digits_data_V_q0;
    sc_out< sc_lv<6> > rhs_digits_data_V_address0;
    sc_out< sc_logic > rhs_digits_data_V_ce0;
    sc_in< sc_lv<64> > rhs_digits_data_V_q0;
    sc_out< sc_lv<7> > res_digits_data_V_address0;
    sc_out< sc_logic > res_digits_data_V_ce0;
    sc_out< sc_logic > res_digits_data_V_we0;
    sc_out< sc_lv<64> > res_digits_data_V_d0;
    sc_in< sc_lv<64> > res_digits_data_V_q0;
    sc_out< sc_lv<7> > res_digits_data_V_address1;
    sc_out< sc_logic > res_digits_data_V_ce1;
    sc_out< sc_logic > res_digits_data_V_we1;
    sc_out< sc_lv<64> > res_digits_data_V_d1;
    sc_in< sc_lv<64> > res_digits_data_V_q1;
    sc_signal< sc_lv<2> > ap_var_for_const0;


    // Module declarations
    karastuba_mul_templa_3(sc_module_name name);
    SC_HAS_PROCESS(karastuba_mul_templa_3);

    ~karastuba_mul_templa_3();

    sc_trace_file* mVcdFile;

    karastuba_mul_temEe0* lhs0_digits_data_V_U;
    karastuba_mul_temEe0* lhs1_digits_data_V_U;
    karastuba_mul_temEe0* rhs0_digits_data_V_U;
    karastuba_mul_temEe0* rhs1_digits_data_V_U;
    karastuba_mul_temEe0* lhs0_tmp_digits_data_U;
    karastuba_mul_temEe0* lhs1_tmp_digits_data_U;
    karastuba_mul_temEe0* rhs0_tmp_digits_data_U;
    karastuba_mul_temEe0* rhs1_tmp_digits_data_U;
    karastuba_mul_temQgW* z0_digits_data_V_U;
    karastuba_mul_temQgW* z2_digits_data_V_U;
    karastuba_mul_temQgW* cross_mul_digits_dat_U;
    karastuba_mul_temThq* add2_digits_data_V_U;
    karastuba_mul_temThq* z1_digits_data_V_U;
    karastuba_mul_templa* grp_karastuba_mul_templa_fu_423;
    karastuba_mul_templa_4* grp_karastuba_mul_templa_4_fu_432;
    karastuba_mul_templa_4* grp_karastuba_mul_templa_4_fu_443;
    CAT_I_I_I_O* grp_CAT_I_I_I_O_fu_454;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<2> > p_088_0_i_reg_377;
    sc_signal< sc_lv<7> > i_0_i_reg_389;
    sc_signal< sc_lv<1> > op2_assign_reg_400;
    sc_signal< sc_lv<7> > i_0_i1_reg_412;
    sc_signal< sc_lv<64> > reg_464;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > reg_472;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<6> > i_fu_486_p2;
    sc_signal< sc_lv<6> > i_reg_767;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln255_fu_492_p1;
    sc_signal< sc_lv<64> > zext_ln255_reg_772;
    sc_signal< sc_lv<1> > icmp_ln255_fu_480_p2;
    sc_signal< sc_lv<6> > i_16_fu_503_p2;
    sc_signal< sc_lv<6> > i_16_reg_786;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln256_fu_497_p2;
    sc_signal< sc_lv<6> > i_17_fu_532_p2;
    sc_signal< sc_lv<6> > i_17_reg_799;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<64> > zext_ln257_fu_538_p1;
    sc_signal< sc_lv<64> > zext_ln257_reg_804;
    sc_signal< sc_lv<1> > icmp_ln257_fu_526_p2;
    sc_signal< sc_lv<6> > i_18_fu_549_p2;
    sc_signal< sc_lv<6> > i_18_reg_818;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > icmp_ln258_fu_543_p2;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_4_fu_432_ap_return;
    sc_signal< sc_lv<4> > z0_tmp_bits_reg_828;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_ap_done;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_ap_ready;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_ap_done;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_4_fu_443_ap_return;
    sc_signal< sc_lv<4> > z2_tmp_bits_reg_833;
    sc_signal< sc_lv<5> > zext_ln266_fu_572_p1;
    sc_signal< sc_lv<5> > zext_ln266_reg_838;
    sc_signal< sc_lv<1> > icmp_ln53_fu_576_p2;
    sc_signal< sc_lv<1> > icmp_ln53_reg_843;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln53_reg_843_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_843_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_843_pp0_iter3_reg;
    sc_signal< sc_lv<7> > i_19_fu_582_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln58_fu_588_p1;
    sc_signal< sc_lv<64> > zext_ln58_reg_852;
    sc_signal< sc_lv<64> > zext_ln58_reg_852_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln58_reg_852_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln58_reg_852_pp0_iter3_reg;
    sc_signal< sc_lv<64> > z0_digits_data_V_q0;
    sc_signal< sc_lv<64> > z0_digits_data_V_loa_reg_867;
    sc_signal< sc_lv<64> > z0_digits_data_V_loa_reg_867_pp0_iter2_reg;
    sc_signal< sc_lv<64> > z2_digits_data_V_q0;
    sc_signal< sc_lv<64> > z2_digits_data_V_loa_reg_873;
    sc_signal< sc_lv<64> > z2_digits_data_V_loa_reg_873_pp0_iter2_reg;
    sc_signal< sc_lv<65> > add_ln700_fu_600_p2;
    sc_signal< sc_lv<65> > add_ln700_reg_879;
    sc_signal< sc_lv<64> > add_ln209_fu_628_p2;
    sc_signal< sc_lv<64> > add_ln209_reg_884;
    sc_signal< sc_lv<2> > trunc_ln_reg_889;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<7> > zext_ln63_9_fu_669_p1;
    sc_signal< sc_lv<7> > zext_ln63_9_reg_894;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > exitcond_i_fu_673_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_899;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_i_reg_899_pp1_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_899_pp1_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_i_reg_899_pp1_iter3_reg;
    sc_signal< sc_lv<7> > i_20_fu_679_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<64> > zext_ln80_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln80_reg_908;
    sc_signal< sc_lv<64> > zext_ln80_reg_908_pp1_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln80_reg_908_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln80_reg_908_pp1_iter3_reg;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_q0;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_6_reg_923;
    sc_signal< sc_lv<64> > add2_digits_data_V_q0;
    sc_signal< sc_lv<64> > add2_digits_data_V_l_reg_928;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_lv<65> > tmp_V_10_fu_697_p2;
    sc_signal< sc_lv<65> > tmp_V_10_reg_933;
    sc_signal< sc_lv<1> > tmp_reg_939;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<64> > add_ln700_15_fu_735_p2;
    sc_signal< sc_lv<64> > add_ln700_15_reg_944;
    sc_signal< sc_lv<7> > z1_tmp_bits_fu_758_p2;
    sc_signal< sc_lv<7> > z1_tmp_bits_reg_949;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<5> > lhs0_digits_data_V_address0;
    sc_signal< sc_logic > lhs0_digits_data_V_ce0;
    sc_signal< sc_logic > lhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs0_digits_data_V_q0;
    sc_signal< sc_lv<5> > lhs1_digits_data_V_address0;
    sc_signal< sc_logic > lhs1_digits_data_V_ce0;
    sc_signal< sc_logic > lhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > lhs1_digits_data_V_q0;
    sc_signal< sc_lv<5> > rhs0_digits_data_V_address0;
    sc_signal< sc_logic > rhs0_digits_data_V_ce0;
    sc_signal< sc_logic > rhs0_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs0_digits_data_V_q0;
    sc_signal< sc_lv<5> > rhs1_digits_data_V_address0;
    sc_signal< sc_logic > rhs1_digits_data_V_ce0;
    sc_signal< sc_logic > rhs1_digits_data_V_we0;
    sc_signal< sc_lv<64> > rhs1_digits_data_V_q0;
    sc_signal< sc_lv<5> > lhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<5> > lhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > lhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > lhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<5> > rhs0_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs0_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs0_tmp_digits_data_q0;
    sc_signal< sc_lv<5> > rhs1_tmp_digits_data_address0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_ce0;
    sc_signal< sc_logic > rhs1_tmp_digits_data_we0;
    sc_signal< sc_lv<64> > rhs1_tmp_digits_data_q0;
    sc_signal< sc_lv<6> > z0_digits_data_V_address0;
    sc_signal< sc_logic > z0_digits_data_V_ce0;
    sc_signal< sc_logic > z0_digits_data_V_we0;
    sc_signal< sc_logic > z0_digits_data_V_ce1;
    sc_signal< sc_logic > z0_digits_data_V_we1;
    sc_signal< sc_lv<64> > z0_digits_data_V_q1;
    sc_signal< sc_lv<6> > z2_digits_data_V_address0;
    sc_signal< sc_logic > z2_digits_data_V_ce0;
    sc_signal< sc_logic > z2_digits_data_V_we0;
    sc_signal< sc_logic > z2_digits_data_V_ce1;
    sc_signal< sc_logic > z2_digits_data_V_we1;
    sc_signal< sc_lv<64> > z2_digits_data_V_q1;
    sc_signal< sc_lv<6> > cross_mul_digits_dat_address0;
    sc_signal< sc_logic > cross_mul_digits_dat_ce0;
    sc_signal< sc_logic > cross_mul_digits_dat_we0;
    sc_signal< sc_logic > cross_mul_digits_dat_ce1;
    sc_signal< sc_logic > cross_mul_digits_dat_we1;
    sc_signal< sc_lv<64> > cross_mul_digits_dat_q1;
    sc_signal< sc_lv<6> > add2_digits_data_V_address0;
    sc_signal< sc_logic > add2_digits_data_V_ce0;
    sc_signal< sc_logic > add2_digits_data_V_we0;
    sc_signal< sc_lv<6> > z1_digits_data_V_address0;
    sc_signal< sc_logic > z1_digits_data_V_ce0;
    sc_signal< sc_logic > z1_digits_data_V_we0;
    sc_signal< sc_lv<64> > z1_digits_data_V_q0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_ap_idle;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_fu_423_lhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_lhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_fu_423_lhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_lhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_fu_423_rhs0_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_rhs0_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_fu_423_rhs1_tmp_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_rhs1_tmp_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_d0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_fu_423_cross_mul_digits_data_V_d1;
    sc_signal< sc_lv<4> > grp_karastuba_mul_templa_fu_423_ap_return;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_ap_idle;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_4_fu_432_lhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_lhs_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_4_fu_432_rhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_rhs_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_d0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_4_fu_432_res_digits_data_V_d1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_ap_start;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_ap_idle;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_4_fu_443_lhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_lhs_digits_data_V_ce0;
    sc_signal< sc_lv<5> > grp_karastuba_mul_templa_4_fu_443_rhs_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_rhs_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_address0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_ce0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_d0;
    sc_signal< sc_lv<6> > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_address1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_ce1;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_karastuba_mul_templa_4_fu_443_res_digits_data_V_d1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_ap_start;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_ap_done;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_ap_idle;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_ap_ready;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_fu_454_x0_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_x0_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_fu_454_x1_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_x1_digits_data_V_ce0;
    sc_signal< sc_lv<6> > grp_CAT_I_I_I_O_fu_454_x2_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_x2_digits_data_V_ce0;
    sc_signal< sc_lv<7> > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_address0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_ce0;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_we0;
    sc_signal< sc_lv<64> > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_d0;
    sc_signal< sc_lv<7> > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_address1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_ce1;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_we1;
    sc_signal< sc_lv<64> > grp_CAT_I_I_I_O_fu_454_w_digits_data_V_d1;
    sc_signal< sc_lv<6> > i_0_reg_331;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > i1_0_reg_342;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<6> > i2_0_reg_354;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<6> > i3_0_reg_365;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<2> > ap_phi_mux_p_088_0_i_phi_fu_381_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_op2_assign_phi_fu_404_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > grp_karastuba_mul_templa_fu_423_ap_start_reg;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_432_ap_start_reg;
    sc_signal< sc_logic > grp_karastuba_mul_templa_4_fu_443_ap_start_reg;
    sc_signal< sc_logic > grp_CAT_I_I_I_O_fu_454_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<64> > zext_ln256_1_fu_515_p1;
    sc_signal< sc_lv<64> > zext_ln256_fu_520_p1;
    sc_signal< sc_lv<64> > zext_ln258_1_fu_561_p1;
    sc_signal< sc_lv<64> > zext_ln258_fu_566_p1;
    sc_signal< sc_lv<6> > xor_ln256_fu_509_p2;
    sc_signal< sc_lv<6> > xor_ln258_fu_555_p2;
    sc_signal< sc_lv<65> > zext_ln209_fu_594_p1;
    sc_signal< sc_lv<65> > zext_ln700_fu_597_p1;
    sc_signal< sc_lv<66> > zext_ln700_25_fu_614_p1;
    sc_signal< sc_lv<66> > zext_ln53_fu_606_p1;
    sc_signal< sc_lv<64> > zext_ln700_24_fu_610_p1;
    sc_signal< sc_lv<64> > add_ln209_13_fu_623_p2;
    sc_signal< sc_lv<66> > tmp_V_fu_617_p2;
    sc_signal< sc_lv<5> > zext_ln63_2_fu_650_p1;
    sc_signal< sc_lv<5> > zext_ln63_1_fu_647_p1;
    sc_signal< sc_lv<5> > add_ln63_fu_653_p2;
    sc_signal< sc_lv<6> > zext_ln63_fu_643_p1;
    sc_signal< sc_lv<6> > zext_ln63_8_fu_659_p1;
    sc_signal< sc_lv<6> > add2_tmp_bits_fu_663_p2;
    sc_signal< sc_lv<65> > zext_ln180_fu_691_p1;
    sc_signal< sc_lv<65> > zext_ln701_fu_694_p1;
    sc_signal< sc_lv<65> > select_ln701_fu_703_p3;
    sc_signal< sc_lv<65> > tmp_V_11_fu_722_p2;
    sc_signal< sc_lv<64> > trunc_ln701_fu_719_p1;
    sc_signal< sc_lv<64> > select_ln701_3_fu_711_p3;
    sc_signal< sc_lv<5> > empty_45_fu_741_p3;
    sc_signal< sc_lv<5> > add_ln95_fu_749_p2;
    sc_signal< sc_lv<7> > sext_ln95_fu_754_p1;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_state3;
    static const sc_lv<19> ap_ST_fsm_state4;
    static const sc_lv<19> ap_ST_fsm_state5;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_state7;
    static const sc_lv<19> ap_ST_fsm_state8;
    static const sc_lv<19> ap_ST_fsm_state9;
    static const sc_lv<19> ap_ST_fsm_state10;
    static const sc_lv<19> ap_ST_fsm_state11;
    static const sc_lv<19> ap_ST_fsm_state12;
    static const sc_lv<19> ap_ST_fsm_state13;
    static const sc_lv<19> ap_ST_fsm_state14;
    static const sc_lv<19> ap_ST_fsm_pp0_stage0;
    static const sc_lv<19> ap_ST_fsm_state20;
    static const sc_lv<19> ap_ST_fsm_pp1_stage0;
    static const sc_lv<19> ap_ST_fsm_state26;
    static const sc_lv<19> ap_ST_fsm_state27;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_D;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<65> ap_const_lv65_1FFFFFFFFFFFFFFFF;
    static const sc_lv<65> ap_const_lv65_0;
    static const sc_lv<64> ap_const_lv64_FFFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add2_digits_data_V_address0();
    void thread_add2_digits_data_V_ce0();
    void thread_add2_digits_data_V_we0();
    void thread_add2_tmp_bits_fu_663_p2();
    void thread_add_ln209_13_fu_623_p2();
    void thread_add_ln209_fu_628_p2();
    void thread_add_ln63_fu_653_p2();
    void thread_add_ln700_15_fu_735_p2();
    void thread_add_ln700_fu_600_p2();
    void thread_add_ln95_fu_749_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage0_iter1();
    void thread_ap_block_state17_pp0_stage0_iter2();
    void thread_ap_block_state18_pp0_stage0_iter3();
    void thread_ap_block_state19_pp0_stage0_iter4();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter2();
    void thread_ap_block_state24_pp1_stage0_iter3();
    void thread_ap_block_state25_pp1_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_op2_assign_phi_fu_404_p4();
    void thread_ap_phi_mux_p_088_0_i_phi_fu_381_p4();
    void thread_ap_ready();
    void thread_cross_mul_digits_dat_address0();
    void thread_cross_mul_digits_dat_ce0();
    void thread_cross_mul_digits_dat_ce1();
    void thread_cross_mul_digits_dat_we0();
    void thread_cross_mul_digits_dat_we1();
    void thread_empty_45_fu_741_p3();
    void thread_exitcond_i_fu_673_p2();
    void thread_grp_CAT_I_I_I_O_fu_454_ap_start();
    void thread_grp_karastuba_mul_templa_4_fu_432_ap_start();
    void thread_grp_karastuba_mul_templa_4_fu_443_ap_start();
    void thread_grp_karastuba_mul_templa_fu_423_ap_start();
    void thread_i_16_fu_503_p2();
    void thread_i_17_fu_532_p2();
    void thread_i_18_fu_549_p2();
    void thread_i_19_fu_582_p2();
    void thread_i_20_fu_679_p2();
    void thread_i_fu_486_p2();
    void thread_icmp_ln255_fu_480_p2();
    void thread_icmp_ln256_fu_497_p2();
    void thread_icmp_ln257_fu_526_p2();
    void thread_icmp_ln258_fu_543_p2();
    void thread_icmp_ln53_fu_576_p2();
    void thread_lhs0_digits_data_V_address0();
    void thread_lhs0_digits_data_V_ce0();
    void thread_lhs0_digits_data_V_we0();
    void thread_lhs0_tmp_digits_data_address0();
    void thread_lhs0_tmp_digits_data_ce0();
    void thread_lhs0_tmp_digits_data_we0();
    void thread_lhs1_digits_data_V_address0();
    void thread_lhs1_digits_data_V_ce0();
    void thread_lhs1_digits_data_V_we0();
    void thread_lhs1_tmp_digits_data_address0();
    void thread_lhs1_tmp_digits_data_ce0();
    void thread_lhs1_tmp_digits_data_we0();
    void thread_lhs_digits_data_V_address0();
    void thread_lhs_digits_data_V_ce0();
    void thread_res_digits_data_V_address0();
    void thread_res_digits_data_V_address1();
    void thread_res_digits_data_V_ce0();
    void thread_res_digits_data_V_ce1();
    void thread_res_digits_data_V_d0();
    void thread_res_digits_data_V_d1();
    void thread_res_digits_data_V_we0();
    void thread_res_digits_data_V_we1();
    void thread_rhs0_digits_data_V_address0();
    void thread_rhs0_digits_data_V_ce0();
    void thread_rhs0_digits_data_V_we0();
    void thread_rhs0_tmp_digits_data_address0();
    void thread_rhs0_tmp_digits_data_ce0();
    void thread_rhs0_tmp_digits_data_we0();
    void thread_rhs1_digits_data_V_address0();
    void thread_rhs1_digits_data_V_ce0();
    void thread_rhs1_digits_data_V_we0();
    void thread_rhs1_tmp_digits_data_address0();
    void thread_rhs1_tmp_digits_data_ce0();
    void thread_rhs1_tmp_digits_data_we0();
    void thread_rhs_digits_data_V_address0();
    void thread_rhs_digits_data_V_ce0();
    void thread_select_ln701_3_fu_711_p3();
    void thread_select_ln701_fu_703_p3();
    void thread_sext_ln95_fu_754_p1();
    void thread_tmp_V_10_fu_697_p2();
    void thread_tmp_V_11_fu_722_p2();
    void thread_tmp_V_fu_617_p2();
    void thread_trunc_ln701_fu_719_p1();
    void thread_xor_ln256_fu_509_p2();
    void thread_xor_ln258_fu_555_p2();
    void thread_z0_digits_data_V_address0();
    void thread_z0_digits_data_V_ce0();
    void thread_z0_digits_data_V_ce1();
    void thread_z0_digits_data_V_we0();
    void thread_z0_digits_data_V_we1();
    void thread_z1_digits_data_V_address0();
    void thread_z1_digits_data_V_ce0();
    void thread_z1_digits_data_V_we0();
    void thread_z1_tmp_bits_fu_758_p2();
    void thread_z2_digits_data_V_address0();
    void thread_z2_digits_data_V_ce0();
    void thread_z2_digits_data_V_ce1();
    void thread_z2_digits_data_V_we0();
    void thread_z2_digits_data_V_we1();
    void thread_zext_ln180_fu_691_p1();
    void thread_zext_ln209_fu_594_p1();
    void thread_zext_ln255_fu_492_p1();
    void thread_zext_ln256_1_fu_515_p1();
    void thread_zext_ln256_fu_520_p1();
    void thread_zext_ln257_fu_538_p1();
    void thread_zext_ln258_1_fu_561_p1();
    void thread_zext_ln258_fu_566_p1();
    void thread_zext_ln266_fu_572_p1();
    void thread_zext_ln53_fu_606_p1();
    void thread_zext_ln58_fu_588_p1();
    void thread_zext_ln63_1_fu_647_p1();
    void thread_zext_ln63_2_fu_650_p1();
    void thread_zext_ln63_8_fu_659_p1();
    void thread_zext_ln63_9_fu_669_p1();
    void thread_zext_ln63_fu_643_p1();
    void thread_zext_ln700_24_fu_610_p1();
    void thread_zext_ln700_25_fu_614_p1();
    void thread_zext_ln700_fu_597_p1();
    void thread_zext_ln701_fu_694_p1();
    void thread_zext_ln80_fu_685_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
