// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2015 Pengutronix, Sascha Hauer <kernel@pengutronix.de>
 */
#include <linux/clk.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/iopoll.h>
#include <linux/mfd/syscon.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/regmap.h>
#include <linux/regulator/consumer.h>
#include <linux/soc/mediatek/infracfg.h>
#include <linux/clk-provider.h>

#include <dt-bindings/power/mt2701-power.h>
#include <dt-bindings/power/mt2712-power.h>
#include <dt-bindings/power/mt6797-power.h>
#include <dt-bindings/power/mt7622-power.h>
#include <dt-bindings/power/mt7623a-power.h>
#include <dt-bindings/power/mt8173-power.h>
#include <dt-bindings/power/mt8196-power.h>
#include <dt-bindings/power/mt8189-power.h>

#include "mt8196-scpsys.h"
#include "mt8189-scpsys.h"

#define MTK_POLL_DELAY_US		10
#define MTK_POLL_TIMEOUT		USEC_PER_SEC
#define MTK_POLL_TIMEOUT_300MS		(300 * USEC_PER_MSEC)
#define MTK_POLL_IRQ_TIMEOUT		USEC_PER_SEC
#define MTK_POLL_HWV_PREPARE_CNT	2500
#define MTK_POLL_HWV_PREPARE_US		2
#define MTK_ACK_DELAY_US		50
#define MTK_RTFF_DELAY_US		10
#define MTK_STABLE_DELAY_US		100

#define MTK_BUS_PROTECTION_RETY_TIMES	10

#define MTK_SCPD_ACTIVE_WAKEUP		BIT(0)
#define MTK_SCPD_FWAIT_SRAM		BIT(1)
#define MTK_SCPD_SRAM_ISO		BIT(2)
#define MTK_SCPD_SRAM_SLP		BIT(3)
#define MTK_SCPD_BYPASS_INIT_ON		BIT(4)
#define MTK_SCPD_IS_PWR_CON_ON		BIT(5)
#define MTK_SCPD_HWV_OPS		BIT(6)
#define MTK_SCPD_NON_CPU_RTFF		BIT(7)
#define MTK_SCPD_PEXTP_PHY_RTFF		BIT(8)
#define MTK_SCPD_UFS_RTFF		BIT(9)
#define MTK_SCPD_RTFF_DELAY		BIT(10)
#define MTK_SCPD_IRQ_SAVE		BIT(11)
#define MTK_SCPD_ALWAYS_ON		BIT(12)
#define MTK_SCPD_KEEP_DEFAULT_OFF	BIT(13)
#define MTK_SCPD_CAPS(_scpd, _x)	((_scpd)->data->caps & (_x))

#define SPM_VDE_PWR_CON			0x0210
#define SPM_MFG_PWR_CON			0x0214
#define SPM_VEN_PWR_CON			0x0230
#define SPM_ISP_PWR_CON			0x0238
#define SPM_DIS_PWR_CON			0x023c
#define SPM_CONN_PWR_CON		0x0280
#define SPM_VEN2_PWR_CON		0x0298
#define SPM_AUDIO_PWR_CON		0x029c	/* MT8173, MT2712 */
#define SPM_BDP_PWR_CON			0x029c	/* MT2701 */
#define SPM_ETH_PWR_CON			0x02a0
#define SPM_HIF_PWR_CON			0x02a4
#define SPM_IFR_MSC_PWR_CON		0x02a8
#define SPM_MFG_2D_PWR_CON		0x02c0
#define SPM_MFG_ASYNC_PWR_CON		0x02c4
#define SPM_USB_PWR_CON			0x02cc
#define SPM_USB2_PWR_CON		0x02d4	/* MT2712 */
#define SPM_ETHSYS_PWR_CON		0x02e0	/* MT7622 */
#define SPM_HIF0_PWR_CON		0x02e4	/* MT7622 */
#define SPM_HIF1_PWR_CON		0x02e8	/* MT7622 */
#define SPM_WB_PWR_CON			0x02ec	/* MT7622 */

#define SPM_PWR_STATUS			0x060c
#define SPM_PWR_STATUS_2ND		0x0610

#define PWR_RST_B_BIT			BIT(0)
#define PWR_ISO_BIT			BIT(1)
#define PWR_ON_BIT			BIT(2)
#define PWR_ON_2ND_BIT			BIT(3)
#define PWR_CLK_DIS_BIT			BIT(4)
#define PWR_SRAM_CLKISO_BIT		BIT(5)
#define PWR_SRAM_ISOINT_B_BIT		BIT(6)
#define PWR_RTFF_SAVE			BIT(24)
#define PWR_RTFF_NRESTORE		BIT(25)
#define PWR_RTFF_CLK_DIS		BIT(26)
#define PWR_RTFF_SAVE_FLAG		BIT(27)
#define PWR_RTFF_UFS_CLK_DIS		BIT(28)
#define PWR_ACK				BIT(30)
#define PWR_ACK_2ND			BIT(31)

#define PWR_STATUS_CONN			BIT(1)
#define PWR_STATUS_DISP			BIT(3)
#define PWR_STATUS_MFG			BIT(4)
#define PWR_STATUS_ISP			BIT(5)
#define PWR_STATUS_VDEC			BIT(7)
#define PWR_STATUS_BDP			BIT(14)
#define PWR_STATUS_ETH			BIT(15)
#define PWR_STATUS_HIF			BIT(16)
#define PWR_STATUS_IFR_MSC		BIT(17)
#define PWR_STATUS_USB2			BIT(19)	/* MT2712 */
#define PWR_STATUS_VENC_LT		BIT(20)
#define PWR_STATUS_VENC			BIT(21)
#define PWR_STATUS_MFG_2D		BIT(22)	/* MT8173 */
#define PWR_STATUS_MFG_ASYNC		BIT(23)	/* MT8173 */
#define PWR_STATUS_AUDIO		BIT(24)	/* MT8173, MT2712 */
#define PWR_STATUS_USB			BIT(25)	/* MT8173, MT2712 */
#define PWR_STATUS_ETHSYS		BIT(24)	/* MT7622 */
#define PWR_STATUS_HIF0			BIT(25)	/* MT7622 */
#define PWR_STATUS_HIF1			BIT(26)	/* MT7622 */
#define PWR_STATUS_WB			BIT(27)	/* MT7622 */

#define _BUS_PROT(_type, _set_ofs, _clr_ofs,			\
		_en_ofs, _sta_ofs, _mask, _ack_mask,		\
		_ignore_clr_ack, _ignore_subsys_clk) {		\
		.type = _type,					\
		.set_ofs = _set_ofs,				\
		.clr_ofs = _clr_ofs,				\
		.en_ofs = _en_ofs,				\
		.sta_ofs = _sta_ofs,				\
		.mask = _mask,					\
		.ack_mask = _ack_mask,				\
		.ignore_clr_ack = _ignore_clr_ack,		\
		.ignore_subsys_clk = _ignore_subsys_clk,		\
	}

#define BUS_PROT_IGN(_type, _set_ofs, _clr_ofs,	\
		_en_ofs, _sta_ofs, _mask)		\
		_BUS_PROT(_type, _set_ofs, _clr_ofs,	\
		_en_ofs, _sta_ofs, _mask, _mask, true, false)

#define BUS_PROT_SUBSYS_CLK_IGN(_type, _set_ofs, _clr_ofs,	\
		_en_ofs, _sta_ofs, _mask)		\
		_BUS_PROT(_type, _set_ofs, _clr_ofs,	\
		_en_ofs, _sta_ofs, _mask, _mask, true, true)

enum clk_id {
	CLK_NONE,
	CLK_MM,
	CLK_MFG,
	CLK_MFG_TOP,
	CLK_VENC,
	CLK_VENC_LT,
	CLK_ETHIF,
	CLK_VDEC,
	CLK_HIFSEL,
	CLK_JPGDEC,
	CLK_AUDIO,
	CLK_DISP_AO_CONFIG,
	CLK_DISP_DPC,
	CLK_MDP,
	CLK_MAX,
};

static const char * const clk_names[] = {
	NULL,
	"mm",
	"mfg",
	"mfg_top",
	"venc",
	"venc_lt",
	"ethif",
	"vdec",
	"hif_sel",
	"jpgdec",
	"audio",
	"disp_ao_config",
	"disp_dpc",
	"mdp",
	NULL,
};

#define MAX_CLKS	3
#define MAX_STEPS	4
#define MAX_SUBSYS_CLKS 20

struct bus_prot {
	u32 type;
	u32 set_ofs;
	u32 clr_ofs;
	u32 en_ofs;
	u32 sta_ofs;
	u32 mask;
	u32 ack_mask;
	bool ignore_clr_ack;
	bool ignore_subsys_clk;
};

/**
 * struct scp_domain_data - scp domain data for power on/off flow
 * @name: The domain name.
 * @sta_mask: The mask for power on/off status bit.
 * @ctl_offs: The offset for main power control register.
 * @sram_pdn_bits: The mask for sram power control bits.
 * @sram_pdn_ack_bits: The mask for sram power control acked bits.
 * @bus_prot_mask: The mask for single step bus protection.
 * @clk_id: The basic clocks required by this power domain.
 * @caps: The flag for active wake-up action.
 */
struct scp_domain_data {
	const char *name;
	const char *hwv_comp;
	u32 sta_mask;
	int ctl_offs;
	u32 hwv_done_ofs;
	u32 hwv_ofs;
	u32 hwv_set_ofs;
	u32 hwv_clr_ofs;
	u32 hwv_en_ofs;
	u32 hwv_set_sta_ofs;
	u32 hwv_clr_sta_ofs;
	u32 hwv_ack_ofs;
	u8 hwv_shift;
	u32 sram_pdn_bits;
	u32 sram_pdn_ack_bits;
	u32 sram_slp_bits;
	u32 sram_slp_ack_bits;
	u32 bus_prot_mask;
	enum clk_id clk_id[MAX_CLKS];
	const char *subsys_clk_prefix;
	struct bus_prot bp_table[MAX_STEPS];
	u32 caps;
};

struct scp;

struct scp_domain {
	struct generic_pm_domain genpd;
	struct scp *scp;
	struct clk *clk[MAX_CLKS];
	struct clk *subsys_clk[MAX_SUBSYS_CLKS];
	const struct scp_domain_data *data;
	struct regulator *supply;
	struct regmap *hwv_regmap;
	bool rtff_flag;
	bool boot_status;
};

struct scp_ctrl_reg {
	int pwr_sta_offs;
	int pwr_sta2nd_offs;
};

struct scp {
	struct scp_domain *domains;
	struct genpd_onecell_data pd_data;
	struct device *dev;
	void __iomem *base;
	struct regmap *infracfg;
	struct scp_ctrl_reg ctrl_reg;
	bool bus_prot_reg_update;
	struct regmap **bp_regmap;
	int num_bp;
};

struct scp_subdomain {
	int origin;
	int subdomain;
};

typedef int (*scp_soc_post_probe_fn)(struct platform_device *pdev,
		struct scp *scp);

struct scp_soc_data {
	const struct scp_domain_data *domains;
	int num_domains;
	const struct scp_subdomain *subdomains;
	int num_subdomains;
	const struct scp_ctrl_reg regs;
	bool bus_prot_reg_update;
	const char **bp_list;
	int num_bp;
	scp_soc_post_probe_fn post_probe;
};

static int scpsys_domain_is_on(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;

	u32 status = readl(scp->base + scp->ctrl_reg.pwr_sta_offs) &
						scpd->data->sta_mask;
	u32 status2 = readl(scp->base + scp->ctrl_reg.pwr_sta2nd_offs) &
						scpd->data->sta_mask;

	/*
	 * A domain is on when both status bits are set. If only one is set
	 * return an error. This happens while powering up a domain
	 */

	if (status && status2)
		return true;
	if (!status && !status2)
		return false;

	return -EINVAL;
}

static bool scpsys_pwr_ack_is_on(struct scp_domain *scpd)
{
	u32 status = readl(scpd->scp->base + scpd->data->ctl_offs) & PWR_ACK;

	return status ? true : false;
}

static bool scpsys_pwr_ack_2nd_is_on(struct scp_domain *scpd)
{
	u32 status = readl(scpd->scp->base + scpd->data->ctl_offs) & PWR_ACK_2ND;

	return status ? true : false;
}

static int scpsys_regulator_enable(struct scp_domain *scpd)
{
	if (!scpd->supply)
		return 0;

	return regulator_enable(scpd->supply);
}

static int scpsys_regulator_disable(struct scp_domain *scpd)
{
	if (!scpd->supply)
		return 0;

	return regulator_disable(scpd->supply);
}

static void scpsys_clk_disable(struct clk *clk[], int max_num)
{
	int i;

	for (i = max_num - 1; i >= 0; i--)
		clk_disable_unprepare(clk[i]);
}

static int scpsys_clk_enable(struct clk *clk[], int max_num)
{
	int i, ret = 0;

	for (i = 0; i < max_num && clk[i]; i++) {
		ret = clk_prepare_enable(clk[i]);
		if (ret) {
			scpsys_clk_disable(clk, i);
			break;
		}
	}

	return ret;
}

static int scpsys_sram_enable(struct scp_domain *scpd, void __iomem *ctl_addr)
{
	u32 val;
	u32 ack_mask, ack_sta;
	int tmp;

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_SRAM_SLP)) {
		ack_mask = scpd->data->sram_slp_ack_bits;
		ack_sta = ack_mask;
		val = readl(ctl_addr) | scpd->data->sram_slp_bits;
	} else {
		ack_mask = scpd->data->sram_pdn_ack_bits;
		ack_sta = 0;
		val = readl(ctl_addr) & ~scpd->data->sram_pdn_bits;
	}

	writel(val, ctl_addr);

	/* Either wait until SRAM_PDN_ACK all 0 or have a force wait */
	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_FWAIT_SRAM)) {
		/*
		 * Currently, MTK_SCPD_FWAIT_SRAM is necessary only for
		 * MT7622_POWER_DOMAIN_WB and thus just a trivial setup
		 * is applied here.
		 */
		usleep_range(12000, 12100);
	} else {
		/* Either wait until SRAM_PDN_ACK all 1 or 0 */
		int ret = readl_poll_timeout(ctl_addr, tmp,
				(tmp & ack_mask) == ack_sta,
				MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
		if (ret < 0)
			return ret;
	}

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_SRAM_ISO)) {
		val = readl(ctl_addr) | PWR_SRAM_ISOINT_B_BIT;
		writel(val, ctl_addr);
		udelay(1);
		val &= ~PWR_SRAM_CLKISO_BIT;
		writel(val, ctl_addr);
	}

	return 0;
}

static int scpsys_sram_disable(struct scp_domain *scpd, void __iomem *ctl_addr)
{
	u32 val;
	u32 ack_mask, ack_sta;
	int tmp;

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_SRAM_ISO)) {
		val = readl(ctl_addr) | PWR_SRAM_CLKISO_BIT;
		writel(val, ctl_addr);
		val &= ~PWR_SRAM_ISOINT_B_BIT;
		writel(val, ctl_addr);
		udelay(1);
	}

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_SRAM_SLP)) {
		ack_mask = scpd->data->sram_slp_ack_bits;
		ack_sta = 0;
		val = readl(ctl_addr) & ~scpd->data->sram_slp_bits;
	} else {
		ack_mask = scpd->data->sram_pdn_ack_bits;
		ack_sta = ack_mask;
		val = readl(ctl_addr) | scpd->data->sram_pdn_bits;
	}
	writel(val, ctl_addr);

	/* Either wait until SRAM_PDN_ACK all 1 or 0 */
	return readl_poll_timeout(ctl_addr, tmp,
			(tmp & ack_mask) == ack_sta,
			MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
}

static int set_bus_protection(struct regmap *map, struct bus_prot *bp)
{
	u32 val = 0;
	int retry = 0;
	int ret = 0;

	while (retry <= MTK_BUS_PROTECTION_RETY_TIMES) {
		if (bp->set_ofs)
			regmap_write(map,  bp->set_ofs, bp->mask);
		else
			regmap_update_bits(map, bp->en_ofs, bp->mask, bp->mask);

		/* check bus protect enable setting */
		regmap_read(map, bp->en_ofs, &val);
		if ((val & bp->mask) == bp->mask)
			break;

		retry++;
	}

	ret = regmap_read_poll_timeout_atomic(map, bp->sta_ofs,
			val, (val & bp->ack_mask) == bp->ack_mask,
			MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0) {
		pr_err("%s val=0x%x, mask=0x%x, (val & mask)=0x%x\n",
			__func__, val, bp->ack_mask, (val & bp->ack_mask));
	}

	return ret;
}

static int clear_bus_protection(struct regmap *map, struct bus_prot *bp)
{
	u32 val = 0;
	int ret = 0;

	if (bp->clr_ofs)
		regmap_write(map, bp->clr_ofs, bp->mask);
	else
		regmap_update_bits(map, bp->en_ofs, bp->mask, 0);

	if (bp->ignore_clr_ack)
		return 0;

	ret = regmap_read_poll_timeout_atomic(map, bp->sta_ofs, val,
			!(val & bp->ack_mask), MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0) {
		pr_err("%s val=0x%x, mask=0x%x, (val & mask)=0x%x\n",
			__func__, val, bp->ack_mask, (val & bp->ack_mask));
	}
	return ret;
}

static int scpsys_bus_protect_table_disable(struct scp_domain *scpd,
			unsigned int index)
{
	struct scp *scp = scpd->scp;
	const struct bus_prot *bp_table = scpd->data->bp_table;
	int ret = 0;
	int i;

	for (i = index; i >= 0; i--) {
		struct regmap *map;
		struct bus_prot bp = bp_table[i];

		if (bp.type == 0 || bp.type >= scp->num_bp || bp.ignore_subsys_clk)
			continue;

		map = scp->bp_regmap[bp.type];
		if (!map)
			continue;

		ret = clear_bus_protection(map, &bp);
		if (ret)
			break;
	}

	return ret;
}

static int scpsys_bus_protect_table_enable(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;
	const struct bus_prot *bp_table = scpd->data->bp_table;
	int ret = 0;
	int i;

	for (i = 0; i < MAX_STEPS; i++) {
		struct regmap *map;
		struct bus_prot bp = bp_table[i];

		if (bp.type == 0 || bp.type >= scp->num_bp || bp.ignore_subsys_clk)
			continue;

		map = scp->bp_regmap[bp.type];
		if (!map)
			continue;

		ret = set_bus_protection(map, &bp);
		if (ret) {
			scpsys_bus_protect_table_disable(scpd, i);
			return ret;
		}
	}

	return ret;
}

static int scpsys_bus_protect_table_disable_ignore_subsys_clks(struct scp_domain *scpd,
			unsigned int index)
{
	struct scp *scp = scpd->scp;
	const struct bus_prot *bp_table = scpd->data->bp_table;
	int ret = 0;
	int i;

	for (i = index; i >= 0; i--) {
		struct regmap *map;
		struct bus_prot bp = bp_table[i];

		if (bp.type == 0 || bp.type >= scp->num_bp || !bp.ignore_subsys_clk)
			continue;

		map = scp->bp_regmap[bp.type];
		if (!map)
			continue;

		ret = clear_bus_protection(map, &bp);
		if (ret)
			break;
	}

	return ret;
}

static int scpsys_bus_protect_table_enable_ignore_subsys_clks(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;
	const struct bus_prot *bp_table = scpd->data->bp_table;
	int ret = 0;
	int i;

	for (i = 0; i < MAX_STEPS; i++) {
		struct regmap *map;
		struct bus_prot bp = bp_table[i];

		if (bp.type == 0 || bp.type >= scp->num_bp || !bp.ignore_subsys_clk)
			continue;

		map = scp->bp_regmap[bp.type];
		if (!map)
			continue;

		ret = set_bus_protection(map, &bp);
		if (ret) {
			scpsys_bus_protect_table_disable(scpd, i);
			return ret;
		}
	}

	return ret;
}

static int scpsys_bus_protect_enable(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;

	if (scp->bp_regmap && scp->num_bp > 0)
		return scpsys_bus_protect_table_enable(scpd);

	if (!scpd->data->bus_prot_mask)
		return 0;

	return mtk_infracfg_set_bus_protection(scp->infracfg,
			scpd->data->bus_prot_mask,
			scp->bus_prot_reg_update);
}

static int scpsys_bus_protect_disable(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;

	if (scp->bp_regmap && scp->num_bp > 0)
		return scpsys_bus_protect_table_disable(scpd, MAX_STEPS - 1);

	if (!scpd->data->bus_prot_mask)
		return 0;

	return mtk_infracfg_clear_bus_protection(scp->infracfg,
			scpd->data->bus_prot_mask,
			scp->bus_prot_reg_update);
}

static int scpsys_bus_protect_enable_ignore_subsys_clks(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;

	if (scp->bp_regmap && scp->num_bp > 0)
		return scpsys_bus_protect_table_enable_ignore_subsys_clks(scpd);

	return 0;
}

static int scpsys_bus_protect_disable_ignore_subsys_clks(struct scp_domain *scpd)
{
	struct scp *scp = scpd->scp;

	if (scp->bp_regmap && scp->num_bp > 0)
		return scpsys_bus_protect_table_disable_ignore_subsys_clks(scpd, MAX_STEPS - 1);

	return 0;
}

static int scpsys_power_on(struct generic_pm_domain *genpd)
{
	struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
	struct scp *scp = scpd->scp;
	void __iomem *ctl_addr = scp->base + scpd->data->ctl_offs;
	u32 val;
	int ret, tmp;
	bool pwr_ack;

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_KEEP_DEFAULT_OFF) && !scpd->boot_status)
		return 0;

	ret = scpsys_regulator_enable(scpd);
	if (ret < 0)
		return ret;

	ret = scpsys_clk_enable(scpd->clk, MAX_CLKS);
	if (ret)
		goto err_clk;

	/* subsys power on */
	val = readl(ctl_addr);
	val |= PWR_ON_BIT;
	writel(val, ctl_addr);
	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IS_PWR_CON_ON)) {
		ret = readx_poll_timeout_atomic(scpsys_pwr_ack_is_on, scpd, pwr_ack, pwr_ack,
				MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
		if (ret < 0)
			goto err_pwr_ack;

		udelay(MTK_ACK_DELAY_US);
	}

	val |= PWR_ON_2ND_BIT;
	writel(val, ctl_addr);

	/* wait until PWR_ACK = 1 */
	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IS_PWR_CON_ON))
		ret = readx_poll_timeout_atomic(scpsys_pwr_ack_2nd_is_on, scpd, pwr_ack, pwr_ack,
				MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	else
		ret = readx_poll_timeout(scpsys_domain_is_on, scpd, tmp, tmp > 0,
					MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		goto err_pwr_ack;

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_PEXTP_PHY_RTFF) && scpd->rtff_flag) {
		val |= PWR_RTFF_CLK_DIS;
		writel(val, ctl_addr);
	}

	val &= ~PWR_CLK_DIS_BIT;
	writel(val, ctl_addr);

	val &= ~PWR_ISO_BIT;
	writel(val, ctl_addr);

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_RTFF_DELAY) && scpd->rtff_flag)
		udelay(MTK_RTFF_DELAY_US);

	val |= PWR_RST_B_BIT;
	writel(val, ctl_addr);

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_NON_CPU_RTFF)) {
		val = readl(ctl_addr);
		if (val & PWR_RTFF_SAVE_FLAG) {
			val &= ~PWR_RTFF_SAVE_FLAG;
			writel(val, ctl_addr);

			val |= PWR_RTFF_CLK_DIS;
			writel(val, ctl_addr);

			val &= ~PWR_RTFF_NRESTORE;
			writel(val, ctl_addr);

			val |= PWR_RTFF_NRESTORE;
			writel(val, ctl_addr);

			val &= ~PWR_RTFF_CLK_DIS;
			writel(val, ctl_addr);
		}
	} else if (MTK_SCPD_CAPS(scpd, MTK_SCPD_PEXTP_PHY_RTFF)) {
		val = readl(ctl_addr);
		if (val & PWR_RTFF_SAVE_FLAG) {
			val &= ~PWR_RTFF_SAVE_FLAG;
			writel(val, ctl_addr);

			val &= ~PWR_RTFF_NRESTORE;
			writel(val, ctl_addr);

			val |= PWR_RTFF_NRESTORE;
			writel(val, ctl_addr);

			val &= ~PWR_RTFF_CLK_DIS;
			writel(val, ctl_addr);
		}
	} else if (MTK_SCPD_CAPS(scpd, MTK_SCPD_UFS_RTFF) && scpd->rtff_flag) {
		val |= PWR_RTFF_UFS_CLK_DIS;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_NRESTORE;
		writel(val, ctl_addr);

		val |= PWR_RTFF_NRESTORE;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_UFS_CLK_DIS;
		writel(val, ctl_addr);

		scpd->rtff_flag = false;
	}

	ret = scpsys_bus_protect_disable_ignore_subsys_clks(scpd);
	if (ret < 0)
		goto err_pwr_ack;

	ret = scpsys_clk_enable(scpd->subsys_clk, MAX_SUBSYS_CLKS);
	if (ret < 0)
		goto err_pwr_ack;

	ret = scpsys_sram_enable(scpd, ctl_addr);
	if (ret < 0)
		goto err_sram_enable;

	ret = scpsys_bus_protect_disable(scpd);
	if (ret < 0)
		goto err_sram_enable;

	return 0;

err_sram_enable:
	scpsys_clk_disable(scpd->subsys_clk, MAX_SUBSYS_CLKS);
err_pwr_ack:
	scpsys_clk_disable(scpd->clk, MAX_CLKS);
err_clk:
	scpsys_regulator_disable(scpd);

	dev_err(scp->dev, "Failed to power on domain %s\n", genpd->name);

	return ret;
}

static int scpsys_power_off(struct generic_pm_domain *genpd)
{
	struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
	struct scp *scp = scpd->scp;
	void __iomem *ctl_addr = scp->base + scpd->data->ctl_offs;
	u32 val;
	int ret, tmp;
	bool pwr_ack;

	ret = scpsys_bus_protect_enable(scpd);
	if (ret < 0)
		goto out;

	ret = scpsys_sram_disable(scpd, ctl_addr);
	if (ret < 0)
		goto out;

	scpsys_clk_disable(scpd->subsys_clk, MAX_SUBSYS_CLKS);

	ret = scpsys_bus_protect_enable_ignore_subsys_clks(scpd);
	if (ret < 0)
		goto out;

	/* subsys power off */
	val = readl(ctl_addr);

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_NON_CPU_RTFF) ||
			MTK_SCPD_CAPS(scpd, MTK_SCPD_PEXTP_PHY_RTFF)) {
		val |= PWR_RTFF_CLK_DIS;
		writel(val, ctl_addr);

		val |= PWR_RTFF_SAVE;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_SAVE;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_CLK_DIS;
		writel(val, ctl_addr);

		val |= PWR_RTFF_SAVE_FLAG;
		writel(val, ctl_addr);
	} else if (MTK_SCPD_CAPS(scpd, MTK_SCPD_UFS_RTFF)) {
		val |= PWR_RTFF_UFS_CLK_DIS;
		writel(val, ctl_addr);

		val |= PWR_RTFF_SAVE;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_SAVE;
		writel(val, ctl_addr);

		val &= ~PWR_RTFF_UFS_CLK_DIS;
		writel(val, ctl_addr);
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_UFS_RTFF))
			scpd->rtff_flag = true;
	}

	val |= PWR_ISO_BIT;
	writel(val, ctl_addr);

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_RTFF_DELAY) && scpd->rtff_flag)
		udelay(1);

	val &= ~PWR_RST_B_BIT;
	writel(val, ctl_addr);

	val |= PWR_CLK_DIS_BIT;
	writel(val, ctl_addr);

	val &= ~PWR_ON_BIT;
	writel(val, ctl_addr);

	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IS_PWR_CON_ON)) {
		ret = readx_poll_timeout_atomic(scpsys_pwr_ack_is_on, scpd, pwr_ack, !pwr_ack,
				MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
		if (ret < 0)
			goto out;
	}

	val &= ~PWR_ON_2ND_BIT;
	writel(val, ctl_addr);

	/* wait until PWR_ACK = 0 */
	if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IS_PWR_CON_ON))
		ret = readx_poll_timeout_atomic(scpsys_pwr_ack_2nd_is_on, scpd, pwr_ack, !pwr_ack,
				MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	else
		ret = readx_poll_timeout(scpsys_domain_is_on, scpd, tmp, tmp == 0,
					MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT);
	if (ret < 0)
		goto out;

	scpsys_clk_disable(scpd->clk, MAX_CLKS);

	ret = scpsys_regulator_disable(scpd);
	if (ret < 0)
		goto out;

	return 0;

out:
	dev_err(scp->dev, "Failed to power off domain %s\n", genpd->name);

	return ret;
}

static int mtk_hwv_is_done(struct scp_domain *scpd)
{
	u32 val = 0, mask = 0;

	regmap_read(scpd->hwv_regmap, scpd->data->hwv_done_ofs, &val);
	mask = BIT(scpd->data->hwv_shift);
	if ((val & mask) == mask)
		return 1;

	return 0;
}

static int mtk_hwv_is_enable_done(struct scp_domain *scpd)
{
	u32 done, en, set_sta, mask, ack;

	regmap_read(scpd->hwv_regmap, scpd->data->hwv_done_ofs, &done);
	regmap_read(scpd->hwv_regmap, scpd->data->hwv_en_ofs, &en);
	regmap_read(scpd->hwv_regmap, scpd->data->hwv_set_sta_ofs, &set_sta);
	mask = BIT(scpd->data->hwv_shift);

	if ((done & mask) && (en & mask) && !(set_sta & mask)) {
		if (scpd->data->hwv_ack_ofs) {
			regmap_read(scpd->hwv_regmap, scpd->data->hwv_ack_ofs, &ack);
			if (!(ack & mask))
				return 0;
		}

		return 1;
	}

	return 0;
}

static int mtk_hwv_is_disable_done(struct scp_domain *scpd)
{
	u32 val = 0, val2 = 0;

	regmap_read(scpd->hwv_regmap, scpd->data->hwv_done_ofs, &val);
	regmap_read(scpd->hwv_regmap, scpd->data->hwv_clr_sta_ofs, &val2);

	if ((val & BIT(scpd->data->hwv_shift)) &&
		((val2 & BIT(scpd->data->hwv_shift)) == 0x0))
		return 1;

	return 0;
}

static int scpsys_hwv_power_on(struct generic_pm_domain *genpd)
{
	struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
	struct scp *scp = scpd->scp;
	u32 val = 0;
	int ret = 0;
	int tmp;
	int i = 0;

	ret = scpsys_regulator_enable(scpd);
	if (ret < 0)
		goto out;

	ret = scpsys_clk_enable(scpd->clk, MAX_CLKS);
	if (ret)
		goto out;

	ret = readx_poll_timeout_atomic(mtk_hwv_is_done, scpd, tmp, tmp > 0,
			MTK_POLL_DELAY_US, MTK_POLL_IRQ_TIMEOUT);
	if (ret < 0)
		goto out;

	val = BIT(scpd->data->hwv_shift);
	regmap_write(scpd->hwv_regmap, scpd->data->hwv_set_ofs, val);
	do {
		regmap_read(scpd->hwv_regmap, scpd->data->hwv_set_ofs, &val);
		if ((val & BIT(scpd->data->hwv_shift)) != 0)
			break;

		if (i > MTK_POLL_HWV_PREPARE_CNT)
			goto out;

		udelay(MTK_POLL_HWV_PREPARE_US);
		i++;
	} while (1);

	/* add debounce time */
	udelay(1);

	/* wait until VOTER_ACK = 1 */
	ret = readx_poll_timeout_atomic(mtk_hwv_is_enable_done, scpd, tmp, tmp > 0,
			MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT_300MS);
	if (ret < 0)
		goto out;

	return 0;
out:
	dev_err(scp->dev, "Failed to power on domain %s(%d)\n", genpd->name, ret);
	return ret;
}

static int scpsys_hwv_power_off(struct generic_pm_domain *genpd)
{
	struct scp_domain *scpd = container_of(genpd, struct scp_domain, genpd);
	struct scp *scp = scpd->scp;
	u32 val = 0;
	int ret = 0;
	int tmp;
	int i = 0;

	ret = readx_poll_timeout_atomic(mtk_hwv_is_done, scpd, tmp, tmp > 0,
			MTK_POLL_DELAY_US, MTK_POLL_IRQ_TIMEOUT);
	if (ret < 0)
		goto out;

	val = BIT(scpd->data->hwv_shift);
	regmap_write(scpd->hwv_regmap, scpd->data->hwv_clr_ofs, val);
	do {
		regmap_read(scpd->hwv_regmap, scpd->data->hwv_clr_ofs, &val);
		if ((val & BIT(scpd->data->hwv_shift)) == 0)
			break;

		if (i > MTK_POLL_HWV_PREPARE_CNT)
			goto out;

		i++;
		udelay(MTK_POLL_HWV_PREPARE_US);
	} while (1);

	/* delay 100us for stable status */
	udelay(MTK_STABLE_DELAY_US);

	/* wait until VOTER_ACK = 0 */
	ret = readx_poll_timeout_atomic(mtk_hwv_is_disable_done,
			scpd, tmp, tmp > 0, MTK_POLL_DELAY_US, MTK_POLL_TIMEOUT_300MS);
	if (ret < 0)
		goto out;

	scpsys_clk_disable(scpd->clk, MAX_CLKS);

	ret = scpsys_regulator_disable(scpd);
	if (ret < 0)
		goto out;

	return 0;
out:
	dev_err(scp->dev, "Failed to power off domain %s(%d)\n", genpd->name, ret);
	return ret;
}

static void init_clks(struct platform_device *pdev, struct clk **clk)
{
	int i;

	for (i = CLK_NONE + 1; i < CLK_MAX; i++)
		clk[i] = devm_clk_get(&pdev->dev, clk_names[i]);
}

static int init_subsys_clks(struct platform_device *pdev,
			    const char *prefix, struct clk **clk)
{
	struct device_node *node = pdev->dev.of_node;
	u32 prefix_len, sub_clk_cnt = 0;
	struct property *prop;
	const char *clk_name;

	if (!node) {
		dev_err(&pdev->dev, "Cannot find scpsys node: %ld\n",
			   PTR_ERR(node));
		return PTR_ERR(node);
	}

	prefix_len = strlen(prefix);

	of_property_for_each_string(node, "clock-names", prop, clk_name) {
		if (!strncmp(clk_name, prefix, prefix_len) &&
		    (strlen(clk_name) > prefix_len + 1) &&
		    (clk_name[prefix_len] == '-')) {
			if (sub_clk_cnt >= MAX_SUBSYS_CLKS) {
				dev_err(&pdev->dev,
					   "subsys clk out of range %d\n",
					   sub_clk_cnt);
				return -EINVAL;
			}

			clk[sub_clk_cnt] = devm_clk_get(&pdev->dev, clk_name);

			if (IS_ERR(clk[sub_clk_cnt])) {
				dev_err(&pdev->dev,
					   "Subsys clk get fail %ld\n",
					   PTR_ERR(clk[sub_clk_cnt]));
				return PTR_ERR(clk[sub_clk_cnt]);
			}
			sub_clk_cnt++;
		}
	}

	return sub_clk_cnt;
}

static int mtk_pd_get_regmap(struct platform_device *pdev, struct regmap **regmap,
			const char *name)
{
	*regmap = syscon_regmap_lookup_by_phandle(pdev->dev.of_node, name);
	if (PTR_ERR(*regmap) == -ENODEV) {
		dev_notice(&pdev->dev, "%s regmap is null(%ld)\n",
				name, PTR_ERR(*regmap));

		*regmap = NULL;
	} else if (IS_ERR(*regmap)) {
		dev_notice(&pdev->dev, "Cannot find %s controller: %ld\n",
				name, PTR_ERR(*regmap));

		return PTR_ERR(*regmap);
	}

	return 0;
}

struct scp *init_scp(struct platform_device *pdev, const struct scp_soc_data *soc)
{
	struct genpd_onecell_data *pd_data;
	struct resource *res;
	int i, j;
	struct scp *scp;
	struct clk *clk[CLK_MAX];
	int ret;

	scp = devm_kzalloc(&pdev->dev, sizeof(*scp), GFP_KERNEL);
	if (!scp)
		return ERR_PTR(-ENOMEM);

	scp->ctrl_reg.pwr_sta_offs = soc->regs.pwr_sta_offs;
	scp->ctrl_reg.pwr_sta2nd_offs = soc->regs.pwr_sta2nd_offs;

	scp->bus_prot_reg_update = soc->bus_prot_reg_update;

	scp->dev = &pdev->dev;

	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
	scp->base = devm_ioremap_resource(&pdev->dev, res);
	if (IS_ERR(scp->base))
		return ERR_CAST(scp->base);

	scp->domains = devm_kcalloc(&pdev->dev,
				soc->num_domains, sizeof(*scp->domains), GFP_KERNEL);
	if (!scp->domains)
		return ERR_PTR(-ENOMEM);

	pd_data = &scp->pd_data;

	pd_data->domains = devm_kcalloc(&pdev->dev,
			soc->num_domains, sizeof(*pd_data->domains), GFP_KERNEL);
	if (!pd_data->domains)
		return ERR_PTR(-ENOMEM);

	if (soc->bp_list && soc->num_bp > 0) {
		scp->num_bp = soc->num_bp;
		scp->bp_regmap = devm_kcalloc(&pdev->dev,
				scp->num_bp, sizeof(*scp->bp_regmap), GFP_KERNEL);
		if (!scp->bp_regmap)
			return ERR_PTR(-ENOMEM);

		/* get bus prot regmap from dts node, 0 means invalid bus type */
		for (i = 1; i < scp->num_bp; i++) {
			ret = mtk_pd_get_regmap(pdev, &scp->bp_regmap[i], soc->bp_list[i]);
			if (ret)
				return ERR_PTR(ret);
		}
	} else {
		scp->infracfg = syscon_regmap_lookup_by_phandle(pdev->dev.of_node,
				"infracfg");
		if (IS_ERR(scp->infracfg)) {
			dev_err(&pdev->dev, "Cannot find infracfg controller: %ld\n",
					PTR_ERR(scp->infracfg));
			return ERR_CAST(scp->infracfg);
		}
	}

	for (i = 0; i < soc->num_domains; i++) {
		struct scp_domain *scpd = &scp->domains[i];
		const struct scp_domain_data *data = &soc->domains[i];

		scpd->supply = devm_regulator_get_optional(&pdev->dev, data->name);
		if (IS_ERR(scpd->supply)) {
			if (PTR_ERR(scpd->supply) == -ENODEV)
				scpd->supply = NULL;
			else
				return ERR_CAST(scpd->supply);
		}
	}

	pd_data->num_domains = soc->num_domains;

	init_clks(pdev, clk);

	for (i = 0; i < soc->num_domains; i++) {
		struct scp_domain *scpd = &scp->domains[i];
		struct generic_pm_domain *genpd = &scpd->genpd;
		const struct scp_domain_data *data = &soc->domains[i];

		pd_data->domains[i] = genpd;
		scpd->scp = scp;

		scpd->data = data;

		for (j = 0; j < MAX_CLKS && data->clk_id[j]; j++) {
			struct clk *c = clk[data->clk_id[j]];

			if (IS_ERR(c)) {
				dev_err(&pdev->dev, "%s: clk unavailable\n",
					data->name);
				return ERR_CAST(c);
			}

			scpd->clk[j] = c;
		}

		if (data->subsys_clk_prefix) {
			ret = init_subsys_clks(pdev, data->subsys_clk_prefix, scpd->subsys_clk);
			if (ret < 0) {
				dev_notice(&pdev->dev, "%s: subsys clk unavailable\n", data->name);
				return ERR_PTR(ret);
			}
		}

		if (data->hwv_comp) {
			ret = mtk_pd_get_regmap(pdev, &scpd->hwv_regmap, data->hwv_comp);
			if (ret)
				return ERR_PTR(ret);
		}

		genpd->name = data->name;
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_HWV_OPS)) {
			genpd->power_on = scpsys_hwv_power_on;
			genpd->power_off = scpsys_hwv_power_off;
		} else {
			genpd->power_off = scpsys_power_off;
			genpd->power_on = scpsys_power_on;
		}
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_ACTIVE_WAKEUP))
			genpd->flags |= GENPD_FLAG_ACTIVE_WAKEUP;
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IRQ_SAVE))
			genpd->flags |= GENPD_FLAG_IRQ_SAFE;
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_ALWAYS_ON))
			genpd->flags |= GENPD_FLAG_ALWAYS_ON;
	}

	return scp;
}

static void mtk_register_power_domains(struct platform_device *pdev,
				struct scp *scp, int num)
{
	struct genpd_onecell_data *pd_data;
	int i, ret;

	for (i = 0; i < num; i++) {
		struct scp_domain *scpd = &scp->domains[i];
		struct generic_pm_domain *genpd = &scpd->genpd;
		bool on;

		/*
		 * Initially turn on all domains to make the domains usable
		 * with !CONFIG_PM and to get the hardware in sync with the
		 * software.  The unused domains will be switched off during
		 * late_init time.
		 */
		if (MTK_SCPD_CAPS(scpd, MTK_SCPD_KEEP_DEFAULT_OFF)) {
			if (MTK_SCPD_CAPS(scpd, MTK_SCPD_IS_PWR_CON_ON))
				scpd->boot_status = scpsys_pwr_ack_is_on(scpd) &&
						    scpsys_pwr_ack_2nd_is_on(scpd);
			else
				scpd->boot_status = (scpsys_domain_is_on(scpd) > 0) ? true : false;

			if (scpd->boot_status)
				on = !WARN_ON(genpd->power_on(genpd) < 0);
			else
				on = false;
		} else if (MTK_SCPD_CAPS(scpd, MTK_SCPD_BYPASS_INIT_ON)) {
			on = false;
		} else {
			on = !WARN_ON(genpd->power_on(genpd) < 0);
		}
		pm_genpd_init(genpd, NULL, !on);
	}

	/*
	 * We are not allowed to fail here since there is no way to unregister
	 * a power domain. Once registered above we have to keep the domains
	 * valid.
	 */

	pd_data = &scp->pd_data;

	ret = of_genpd_add_provider_onecell(pdev->dev.of_node, pd_data);
	if (ret)
		dev_err(&pdev->dev, "Failed to add OF provider: %d\n", ret);
}

/*
 * MT2701 power domain support
 */

static const struct scp_domain_data scp_domain_data_mt2701[] = {
	[MT2701_POWER_DOMAIN_CONN] = {
		.name = "conn",
		.sta_mask = PWR_STATUS_CONN,
		.ctl_offs = SPM_CONN_PWR_CON,
		.bus_prot_mask = MT2701_TOP_AXI_PROT_EN_CONN_M |
				 MT2701_TOP_AXI_PROT_EN_CONN_S,
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_DISP] = {
		.name = "disp",
		.sta_mask = PWR_STATUS_DISP,
		.ctl_offs = SPM_DIS_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.clk_id = {CLK_MM},
		.bus_prot_mask = MT2701_TOP_AXI_PROT_EN_MM_M0,
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_MFG] = {
		.name = "mfg",
		.sta_mask = PWR_STATUS_MFG,
		.ctl_offs = SPM_MFG_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MFG},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_VDEC] = {
		.name = "vdec",
		.sta_mask = PWR_STATUS_VDEC,
		.ctl_offs = SPM_VDE_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_ISP] = {
		.name = "isp",
		.sta_mask = PWR_STATUS_ISP,
		.ctl_offs = SPM_ISP_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
		.clk_id = {CLK_MM},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_BDP] = {
		.name = "bdp",
		.sta_mask = PWR_STATUS_BDP,
		.ctl_offs = SPM_BDP_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_ETH] = {
		.name = "eth",
		.sta_mask = PWR_STATUS_ETH,
		.ctl_offs = SPM_ETH_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_ETHIF},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_HIF] = {
		.name = "hif",
		.sta_mask = PWR_STATUS_HIF,
		.ctl_offs = SPM_HIF_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_ETHIF},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2701_POWER_DOMAIN_IFR_MSC] = {
		.name = "ifr_msc",
		.sta_mask = PWR_STATUS_IFR_MSC,
		.ctl_offs = SPM_IFR_MSC_PWR_CON,
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
};

/*
 * MT2712 power domain support
 */
static const struct scp_domain_data scp_domain_data_mt2712[] = {
	[MT2712_POWER_DOMAIN_MM] = {
		.name = "mm",
		.sta_mask = PWR_STATUS_DISP,
		.ctl_offs = SPM_DIS_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_VDEC] = {
		.name = "vdec",
		.sta_mask = PWR_STATUS_VDEC,
		.ctl_offs = SPM_VDE_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM, CLK_VDEC},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_VENC] = {
		.name = "venc",
		.sta_mask = PWR_STATUS_VENC,
		.ctl_offs = SPM_VEN_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_MM, CLK_VENC, CLK_JPGDEC},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_ISP] = {
		.name = "isp",
		.sta_mask = PWR_STATUS_ISP,
		.ctl_offs = SPM_ISP_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
		.clk_id = {CLK_MM},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_AUDIO] = {
		.name = "audio",
		.sta_mask = PWR_STATUS_AUDIO,
		.ctl_offs = SPM_AUDIO_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_AUDIO},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_USB] = {
		.name = "usb",
		.sta_mask = PWR_STATUS_USB,
		.ctl_offs = SPM_USB_PWR_CON,
		.sram_pdn_bits = GENMASK(10, 8),
		.sram_pdn_ack_bits = GENMASK(14, 12),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_USB2] = {
		.name = "usb2",
		.sta_mask = PWR_STATUS_USB2,
		.ctl_offs = SPM_USB2_PWR_CON,
		.sram_pdn_bits = GENMASK(10, 8),
		.sram_pdn_ack_bits = GENMASK(14, 12),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_MFG] = {
		.name = "mfg",
		.sta_mask = PWR_STATUS_MFG,
		.ctl_offs = SPM_MFG_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(16, 16),
		.clk_id = {CLK_MFG},
		.bus_prot_mask = BIT(14) | BIT(21) | BIT(23),
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_MFG_SC1] = {
		.name = "mfg_sc1",
		.sta_mask = BIT(22),
		.ctl_offs = 0x02c0,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(16, 16),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_MFG_SC2] = {
		.name = "mfg_sc2",
		.sta_mask = BIT(23),
		.ctl_offs = 0x02c4,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(16, 16),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT2712_POWER_DOMAIN_MFG_SC3] = {
		.name = "mfg_sc3",
		.sta_mask = BIT(30),
		.ctl_offs = 0x01f8,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(16, 16),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
};

static const struct scp_subdomain scp_subdomain_mt2712[] = {
	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_VDEC},
	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_VENC},
	{MT2712_POWER_DOMAIN_MM, MT2712_POWER_DOMAIN_ISP},
	{MT2712_POWER_DOMAIN_MFG, MT2712_POWER_DOMAIN_MFG_SC1},
	{MT2712_POWER_DOMAIN_MFG_SC1, MT2712_POWER_DOMAIN_MFG_SC2},
	{MT2712_POWER_DOMAIN_MFG_SC2, MT2712_POWER_DOMAIN_MFG_SC3},
};

/*
 * MT6797 power domain support
 */

static const struct scp_domain_data scp_domain_data_mt6797[] = {
	[MT6797_POWER_DOMAIN_VDEC] = {
		.name = "vdec",
		.sta_mask = BIT(7),
		.ctl_offs = 0x300,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_VDEC},
	},
	[MT6797_POWER_DOMAIN_VENC] = {
		.name = "venc",
		.sta_mask = BIT(21),
		.ctl_offs = 0x304,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_NONE},
	},
	[MT6797_POWER_DOMAIN_ISP] = {
		.name = "isp",
		.sta_mask = BIT(5),
		.ctl_offs = 0x308,
		.sram_pdn_bits = GENMASK(9, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
		.clk_id = {CLK_NONE},
	},
	[MT6797_POWER_DOMAIN_MM] = {
		.name = "mm",
		.sta_mask = BIT(3),
		.ctl_offs = 0x30C,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM},
		.bus_prot_mask = (BIT(1) | BIT(2)),
	},
	[MT6797_POWER_DOMAIN_AUDIO] = {
		.name = "audio",
		.sta_mask = BIT(24),
		.ctl_offs = 0x314,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_NONE},
	},
	[MT6797_POWER_DOMAIN_MFG_ASYNC] = {
		.name = "mfg_async",
		.sta_mask = BIT(13),
		.ctl_offs = 0x334,
		.sram_pdn_bits = 0,
		.sram_pdn_ack_bits = 0,
		.clk_id = {CLK_MFG},
	},
	[MT6797_POWER_DOMAIN_MJC] = {
		.name = "mjc",
		.sta_mask = BIT(20),
		.ctl_offs = 0x310,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_NONE},
	},
};

#define SPM_PWR_STATUS_MT6797		0x0180
#define SPM_PWR_STATUS_2ND_MT6797	0x0184

static const struct scp_subdomain scp_subdomain_mt6797[] = {
	{MT6797_POWER_DOMAIN_MM, MT6797_POWER_DOMAIN_VDEC},
	{MT6797_POWER_DOMAIN_MM, MT6797_POWER_DOMAIN_ISP},
	{MT6797_POWER_DOMAIN_MM, MT6797_POWER_DOMAIN_VENC},
	{MT6797_POWER_DOMAIN_MM, MT6797_POWER_DOMAIN_MJC},
};

/*
 * MT7622 power domain support
 */

static const struct scp_domain_data scp_domain_data_mt7622[] = {
	[MT7622_POWER_DOMAIN_ETHSYS] = {
		.name = "ethsys",
		.sta_mask = PWR_STATUS_ETHSYS,
		.ctl_offs = SPM_ETHSYS_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_NONE},
		.bus_prot_mask = MT7622_TOP_AXI_PROT_EN_ETHSYS,
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7622_POWER_DOMAIN_HIF0] = {
		.name = "hif0",
		.sta_mask = PWR_STATUS_HIF0,
		.ctl_offs = SPM_HIF0_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_HIFSEL},
		.bus_prot_mask = MT7622_TOP_AXI_PROT_EN_HIF0,
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7622_POWER_DOMAIN_HIF1] = {
		.name = "hif1",
		.sta_mask = PWR_STATUS_HIF1,
		.ctl_offs = SPM_HIF1_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_HIFSEL},
		.bus_prot_mask = MT7622_TOP_AXI_PROT_EN_HIF1,
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7622_POWER_DOMAIN_WB] = {
		.name = "wb",
		.sta_mask = PWR_STATUS_WB,
		.ctl_offs = SPM_WB_PWR_CON,
		.sram_pdn_bits = 0,
		.sram_pdn_ack_bits = 0,
		.clk_id = {CLK_NONE},
		.bus_prot_mask = MT7622_TOP_AXI_PROT_EN_WB,
		.caps = MTK_SCPD_ACTIVE_WAKEUP | MTK_SCPD_FWAIT_SRAM,
	},
};

/*
 * MT7623A power domain support
 */

static const struct scp_domain_data scp_domain_data_mt7623a[] = {
	[MT7623A_POWER_DOMAIN_CONN] = {
		.name = "conn",
		.sta_mask = PWR_STATUS_CONN,
		.ctl_offs = SPM_CONN_PWR_CON,
		.bus_prot_mask = MT2701_TOP_AXI_PROT_EN_CONN_M |
				 MT2701_TOP_AXI_PROT_EN_CONN_S,
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7623A_POWER_DOMAIN_ETH] = {
		.name = "eth",
		.sta_mask = PWR_STATUS_ETH,
		.ctl_offs = SPM_ETH_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_ETHIF},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7623A_POWER_DOMAIN_HIF] = {
		.name = "hif",
		.sta_mask = PWR_STATUS_HIF,
		.ctl_offs = SPM_HIF_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_ETHIF},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT7623A_POWER_DOMAIN_IFR_MSC] = {
		.name = "ifr_msc",
		.sta_mask = PWR_STATUS_IFR_MSC,
		.ctl_offs = SPM_IFR_MSC_PWR_CON,
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
};

/*
 * MT8173 power domain support
 */

static const struct scp_domain_data scp_domain_data_mt8173[] = {
	[MT8173_POWER_DOMAIN_VDEC] = {
		.name = "vdec",
		.sta_mask = PWR_STATUS_VDEC,
		.ctl_offs = SPM_VDE_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM},
	},
	[MT8173_POWER_DOMAIN_VENC] = {
		.name = "venc",
		.sta_mask = PWR_STATUS_VENC,
		.ctl_offs = SPM_VEN_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_MM, CLK_VENC},
	},
	[MT8173_POWER_DOMAIN_ISP] = {
		.name = "isp",
		.sta_mask = PWR_STATUS_ISP,
		.ctl_offs = SPM_ISP_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
		.clk_id = {CLK_MM},
	},
	[MT8173_POWER_DOMAIN_MM] = {
		.name = "mm",
		.sta_mask = PWR_STATUS_DISP,
		.ctl_offs = SPM_DIS_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.clk_id = {CLK_MM},
		.bus_prot_mask = MT8173_TOP_AXI_PROT_EN_MM_M0 |
			MT8173_TOP_AXI_PROT_EN_MM_M1,
	},
	[MT8173_POWER_DOMAIN_VENC_LT] = {
		.name = "venc_lt",
		.sta_mask = PWR_STATUS_VENC_LT,
		.ctl_offs = SPM_VEN2_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_MM, CLK_VENC_LT},
	},
	[MT8173_POWER_DOMAIN_AUDIO] = {
		.name = "audio",
		.sta_mask = PWR_STATUS_AUDIO,
		.ctl_offs = SPM_AUDIO_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_NONE},
	},
	[MT8173_POWER_DOMAIN_USB] = {
		.name = "usb",
		.sta_mask = PWR_STATUS_USB,
		.ctl_offs = SPM_USB_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(15, 12),
		.clk_id = {CLK_NONE},
		.caps = MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT8173_POWER_DOMAIN_MFG_ASYNC] = {
		.name = "mfg_async",
		.sta_mask = PWR_STATUS_MFG_ASYNC,
		.ctl_offs = SPM_MFG_ASYNC_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = 0,
		.clk_id = {CLK_MFG},
	},
	[MT8173_POWER_DOMAIN_MFG_2D] = {
		.name = "mfg_2d",
		.sta_mask = PWR_STATUS_MFG_2D,
		.ctl_offs = SPM_MFG_2D_PWR_CON,
		.sram_pdn_bits = GENMASK(11, 8),
		.sram_pdn_ack_bits = GENMASK(13, 12),
		.clk_id = {CLK_NONE},
	},
	[MT8173_POWER_DOMAIN_MFG] = {
		.name = "mfg",
		.sta_mask = PWR_STATUS_MFG,
		.ctl_offs = SPM_MFG_PWR_CON,
		.sram_pdn_bits = GENMASK(13, 8),
		.sram_pdn_ack_bits = GENMASK(21, 16),
		.clk_id = {CLK_NONE},
		.bus_prot_mask = MT8173_TOP_AXI_PROT_EN_MFG_S |
			MT8173_TOP_AXI_PROT_EN_MFG_M0 |
			MT8173_TOP_AXI_PROT_EN_MFG_M1 |
			MT8173_TOP_AXI_PROT_EN_MFG_SNOOP_OUT,
	},
};

static const struct scp_subdomain scp_subdomain_mt8173[] = {
	{MT8173_POWER_DOMAIN_MFG_ASYNC, MT8173_POWER_DOMAIN_MFG_2D},
	{MT8173_POWER_DOMAIN_MFG_2D, MT8173_POWER_DOMAIN_MFG},
};

/*
 * MT8196 power domain support
 */
static const char *mt8196_spm_bp_list[MT8196_SPM_BP_NR] = {
	[MT8196_SPM_BP_SPM] = "spm",
};

static const struct scp_domain_data scp_domain_mt8196_spm_hwv_data[] = {
	[MT8196_POWER_DOMAIN_CONN] = {
		.name = "conn",
		.ctl_offs = MT8196_SPM_CONN_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_CONN),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_BYPASS_INIT_ON,
	},
	[MT8196_POWER_DOMAIN_SSUSB_DP_PHY_P0] = {
		.name = "ssusb-dp-phy-p0",
		.ctl_offs = MT8196_SPM_SSUSB_DP_PHY_P0_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_SSUSB_DP_PHY_P0),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_ALWAYS_ON,
	},
	[MT8196_POWER_DOMAIN_SSUSB_P0] = {
		.name = "ssusb-p0",
		.ctl_offs = MT8196_SPM_SSUSB_P0_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_SSUSB_P0),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_ALWAYS_ON,
	},
	[MT8196_POWER_DOMAIN_SSUSB_P1] = {
		.name = "ssusb-p1",
		.ctl_offs = MT8196_SPM_SSUSB_P1_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_SSUSB_P1),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_ALWAYS_ON,
	},
	[MT8196_POWER_DOMAIN_SSUSB_P23] = {
		.name = "ssusb-p23",
		.ctl_offs = MT8196_SPM_SSUSB_P23_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_SSUSB_P23),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_BYPASS_INIT_ON,
	},
	[MT8196_POWER_DOMAIN_SSUSB_PHY_P2] = {
		.name = "ssusb-phy-p2",
		.ctl_offs = MT8196_SPM_SSUSB_PHY_P2_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_SSUSB_PHY_P2),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_BYPASS_INIT_ON,
	},
	[MT8196_POWER_DOMAIN_PEXTP_MAC0] = {
		.name = "pextp-mac0",
		.ctl_offs = MT8196_SPM_PEXTP_MAC0_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_MAC0),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_PEXTP_MAC1] = {
		.name = "pextp-mac1",
		.ctl_offs = MT8196_SPM_PEXTP_MAC1_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_MAC1),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_PEXTP_MAC2] = {
		.name = "pextp-mac2",
		.ctl_offs = MT8196_SPM_PEXTP_MAC2_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_MAC2),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_PEXTP_PHY0] = {
		.name = "pextp-phy0",
		.ctl_offs = MT8196_SPM_PEXTP_PHY0_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_PHY0),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_PEXTP_PHY1] = {
		.name = "pextp-phy1",
		.ctl_offs = MT8196_SPM_PEXTP_PHY1_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_PHY1),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_PEXTP_PHY2] = {
		.name = "pextp-phy2",
		.ctl_offs = MT8196_SPM_PEXTP_PHY2_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_PEXTP_PHY2),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_PEXTP_PHY_RTFF | MTK_SCPD_RTFF_DELAY,
	},
	[MT8196_POWER_DOMAIN_AUDIO] = {
		.name = "audio",
		.ctl_offs = MT8196_SPM_AUDIO_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_AUDIO),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF,
	},
	[MT8196_POWER_DOMAIN_ADSP_TOP_DORMANT] = {
		.name = "adsp-top-dormant",
		.ctl_offs = MT8196_SPM_ADSP_TOP_PWR_CON,
		.sram_slp_bits = GENMASK(9, 9),
		.sram_slp_ack_bits = GENMASK(13, 13),
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM,MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_ADSP_TOP),
		},
		.caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_SRAM_SLP | MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8196_POWER_DOMAIN_ADSP_INFRA] = {
		.name = "adsp-infra",
		.ctl_offs = MT8196_SPM_ADSP_INFRA_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_ADSP_INFRA),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_ALWAYS_ON,
	},
	[MT8196_POWER_DOMAIN_ADSP_AO] = {
		.name = "adsp-ao",
		.ctl_offs = MT8196_SPM_ADSP_AO_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8196_SPM_BP_SPM, MT8196_SPM_BUS_PROTECT_EN_SET,
				MT8196_SPM_BUS_PROTECT_EN_CLR, MT8196_SPM_BUS_PROTECT_EN,
				MT8196_SPM_BUS_PROTECT_RDY, MT8196_SPM_PROT_EN_BUS_ADSP_AO),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_NON_CPU_RTFF | MTK_SCPD_ALWAYS_ON,
	},
	[MT8196_POWER_DOMAIN_MM_PROC_DORMANT] = {
		.name = "mm-proc-dormant",
		.hwv_comp = "hw-voter-regmap",
		.hwv_set_ofs = MT8196_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_VOTE_MTCMOS_ENABLE0,
		.hwv_set_sta_ofs = MT8196_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_shift = MT8196_VOTE_MM_PROC_SHIFT,
		.caps = MTK_SCPD_HWV_OPS | MTK_SCPD_IRQ_SAVE,
	},
	[MT8196_POWER_DOMAIN_SSR] = {
		.name = "ssrsys",
		.hwv_comp = "hw-voter-regmap",
		.hwv_set_ofs = MT8196_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_VOTE_MTCMOS_ENABLE0,
		.hwv_set_sta_ofs = MT8196_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_shift = MT8196_VOTE_SSR_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
};

static const struct scp_subdomain scp_subdomain_mt8196_spm[] = {
	{MT8196_POWER_DOMAIN_SSUSB_P0, MT8196_POWER_DOMAIN_SSUSB_DP_PHY_P0},
	{MT8196_POWER_DOMAIN_SSUSB_P23, MT8196_POWER_DOMAIN_SSUSB_PHY_P2},
	{MT8196_POWER_DOMAIN_PEXTP_MAC0, MT8196_POWER_DOMAIN_PEXTP_PHY0},
	{MT8196_POWER_DOMAIN_PEXTP_MAC1, MT8196_POWER_DOMAIN_PEXTP_PHY1},
	{MT8196_POWER_DOMAIN_PEXTP_MAC2, MT8196_POWER_DOMAIN_PEXTP_PHY2},
	{MT8196_POWER_DOMAIN_ADSP_INFRA, MT8196_POWER_DOMAIN_AUDIO},
	{MT8196_POWER_DOMAIN_ADSP_INFRA, MT8196_POWER_DOMAIN_ADSP_TOP_DORMANT},
	{MT8196_POWER_DOMAIN_ADSP_AO, MT8196_POWER_DOMAIN_ADSP_INFRA},
};

static struct generic_pm_domain *mt8196_mm_proc_domain;

static int mt8196_spm_post_probe(struct platform_device *pdev,
		struct scp *scp)
{
	mt8196_mm_proc_domain
		= scp->pd_data.domains[MT8196_POWER_DOMAIN_MM_PROC_DORMANT];
	return 0;
}

static const char *mt8196_mmpc_bp_list[MT8196_MMPC_BP_NR] = {
	[MT8196_MMPC_BP_MMPC] = "mmpc",
};

static const struct scp_domain_data scp_domain_mt8196_mmpc_hwv_data[] = {
	[MT8196_POWER_DOMAIN_VDE0] = {
		.name = "vde0",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VDE0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_VDE1] = {
		.name = "vde1",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VDE1_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_VDE_VCORE0] = {
		.name = "vde-vcore0",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VDE_VCORE0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_VEN0] = {
		.name = "ven0",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VEN0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_VEN1] = {
		.name = "ven1",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VEN1_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_VEN2] = {
		.name = "ven2",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_VEN2_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DISP_VCORE] = {
		.name = "disp-vcore",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_DISP_VCORE_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DIS0_DORMANT] = {
		.name = "dis0-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_DIS0_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DIS1_DORMANT] = {
		.name = "dis1-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_DIS1_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_OVL0_DORMANT] = {
		.name = "ovl0-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_OVL0_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_OVL1_DORMANT] = {
		.name = "ovl1-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_OVL1_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DISP_EDPTX_DORMANT] = {
		.name = "disp-edptx-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_DISP_EDPTX_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DISP_DPTX_DORMANT] = {
		.name = "disp-dptx-dormant",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_DISP_DPTX_SHIFT,
		.clk_id = {CLK_DISP_AO_CONFIG, CLK_DISP_DPC},
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_MML0_SHUTDOWN] = {
		.name = "mml0-shutdown",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET0,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE0,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_CLR0,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS0,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS0,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK0,
		.hwv_shift = MT8196_MM_VOTE_MML0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_MML1_SHUTDOWN] = {
		.name = "mml1-shutdown",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_MML0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_MM_INFRA0] = {
		.name = "mm-infra0",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_MM_INFRA0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS | MTK_SCPD_IRQ_SAVE,
	},
	[MT8196_POWER_DOMAIN_MM_INFRA1] = {
		.name = "mm-infra1",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_MM_INFRA1_SHIFT,
		.caps = MTK_SCPD_HWV_OPS | MTK_SCPD_IRQ_SAVE,
	},
	[MT8196_POWER_DOMAIN_MM_INFRA_AO] = {
		.name = "mm-infra-ao",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_MM_INFRA_AO_SHIFT,
		.caps = MTK_SCPD_HWV_OPS | MTK_SCPD_IRQ_SAVE,
	},
	[MT8196_POWER_DOMAIN_CSI_BS_RX] = {
		.name = "csi-bs-rx",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_CSI_BS_RX_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_CSI_LS_RX] = {
		.name = "csi-ls-rx",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_CSI_LS_RX_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DSI_PHY0] = {
		.name = "dsi-phy0",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_DSI_PHY0_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DSI_PHY1] = {
		.name = "dsi-phy1",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_DSI_PHY1_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
	[MT8196_POWER_DOMAIN_DSI_PHY2] = {
		.name = "dsi-phy2",
		.hwv_comp = "mm-hw-ccf-regmap",
		.hwv_set_ofs = MT8196_MM_VOTE_MTCMOS_SET1,
		.hwv_clr_ofs = MT8196_MM_VOTE_MTCMOS_CLR1,
		.hwv_done_ofs = MT8196_MM_VOTE_MTCMOS_DONE1,
		.hwv_en_ofs = MT8196_MM_VOTE_MTCMOS_ENABLE1,
		.hwv_set_sta_ofs = MT8196_MM_VOTE_MTCMOS_SET_STATUS1,
		.hwv_clr_sta_ofs = MT8196_MM_VOTE_MTCMOS_CLR_STATUS1,
		.hwv_ack_ofs = MT8196_MM_VOTE_MTCMOS_PM_ACK1,
		.hwv_shift = MT8196_MM_VOTE_DSI_PHY2_SHIFT,
		.caps = MTK_SCPD_HWV_OPS,
	},
};

static const struct scp_subdomain scp_subdomain_mt8196_mmpc[] = {
	{MT8196_POWER_DOMAIN_VDE_VCORE0, MT8196_POWER_DOMAIN_VDE0},
	{MT8196_POWER_DOMAIN_VDE_VCORE0, MT8196_POWER_DOMAIN_VDE1},
	{MT8196_POWER_DOMAIN_VEN0, MT8196_POWER_DOMAIN_VEN1},
	{MT8196_POWER_DOMAIN_VEN1, MT8196_POWER_DOMAIN_VEN2},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_DIS0_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_DIS1_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_OVL0_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_OVL1_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_DISP_EDPTX_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_DISP_DPTX_DORMANT},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_MML0_SHUTDOWN},
	{MT8196_POWER_DOMAIN_DISP_VCORE, MT8196_POWER_DOMAIN_MML1_SHUTDOWN},
	{MT8196_POWER_DOMAIN_MM_INFRA1, MT8196_POWER_DOMAIN_DISP_VCORE},
	{MT8196_POWER_DOMAIN_MM_INFRA1, MT8196_POWER_DOMAIN_VDE_VCORE0},
	{MT8196_POWER_DOMAIN_MM_INFRA1, MT8196_POWER_DOMAIN_VEN0},
	{MT8196_POWER_DOMAIN_MM_INFRA0, MT8196_POWER_DOMAIN_MM_INFRA1},
	{MT8196_POWER_DOMAIN_MM_INFRA_AO, MT8196_POWER_DOMAIN_MM_INFRA0},
};

static int mt8196_mmpc_post_probe(struct platform_device *pdev,
		struct scp *scp)
{
	int ret, i;
	int subdomain[] = {
		MT8196_POWER_DOMAIN_MM_INFRA_AO,
		MT8196_POWER_DOMAIN_CSI_BS_RX,
		MT8196_POWER_DOMAIN_CSI_LS_RX,
		MT8196_POWER_DOMAIN_DSI_PHY0,
		MT8196_POWER_DOMAIN_DSI_PHY1,
		MT8196_POWER_DOMAIN_DSI_PHY2
	};

	for (i = 0; i < ARRAY_SIZE(subdomain); i++) {
		ret = pm_genpd_add_subdomain(mt8196_mm_proc_domain, scp->pd_data.domains[subdomain[i]]);
		if (ret && IS_ENABLED(CONFIG_PM)) {
			dev_err(&pdev->dev, "Failed to add subdomain: %d\n", ret);
			return ret;
		}
	}

	return 0;
}

static const struct scp_soc_data mt2701_data = {
	.domains = scp_domain_data_mt2701,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt2701),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND
	},
	.bus_prot_reg_update = true,
};

static const struct scp_soc_data mt2712_data = {
	.domains = scp_domain_data_mt2712,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt2712),
	.subdomains = scp_subdomain_mt2712,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt2712),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND
	},
	.bus_prot_reg_update = false,
};

static const struct scp_soc_data mt6797_data = {
	.domains = scp_domain_data_mt6797,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt6797),
	.subdomains = scp_subdomain_mt6797,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt6797),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS_MT6797,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND_MT6797
	},
	.bus_prot_reg_update = true,
};

static const struct scp_soc_data mt7622_data = {
	.domains = scp_domain_data_mt7622,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt7622),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND
	},
	.bus_prot_reg_update = true,
};

static const struct scp_soc_data mt7623a_data = {
	.domains = scp_domain_data_mt7623a,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt7623a),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND
	},
	.bus_prot_reg_update = true,
};

static const struct scp_soc_data mt8173_data = {
	.domains = scp_domain_data_mt8173,
	.num_domains = ARRAY_SIZE(scp_domain_data_mt8173),
	.subdomains = scp_subdomain_mt8173,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt8173),
	.regs = {
		.pwr_sta_offs = SPM_PWR_STATUS,
		.pwr_sta2nd_offs = SPM_PWR_STATUS_2ND
	},
	.bus_prot_reg_update = true,
};

static const struct scp_soc_data mt8196_spm_hwv_data = {
	.domains = scp_domain_mt8196_spm_hwv_data,
	.num_domains = MT8196_SPM_POWER_DOMAIN_NR,
	.subdomains = scp_subdomain_mt8196_spm,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt8196_spm),
	.regs = {
		.pwr_sta_offs = MT8196_SPM_PWR_STATUS,
		.pwr_sta2nd_offs = MT8196_SPM_PWR_STATUS_2ND,
	},
	.bp_list = mt8196_spm_bp_list,
	.num_bp = MT8196_SPM_BP_NR,
	.post_probe = mt8196_spm_post_probe,
};

static const struct scp_soc_data mt8196_mmpc_hwv_data = {
	.domains = scp_domain_mt8196_mmpc_hwv_data,
	.num_domains = MT8196_MMPC_POWER_DOMAIN_NR,
	.subdomains = scp_subdomain_mt8196_mmpc,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt8196_mmpc),
	.regs = {
		.pwr_sta_offs = MT8196_MM_PWR_STATUS,
		.pwr_sta2nd_offs = MT8196_MM_PWR_STATUS_2ND,
	},
	.bp_list = mt8196_mmpc_bp_list,
	.num_bp = MT8196_MMPC_BP_NR,
	.post_probe = mt8196_mmpc_post_probe,
};

/*
 * MT8189 power domain support
 */
static const char *mt8189_bus_list[MT8189_BUS_TYPE_NUM] = {
	[MT8189_BP_IFR_TYPE] = "infra-infracfg-ao-reg-bus",
	[MT8189_BP_VLP_TYPE] = "vlpcfg-reg-bus",
	[MT8189_VLPCFG_REG_TYPE] = "vlpcfg-reg-bus",
	[MT8189_EMICFG_AO_MEM_TYPE] = "emicfg-ao-mem",
};

static const struct scp_domain_data scp_domain_mt8189_spm_data[] = {
	[MT8189_POWER_DOMAIN_CONN] = {
		.name = "conn",
		.ctl_offs = MT8189_SPM_CONN_PWR_CON,
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c94, 0x0c98, 0x0c90, 0x0c9c,
				     MT8189_TOP_AXI_PROT_EN_MCU_STA_0_CONN),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c54, 0x0c58, 0x0c50, 0x0c5c,
				     MT8189_TOP_AXI_PROT_EN_INFRASYS_STA_1_CONN),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c94, 0x0c98, 0x0c90, 0x0c9c,
				     MT8189_TOP_AXI_PROT_EN_MCU_STA_0_CONN_2ND),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c44, 0x0c48, 0x0c40, 0x0c4c,
				     MT8189_TOP_AXI_PROT_EN_INFRASYS_STA_0_CONN),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_AUDIO] = {
		.name = "audio",
		.ctl_offs = MT8189_SPM_AUDIO_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c84, 0x0c88, 0x0c80, 0x0c8c,
				     MT8189_TOP_AXI_PROT_EN_PERISYS_STA_0_AUDIO),
		},
		.clk_id = {CLK_AUDIO},
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_ADSP_TOP_DORMANT] = {
		.name = "adsp-top-dormant",
		.ctl_offs = MT8189_SPM_ADSP_TOP_PWR_CON,
		.sram_slp_bits = GENMASK(9, 9),
		.sram_slp_ack_bits = GENMASK(13, 13),
		.caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_SRAM_SLP | MTK_SCPD_IS_PWR_CON_ON |
			MTK_SCPD_ACTIVE_WAKEUP | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_ADSP_INFRA] = {
		.name = "adsp-infra",
		.ctl_offs = MT8189_SPM_ADSP_INFRA_PWR_CON,
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_ADSP_AO] = {
		.name = "adsp-ao",
		.ctl_offs = MT8189_SPM_ADSP_AO_PWR_CON,
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_ISP_IMG1] = {
		.name = "isp-img1",
		.ctl_offs = MT8189_SPM_ISP_IMG1_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_ISP_IMG1),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_ISP_IMG1),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_ISP_IMG2] = {
		.name = "isp-img2",
		.ctl_offs = MT8189_SPM_ISP_IMG2_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_ISP_IPE] = {
		.name = "isp-ipe",
		.ctl_offs = MT8189_SPM_ISP_IPE_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_ISP_IPE),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_ISP_IPE),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_VDE0] = {
		.name = "vde0",
		.ctl_offs = MT8189_SPM_VDE0_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_VDE0),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_VDE0),
		},
		.clk_id = {CLK_VDEC},
		.subsys_clk_prefix = "vdec",
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_VEN0] = {
		.name = "ven0",
		.ctl_offs = MT8189_SPM_VEN0_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_VEN0),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_VEN0),
		},
		.clk_id = {CLK_VENC},
		.subsys_clk_prefix = "venc",
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_CAM_MAIN] = {
		.name = "cam-main",
		.ctl_offs = MT8189_SPM_CAM_MAIN_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1C,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_CAM_MAIN),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2C,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_CAM_MAIN),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_CAM_SUBA] = {
		.name = "cam-suba",
		.ctl_offs = MT8189_SPM_CAM_SUBA_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_CAM_SUBB] = {
		.name = "cam-subb",
		.ctl_offs = MT8189_SPM_CAM_SUBB_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_MDP0] = {
		.name = "mdp0",
		.ctl_offs = MT8189_SPM_MDP0_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_MDP0),
		},
		.clk_id = {CLK_MDP},
		.subsys_clk_prefix = "mdp0",
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_DISP] = {
		.name = "disp",
		.ctl_offs = MT8189_SPM_DISP_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c14, 0x0c18, 0x0c10, 0x0c1c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_0_DISP),
		},
		.clk_id = {CLK_DISP_AO_CONFIG},
		.subsys_clk_prefix = "disp",
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_MM_INFRA] = {
		.name = "mm-infra",
		.ctl_offs = MT8189_SPM_MM_INFRA_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_MM_INFRA),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
				     MT8189_TOP_AXI_PROT_EN_MMSYS_STA_1_MM_INFRA_2ND),
			BUS_PROT_SUBSYS_CLK_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
						MT8189_TOP_AXI_PROT_EN_MMSYS_MM_INFRA_CLK_IGN),
			BUS_PROT_SUBSYS_CLK_IGN(MT8189_BP_IFR_TYPE, 0x0c24, 0x0c28, 0x0c20, 0x0c2c,
						MT8189_TOP_AXI_PROT_EN_MMSYS_MM_INFRA_2ND_CLK_IGN),
		},
		.clk_id = {CLK_MM},
		.subsys_clk_prefix = "mm_infra",
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_DP_TX] = {
		.name = "dp-tx",
		.ctl_offs = MT8189_SPM_DP_TX_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_CSI_RX] = {
		.name = "csi-rx",
		.ctl_offs = MT8189_SPM_CSI_RX_PWR_CON,
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_KEEP_DEFAULT_OFF,
	},
	[MT8189_POWER_DOMAIN_SSUSB] = {
		.name = "ssusb",
		.ctl_offs = MT8189_SPM_SSUSB_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c84, 0x0c88, 0x0c80, 0x0c8c,
				     MT8189_TOP_AXI_PROT_EN_PERISYS_STA_0_SSUSB),
		},
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT8189_POWER_DOMAIN_MFG0] = {
		.name = "mfg0",
		.ctl_offs = MT8189_SPM_MFG0_PWR_CON,
		.caps = MTK_SCPD_IS_PWR_CON_ON,
		.clk_id = {CLK_MFG_TOP},
	},
	[MT8189_POWER_DOMAIN_MFG1] = {
		.name = "mfg1",
		.ctl_offs = MT8189_SPM_MFG1_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.bp_table = {
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0c54, 0x0c58, 0x0c50, 0x0C5c,
				     MT8189_TOP_AXI_PROT_EN_INFRASYS_STA_1_MFG1),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0ca4, 0x0ca8, 0x0ca0, 0x0cac,
				     MT8189_TOP_AXI_PROT_EN_MD_STA_0_MFG1),
			BUS_PROT_IGN(MT8189_BP_IFR_TYPE, 0x0ca4, 0x0ca8, 0x0ca0, 0x0cac,
				     MT8189_TOP_AXI_PROT_EN_MD_STA_0_MFG1_2ND),
			BUS_PROT_IGN(MT8189_EMICFG_AO_MEM_TYPE, 0x0084, 0x0088, 0x0080, 0x008c,
				     MT8189_AXI_PROT_EN_MFG1),
		},
		.clk_id = {CLK_MFG},
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_MFG2] = {
		.name = "mfg2",
		.ctl_offs = MT8189_SPM_MFG2_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_MFG3] = {
		.name = "mfg3",
		.ctl_offs = MT8189_SPM_MFG3_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_EDP_TX_DORMANT] = {
		.name = "edp-tx-dormant",
		.ctl_offs = MT8189_SPM_EDP_TX_PWR_CON,
		.sram_slp_bits = GENMASK(9, 9),
		.sram_slp_ack_bits = 0,
		.caps = MTK_SCPD_SRAM_ISO | MTK_SCPD_SRAM_SLP | MTK_SCPD_IS_PWR_CON_ON,
	},
	[MT8189_POWER_DOMAIN_PCIE] = {
		.name = "pcie",
		.ctl_offs = MT8189_SPM_PCIE_PWR_CON,
		.sram_pdn_bits = GENMASK(8, 8),
		.sram_pdn_ack_bits = GENMASK(12, 12),
		.caps = MTK_SCPD_IS_PWR_CON_ON | MTK_SCPD_ACTIVE_WAKEUP,
	},
	[MT8189_POWER_DOMAIN_PCIE_PHY] = {
		.name = "pcie-phy",
		.ctl_offs = MT8189_SPM_PCIE_PHY_PWR_CON,
		.caps = MTK_SCPD_IS_PWR_CON_ON,
	},
};

static const struct scp_subdomain scp_subdomain_mt8189_spm[] = {
	{MT8189_POWER_DOMAIN_ADSP_AO, MT8189_POWER_DOMAIN_ADSP_INFRA},
	{MT8189_POWER_DOMAIN_ADSP_INFRA, MT8189_POWER_DOMAIN_ADSP_TOP_DORMANT},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_ISP_IMG1},
	{MT8189_POWER_DOMAIN_ISP_IMG1, MT8189_POWER_DOMAIN_ISP_IMG2},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_ISP_IPE},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_VDE0},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_VEN0},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_CAM_MAIN},
	{MT8189_POWER_DOMAIN_CAM_MAIN, MT8189_POWER_DOMAIN_CAM_SUBA},
	{MT8189_POWER_DOMAIN_CAM_MAIN, MT8189_POWER_DOMAIN_CAM_SUBB},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_MDP0},
	{MT8189_POWER_DOMAIN_MM_INFRA, MT8189_POWER_DOMAIN_DISP},
	{MT8189_POWER_DOMAIN_DISP, MT8189_POWER_DOMAIN_DP_TX},
	{MT8189_POWER_DOMAIN_MFG0, MT8189_POWER_DOMAIN_MFG1},
	{MT8189_POWER_DOMAIN_MFG1, MT8189_POWER_DOMAIN_MFG2},
	{MT8189_POWER_DOMAIN_MFG1, MT8189_POWER_DOMAIN_MFG3},
	{MT8189_POWER_DOMAIN_DP_TX, MT8189_POWER_DOMAIN_EDP_TX_DORMANT},
	{MT8189_POWER_DOMAIN_PCIE, MT8189_POWER_DOMAIN_PCIE_PHY},
};

static const struct scp_soc_data mt8189_spm_data = {
	.domains = scp_domain_mt8189_spm_data,
	.num_domains = ARRAY_SIZE(scp_domain_mt8189_spm_data),
	.subdomains = scp_subdomain_mt8189_spm,
	.num_subdomains = ARRAY_SIZE(scp_subdomain_mt8189_spm),
	.regs = {
		.pwr_sta_offs = 0xF40,
		.pwr_sta2nd_offs = 0xF44,
	},
	.bp_list = mt8189_bus_list,
	.num_bp = MT8189_BUS_TYPE_NUM,
};

/*
 * scpsys driver init
 */

static const struct of_device_id of_scpsys_match_tbl[] = {
	{
		.compatible = "mediatek,mt2701-scpsys",
		.data = &mt2701_data,
	}, {
		.compatible = "mediatek,mt2712-scpsys",
		.data = &mt2712_data,
	}, {
		.compatible = "mediatek,mt6797-scpsys",
		.data = &mt6797_data,
	}, {
		.compatible = "mediatek,mt7622-scpsys",
		.data = &mt7622_data,
	}, {
		.compatible = "mediatek,mt7623a-scpsys",
		.data = &mt7623a_data,
	}, {
		.compatible = "mediatek,mt8173-scpsys",
		.data = &mt8173_data,
	}, {
		.compatible = "mediatek,mt8189-scpsys",
		.data = &mt8189_spm_data,
	}, {
		.compatible = "mediatek,mt8196-scpsys-hwv",
		.data = &mt8196_spm_hwv_data,
	}, {
		.compatible = "mediatek,mt8196-hfrpsys-hwv",
		.data = &mt8196_mmpc_hwv_data,
	}, {
		/* sentinel */
	}
};

static int scpsys_probe(struct platform_device *pdev)
{
	const struct scp_subdomain *sd;
	const struct scp_soc_data *soc;
	struct scp *scp;
	struct genpd_onecell_data *pd_data;
	int i, ret;

	soc = of_device_get_match_data(&pdev->dev);

	scp = init_scp(pdev, soc);
	if (IS_ERR(scp))
		return PTR_ERR(scp);

	mtk_register_power_domains(pdev, scp, soc->num_domains);

	pd_data = &scp->pd_data;

	for (i = 0, sd = soc->subdomains; i < soc->num_subdomains; i++, sd++) {
		ret = pm_genpd_add_subdomain(pd_data->domains[sd->origin],
					     pd_data->domains[sd->subdomain]);
		if (ret && IS_ENABLED(CONFIG_PM))
			dev_err(&pdev->dev, "Failed to add subdomain: %d\n",
				ret);
	}

	if (soc->post_probe) {
		ret = soc->post_probe(pdev, scp);
		if (ret)
			return ret;
	}

	return 0;
}

static struct platform_driver scpsys_drv = {
	.probe = scpsys_probe,
	.driver = {
		.name = "mtk-scpsys",
		.suppress_bind_attrs = true,
		.owner = THIS_MODULE,
		.of_match_table = of_scpsys_match_tbl,
	},
};
builtin_platform_driver(scpsys_drv);
