From eemercer@yuan.elen.utah.edu  Fri Apr 28 09:00:08 2000
Return-Path: <eemercer@yuan.elen.utah.edu>
Received: from localhost (eemercer@localhost)
	by shang.elen.utah.edu (8.9.3/8.9.3) with ESMTP id JAA01147
	for <atacs-bugs@shang.elen.utah.edu>; Fri, 28 Apr 2000 09:00:08 -0600
X-Authentication-Warning: shang.elen.utah.edu: eemercer owned process doing -bs
Date: Fri, 28 Apr 2000 09:00:08 -0600 (MDT)
From: Eric Mercer <eemercer@yuan.elen.utah.edu>
X-Sender: eemercer@shang.elen.utah.edu
To: atacs-bugs@shang.elen.utah.edu
Subject: Store VHD Ideas found in Eric's Desk
Message-ID: <Pine.LNX.4.10.10004280856160.1138-100000@shang.elen.utah.edu>
MIME-Version: 1.0
Content-Type: TEXT/PLAIN; charset=US-ASCII

1) Alter ATACS to ignore bundled data.
2) Add reset methods.
3) Replace signal_bar <= not signal with structural definition
   using actual inverters.
4) Specify inverter delays somewhere in designADT so user can set the
   inverter delay for the structural definition correctly.
5) Allow the ability to scale time in delay statements:
   delay( lower, upper, scale )
6) Create a cell library that can be used with storevhd that will use
   delays defined in the library according to gate that was synthesized.


-----
Eric G Mercer                                   eemercer@ee.utah.edu
MEB 4120 Dept. Electrical Engineering           Office: 801-581-8378
University of Utah                              FAX: 801-581-5281
Salt Lake City, UT 84112

