<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/DSPLink_POOL_FAQs by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:36:20 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>DSPLink POOL FAQs - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"DSPLink_POOL_FAQs","wgTitle":"DSPLink POOL FAQs","wgCurRevisionId":181618,"wgRevisionId":181618,"wgArticleId":2018,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["EndOfLife","DSPLink","FAQ"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"DSPLink_POOL_FAQs","wgRelevantArticleId":2018,"wgRequestId":"7ad21e096ba024512efbe438","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-DSPLink_POOL_FAQs rootpage-DSPLink_POOL_FAQs skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">DSPLink POOL FAQs</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div style="margin:5px 5px 10px 5px; padding:2px 20px; background-color: #ffcccc; color: #ff0000; border-left: 5px solid #ff0000; border-right: 5px solid #ff1100; font-size: 1.0em;">
<p><b>END OF LIFE</b>
</p><p>DSP Link is still available for download, but no further releases or updates are planned.  Please see <a href="IPC_Software_Options.html" title="IPC Software Options">IPC Software Options</a> for details and alternatives.
</p>
</div>
<p>This page contains Frequently Asked Questions for the DSPLink POOL module.
The POOL module overview is available here: <a href="DSPLink_POOL_Module_Overview.html" title="DSPLink POOL Module Overview">DSPLink POOL Module Overview</a>
</p>
<div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Application_Programmer_Questions"><span class="tocnumber">1</span> <span class="toctext">Application Programmer Questions</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#I_have_configured_sufficient_total_pool_size_of_4Mbytes._Why_am_I_still_getting_allocation_failure.3F"><span class="tocnumber">1.1</span> <span class="toctext">I have configured sufficient total pool size of 4Mbytes. Why am I still getting allocation failure?</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Are_POOL_buffers_on_DSP-side_in_cached_memory.3F"><span class="tocnumber">1.2</span> <span class="toctext">Are POOL buffers on DSP-side in cached memory?</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Are_POOL_buffers_on_GPP-side_in_cached_memory.3F"><span class="tocnumber">1.3</span> <span class="toctext">Are POOL buffers on GPP-side in cached memory?</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Are_there_any_alignment_restrictions_on_POOL_buffer_sizes.3F"><span class="tocnumber">1.4</span> <span class="toctext">Are there any alignment restrictions on POOL buffer sizes?</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Is_it_essential_to_open_a_POOL_on_GPP-side_before_calling_PROC_start.3F"><span class="tocnumber">1.5</span> <span class="toctext">Is it essential to open a POOL on GPP-side before calling PROC_start?</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#I.27m_getting_this_error:_.3C1.3EConfiguration_error:_Incorrect_POOL_poolSize_specified_.5B0x70000.5D"><span class="tocnumber">1.6</span> <span class="toctext">I'm getting this error: &lt;1&gt;Configuration error: Incorrect POOL poolSize specified [0x70000]</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#I.27m_getting_a_DSP_ERANGE_.280x80008013.29_error_when_attempting_to_open_a_POOL"><span class="tocnumber">1.7</span> <span class="toctext">I'm getting a DSP_ERANGE (0x80008013) error when attempting to open a POOL</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#I.27m_getting_a_DSP_EINVALIDARG_.280x8000800b.29_error_when_attempting_to_open_a_POOL"><span class="tocnumber">1.8</span> <span class="toctext">I'm getting a DSP_EINVALIDARG (0x8000800b) error when attempting to open a POOL</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#I.27m_getting_a_DSP_EINVALIDARG_.280x8000800b.29_error_when_attempting_to_allocate_an_entry_using_POOL_alloc"><span class="tocnumber">1.9</span> <span class="toctext">I'm getting a DSP_EINVALIDARG (0x8000800b) error when attempting to allocate an entry using POOL_alloc</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#System_Programmer_Questions"><span class="tocnumber">2</span> <span class="toctext">System Programmer Questions</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#I_want_to_implement_my_own_pool_allocator._Where_can_i_get_further_information_on_the_allocator_interface.3F"><span class="tocnumber">2.1</span> <span class="toctext">I want to implement my own pool allocator. Where can i get further information on the allocator interface?</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Application_Programmer_Questions">Application Programmer Questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=1" title="Edit section: Application Programmer Questions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="I_have_configured_sufficient_total_pool_size_of_4Mbytes._Why_am_I_still_getting_allocation_failure?"></span><span class="mw-headline" id="I_have_configured_sufficient_total_pool_size_of_4Mbytes._Why_am_I_still_getting_allocation_failure.3F">I have configured sufficient total pool size of 4Mbytes. Why am I still getting allocation failure?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=2" title="Edit section: I have configured sufficient total pool size of 4Mbytes. Why am I still getting allocation failure?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The SMAPOOL in DSPLink is not a heap-based pool. It is a fixed-size buffer pool. It requires the specific configuration of number of buffers and sizes as will be used by the application. The <tt>exactMatchReq</tt> property only allows users the flexibility of configuring an approximate size for each buffer. However, the maximum number of buffers still must be configured. <br />
<b>Example 1:</b><br />
&lt;syntaxhighlight lang='c'&gt;
SMAPOOL_Attrs        poolAttrs&#160;;
Uint32               numBufs = 10&#160;;
Uint32               size    = 1024&#160;;
</p><p>...
poolAttrs.bufSizes      = (Uint32 *) &amp;size&#160;;
poolAttrs.numBuffers    = (Uint32 *) &amp;numBufs&#160;;
poolAttrs.numBufPools   = 1&#160;;
poolAttrs.exactMatchReq = TRUE&#160;;
&lt;/syntaxhighlight&gt;
In this scenario, allocation of size 2048 will still fail, since the only supported buffer size is 1024.
</p><p>Having a total size of 10240 bytes does not make any difference, since the pool is configured as a set of buffers of specified sizes, in this case, 1024 only. <br />
</p><p><b>Example 2:</b>
&lt;syntaxhighlight lang='c'&gt;
SMAPOOL_Attrs        poolAttrs&#160;;
Uint32               numBufs [3] = {10, 6, 15}&#160;;
Uint32               size [3]&#160;;
</p><p>...
size [0] = 1024&#160;;
size [1] = 4096&#160;;
size [2] = 5120&#160;;
poolAttrs.bufSizes      = (Uint32 *) &amp;size&#160;;
poolAttrs.numBuffers    = (Uint32 *) &amp;numBufs&#160;;
poolAttrs.numBufPools   = 3&#160;;
poolAttrs.exactMatchReq = FALSE&#160;;
&lt;/syntaxhighlight&gt;
In this scenario, note that <code>poolAttrs.exactMatchReq</code> is <code>FALSE</code>.  In this case, allocation of size 2048 will pass, and return a buffer of size 4096 (closest higher size). If no free buffer of size 4096 is available, the allocation will fail. It will not look for the next higher buffer size.
</p>
<h3><span id="Are_POOL_buffers_on_DSP-side_in_cached_memory?"></span><span class="mw-headline" id="Are_POOL_buffers_on_DSP-side_in_cached_memory.3F">Are POOL buffers on DSP-side in cached memory?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=3" title="Edit section: Are POOL buffers on DSP-side in cached memory?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Yes, the DSPLINKMEM/DSPLINKMEM1 segments into which the POOL is placed are cacheable on the DSP-side. The control for enabling/disabling cache is with the system integrator through DSP/BIOS configuration. DSPLink maintains cache coherence on DSP-side for all its modules control structures, as well as POOL buffers if they are sent using DSPLink modules such as MSGQ (message buffer cache coherence is performed), CHNL (data transfer cache coherence is performed), NOTIFY (payload cache coherence is performed) and RingIO (data and attribute buffer cache coherence is performed). For protocols which use ListMP and PROC_read/PROC_write in the applications, cache coherency of POOL buffers needs to be done by the application.
</p>
<h3><span id="Are_POOL_buffers_on_GPP-side_in_cached_memory?"></span><span class="mw-headline" id="Are_POOL_buffers_on_GPP-side_in_cached_memory.3F">Are POOL buffers on GPP-side in cached memory?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=4" title="Edit section: Are POOL buffers on GPP-side in cached memory?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>No, DSPLink does not support GPP-side cache coherence. The shared memory regions (DSPLINKMEM/DSPLINKMEM1) on GPP-side are reserved in non-cached memory.
</p>
<h3><span id="Are_there_any_alignment_restrictions_on_POOL_buffer_sizes?"></span><span class="mw-headline" id="Are_there_any_alignment_restrictions_on_POOL_buffer_sizes.3F">Are there any alignment restrictions on POOL buffer sizes?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=5" title="Edit section: Are there any alignment restrictions on POOL buffer sizes?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Yes. POOL buffers must be cache-line size aligned for devices such as TI C64x (128 bytes L2 cache line size for Davinci, DM6437 etc.) This is needed since each buffer must start on a cache-line boundary. In addition, the full POOL size as configured in DSPLink dynamic configuration must also be a multiple of cache-line size to ensure that all DSPLink control structures remain aligned to cache-line boundaries.
</p>
<h3><span id="Is_it_essential_to_open_a_POOL_on_GPP-side_before_calling_PROC_start?"></span><span class="mw-headline" id="Is_it_essential_to_open_a_POOL_on_GPP-side_before_calling_PROC_start.3F">Is it essential to open a POOL on GPP-side before calling PROC_start?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=6" title="Edit section: Is it essential to open a POOL on GPP-side before calling PROC start?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>For all POOLs that are statically created on the DSP-side, i.e. within the POOL_config structure on DSP-side, it is essential to open these POOLs before calling PROC_start on the GPP-side. However, it is possible to create POOLs dynamically on the DSP-side. For such dynamically created POOLs, the GPP-side can open these POOLs after PROC_start also.
For more details, see here:
<a href="Opening_DSP_Pools_dynamically.html" title="Opening DSP Pools dynamically">Opening DSP Pools dynamically</a>
</p>
<h3><span id="I'm_getting_this_error:_&lt;1&gt;Configuration_error:_Incorrect_POOL_poolSize_specified_[0x70000]"></span><span class="mw-headline" id="I.27m_getting_this_error:_.3C1.3EConfiguration_error:_Incorrect_POOL_poolSize_specified_.5B0x70000.5D">I'm getting this error: &lt;1&gt;Configuration error: Incorrect POOL poolSize specified [0x70000]</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=7" title="Edit section: I&#039;m getting this error: &lt;1&gt;Configuration error: Incorrect POOL poolSize specified [0x70000]">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This happens when your memory entry is not large enough to contain a POOL size of 0x70000. You need to look at /dsplink/config/all/CFG_&lt;PLATFORM&gt;.c.
Look at field MEMENTRY within LINKCFG_poolTable_00. Then look at the entry indicated by this index within LINKCFG_memTable_00. The error indicates that the size of this memory entry is not large enough to contain the 0x70000 size pool.
The solution is to either increase the size of this memEntry, or reduce the size of POOL (if you don’t need 0x70000 bytes).
See here for some more information:
<a href="Changing_DSPLink_POOL_size.html" title="Changing DSPLink POOL size">Changing DSPLink POOL size</a>
</p>
<h3><span id="I'm_getting_a_DSP_ERANGE_(0x80008013)_error_when_attempting_to_open_a_POOL"></span><span class="mw-headline" id="I.27m_getting_a_DSP_ERANGE_.280x80008013.29_error_when_attempting_to_open_a_POOL">I'm getting a DSP_ERANGE (0x80008013) error when attempting to open a POOL</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=8" title="Edit section: I&#039;m getting a DSP ERANGE (0x80008013) error when attempting to open a POOL">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>This error indicates that the POOL configuration parameters (buffer sizes &amp; number of buffers) when creating a POOL (POOL_open) are more than what is configured for the maximum POOL size in DSPLink configuration file /dsplink/config/all/CFG_&lt;PLATFORM&gt;.c.
For more details, refer here:
<a href="Changing_DSPLink_POOL_size.html" title="Changing DSPLink POOL size">Changing DSPLink POOL size</a>
</p>
<h3><span id="I'm_getting_a_DSP_EINVALIDARG_(0x8000800b)_error_when_attempting_to_open_a_POOL"></span><span class="mw-headline" id="I.27m_getting_a_DSP_EINVALIDARG_.280x8000800b.29_error_when_attempting_to_open_a_POOL">I'm getting a DSP_EINVALIDARG (0x8000800b) error when attempting to open a POOL</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=9" title="Edit section: I&#039;m getting a DSP EINVALIDARG (0x8000800b) error when attempting to open a POOL">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>One of the possible reasons for this error is that the POOL configuration parameter for buffer sizes is invalid. Check the buffer size to ensure each entry is cache aligned.
</p>
<h3><span id="I'm_getting_a_DSP_EINVALIDARG_(0x8000800b)_error_when_attempting_to_allocate_an_entry_using_POOL_alloc"></span><span class="mw-headline" id="I.27m_getting_a_DSP_EINVALIDARG_.280x8000800b.29_error_when_attempting_to_allocate_an_entry_using_POOL_alloc">I'm getting a DSP_EINVALIDARG (0x8000800b) error when attempting to allocate an entry using POOL_alloc</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=10" title="Edit section: I&#039;m getting a DSP EINVALIDARG (0x8000800b) error when attempting to allocate an entry using POOL alloc">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>One of the possible reasons for this error is that the size requested for POOL_alloc is invalid. This maps to failure in getting a buffer with the nearest match for the requested size in case when POOL is configured for exactMatchReq as False. This maps to failure in getting a buffer with the exact match for the requested size  when POOL is configured for exactMatchReq as True.
</p><p><br />
</p>
<h2><span class="mw-headline" id="System_Programmer_Questions">System Programmer Questions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=11" title="Edit section: System Programmer Questions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span id="I_want_to_implement_my_own_pool_allocator._Where_can_i_get_further_information_on_the_allocator_interface?"></span><span class="mw-headline" id="I_want_to_implement_my_own_pool_allocator._Where_can_i_get_further_information_on_the_allocator_interface.3F">I want to implement my own pool allocator. Where can i get further information on the allocator interface?</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit&amp;section=12" title="Edit section: I want to implement my own pool allocator. Where can i get further information on the allocator interface?">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>See here: <a href="Creating_custom_pool_allocators.html" title="Creating custom pool allocators">Creating custom pool allocators</a>
</p>
<!-- 
NewPP limit report
Cached time: 20201130083244
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.025 seconds
Real time usage: 0.026 seconds
Preprocessor visited node count: 57/1000000
Preprocessor generated node count: 100/1000000
Post‐expand include size: 776/2097152 bytes
Template argument size: 156/2097152 bytes
Highest expansion depth: 3/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    2.747      1 -total
100.00%    2.747      1 Template:DSPLinkEOL
 50.42%    1.385      1 Template:EndOfLife
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:2018-0!canonical and timestamp 20201130083244 and revision id 181618
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DSPLink POOL FAQs</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>DSPLink POOL FAQs</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>DSPLink POOL FAQs</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;oldid=181618">https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;oldid=181618</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="Category_EndOfLife.html" title="Category:EndOfLife">EndOfLife</a></li><li><a href="Category_DSPLink.html" title="Category:DSPLink">DSPLink</a></li><li><a href="Category_FAQ.html" title="Category:FAQ">FAQ</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=DSPLink+POOL+FAQs" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="DSPLink_POOL_FAQs.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:DSPLink_POOL_FAQs&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="DSPLink_POOL_FAQs.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/DSPLink_POOL_FAQs.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/DSPLink_POOL_FAQs.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;oldid=181618" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=DSPLink_POOL_FAQs&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 15 July 2014, at 14:33.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.025","walltime":"0.026","ppvisitednodes":{"value":57,"limit":1000000},"ppgeneratednodes":{"value":100,"limit":1000000},"postexpandincludesize":{"value":776,"limit":2097152},"templateargumentsize":{"value":156,"limit":2097152},"expansiondepth":{"value":3,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%    2.747      1 -total","100.00%    2.747      1 Template:DSPLinkEOL"," 50.42%    1.385      1 Template:EndOfLife"]},"cachereport":{"timestamp":"20201130083244","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":221});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/DSPLink_POOL_FAQs by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:36:22 GMT -->
</html>
