// Seed: 3575116165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
endmodule
program module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6
    , id_15,
    input wor id_7,
    output wire id_8,
    output tri0 id_9,
    input supply0 id_10,
    output tri1 id_11,
    output wand id_12,
    input uwire id_13
);
  module_0(
      id_15, id_15, id_15, id_15, id_15
  );
  generate
    wire id_16;
  endgenerate
endprogram
