// Seed: 4266752748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd79
) (
    input tri id_0,
    input supply1 id_1,
    input tri _id_2,
    output supply1 id_3,
    input uwire id_4,
    output logic id_5,
    input supply0 id_6,
    output uwire id_7
    , id_11,
    input supply0 id_8,
    input wor id_9
);
  logic id_12;
  always_ff @*
    if (1) begin : LABEL_0
      id_12 <= -1;
      id_5 = id_8 & (-1);
    end else $unsigned(99);
  ;
  logic [id_2 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_13,
      id_11,
      id_13
  );
  parameter id_14 = 1;
  wand id_15, id_16 = -1'd0 - {id_15, id_14, id_16};
  assign id_5  = (id_1);
  assign id_15 = id_11;
endmodule
