Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne18.ecn.purdue.edu, pid 6869
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_s_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_s_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e89668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e926d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e9a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ea56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ead6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e376d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e3f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e496d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e526d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e5a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e646d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e6c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8df66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dfe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e086d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e1b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e236d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8e2c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8db56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dbd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dc76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dd06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dda6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8de36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dec6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d756d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d7e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d886d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d916d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d9a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8da26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8dac6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d346d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d3d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d466d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d596d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d626d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d6b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cf56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cfe6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d066d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d0f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8d2a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cb36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cbd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cc66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ccf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cd96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ce26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ceb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c746d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c7d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c8f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c986d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8ca06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8caa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8cb26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c3c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f35d8c446d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c4f3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c4fe10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c58898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c60320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c60d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c697f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c72278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c72cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bfb748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c041d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c04c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c0c6a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c16128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c16b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c1e5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c28080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c28ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c31550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8c31f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bbaa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bc24a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bc2ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bcb978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bd5400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bd5e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bde8d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8be6358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8be6da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bf0828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b792b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b79cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b82780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b8b208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b8bc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b946d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b9d160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b9dba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8ba5630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8bae0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8baeb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b38588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b38fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b42a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b4b4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b4bf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b539b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b5c438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b5ce80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b65908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b6e390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b6edd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8af7860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8aff2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8affd30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b097b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b12240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b12c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b1b710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d9bd10b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d9bd1b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8b2a5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8ab4080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8ab4ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f35d8abd550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8abde80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac40f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac4320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac4550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac4780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac49b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac4be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ac4e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad12b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad14e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f35d8ad1fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f35d8a83ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f35d8a8c550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_s_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_s_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_s_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91092403798500 because a thread reached the max instruction count
