# Generated by Yosys 0.8+582 (git sha1 de26328, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model chip
.inputs i_clk i_uart_rx
.outputs o_uart_tx o_led[0] o_led[1]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27368 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27367
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=$false I2=run_tx I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_ O=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo_valid I3=transmitter.o_busy O=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_ I3=fifo.o_fill[8] O=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[1]_new_inv_ I3=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_ O=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.o_fill[3] I1=fifo.o_fill[2] I2=fifo.o_fill[1] I3=fifo.o_fill[0] O=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo.o_fill[7] I1=fifo.o_fill[6] I2=fifo.o_fill[5] I3=fifo.o_fill[4] O=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I3=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[2] O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I3=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[0] O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27375
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I3=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[3] O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27379
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011111100
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27388 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27383
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2625_ I2=$abc$27458$new_n2644_ I3=$abc$27458$new_n2638_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[0]_new_ O=$abc$27458$new_n2625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=$abc$27458$new_n4860_ I2=$abc$27458$new_n2631_ I3=$abc$27458$new_n2630_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[245][0] I3=fifo.fifo_mem[241][0] O=$abc$27458$new_n2630_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][0] I3=fifo.fifo_mem[243][0] O=$abc$27458$new_n2631_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4862_ I2=$abc$27458$new_n2637_ I3=$abc$27458$new_n2636_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[231][0] I3=fifo.fifo_mem[227][0] O=$abc$27458$new_n2636_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][0] I3=fifo.fifo_mem[226][0] O=$abc$27458$new_n2637_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2639_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n2643_ I3=$abc$27458$new_n2642_ O=$abc$27458$new_n2638_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2640_ I3=$abc$27458$new_n2641_ O=$abc$27458$new_n2639_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[239][0] I3=fifo.fifo_mem[237][0] O=$abc$27458$new_n2640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[235][0] I3=fifo.fifo_mem[233][0] O=$abc$27458$new_n2641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[238][0] I3=fifo.fifo_mem[236][0] O=$abc$27458$new_n2642_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[234][0] I3=fifo.fifo_mem[232][0] O=$abc$27458$new_n2643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2645_ I1=$abc$27458$new_n2649_ I2=$abc$27458$new_n2648_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2646_ I3=$abc$27458$new_n2647_ O=$abc$27458$new_n2645_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][0] I3=fifo.fifo_mem[251][0] O=$abc$27458$new_n2646_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][0] I3=fifo.fifo_mem[250][0] O=$abc$27458$new_n2647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][0] I3=fifo.fifo_mem[249][0] O=$abc$27458$new_n2648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][0] I3=fifo.fifo_mem[248][0] O=$abc$27458$new_n2649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[199][0] I3=fifo.fifo_mem[195][0] O=$abc$27458$new_n2654_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][0] I3=fifo.fifo_mem[193][0] O=$abc$27458$new_n2656_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2660_ I3=$abc$27458$new_n2661_ O=$abc$27458$new_n2659_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[215][0] I3=fifo.fifo_mem[213][0] O=$abc$27458$new_n2660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[211][0] I3=fifo.fifo_mem[209][0] O=$abc$27458$new_n2661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[214][0] I3=fifo.fifo_mem[212][0] O=$abc$27458$new_n2662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[210][0] I3=fifo.fifo_mem[208][0] O=$abc$27458$new_n2663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[205][0] I3=fifo.fifo_mem[201][0] O=$abc$27458$new_n2666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][0] I3=fifo.fifo_mem[200][0] O=$abc$27458$new_n2667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[207][0] I3=fifo.fifo_mem[206][0] O=$abc$27458$new_n2669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[203][0] I3=fifo.fifo_mem[202][0] O=$abc$27458$new_n2670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2672_ I1=$abc$27458$new_n2676_ I2=$abc$27458$new_n2675_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2673_ I3=$abc$27458$new_n2674_ O=$abc$27458$new_n2672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][0] I3=fifo.fifo_mem[219][0] O=$abc$27458$new_n2673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][0] I3=fifo.fifo_mem[218][0] O=$abc$27458$new_n2674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][0] I3=fifo.fifo_mem[217][0] O=$abc$27458$new_n2675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][0] I3=fifo.fifo_mem[216][0] O=$abc$27458$new_n2676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2679_ I1=$abc$27458$new_n2698_ I2=$abc$27458$new_n2692_ I3=fifo.rd_addr[4] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[0]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$b$951[0]_new_inv_ O=$abc$27458$new_n2679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4873_ I2=$abc$27458$new_n2685_ I3=$abc$27458$new_n2684_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][0] I3=fifo.fifo_mem[113][0] O=$abc$27458$new_n2684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][0] I3=fifo.fifo_mem[112][0] O=$abc$27458$new_n2685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4875_ I2=$abc$27458$new_n2691_ I3=$abc$27458$new_n2690_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$b$951[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][0] I3=fifo.fifo_mem[121][0] O=$abc$27458$new_n2690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][0] I3=fifo.fifo_mem[120][0] O=$abc$27458$new_n2691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2693_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n2697_ I3=$abc$27458$new_n2696_ O=$abc$27458$new_n2692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2694_ I3=$abc$27458$new_n2695_ O=$abc$27458$new_n2693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][0] I3=fifo.fifo_mem[106][0] O=$abc$27458$new_n2694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][0] I3=fifo.fifo_mem[107][0] O=$abc$27458$new_n2695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[108][0] I3=fifo.fifo_mem[104][0] O=$abc$27458$new_n2696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][0] I3=fifo.fifo_mem[105][0] O=$abc$27458$new_n2697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n2699_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n2703_ I3=$abc$27458$new_n2702_ O=$abc$27458$new_n2698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2700_ I2=$abc$27458$new_n2701_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[101][0] I3=fifo.fifo_mem[100][0] O=$abc$27458$new_n2700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[97][0] I3=fifo.fifo_mem[96][0] O=$abc$27458$new_n2701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[103][0] I3=fifo.fifo_mem[102][0] O=$abc$27458$new_n2702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[99][0] I3=fifo.fifo_mem[98][0] O=$abc$27458$new_n2703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2707_ I1=$abc$27458$new_n2711_ I2=$abc$27458$new_n2710_ I3=fifo.rd_addr[3] O=$abc$27458$new_n2706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n2708_ I3=$abc$27458$new_n2709_ O=$abc$27458$new_n2707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[78][0] I3=fifo.fifo_mem[74][0] O=$abc$27458$new_n2708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][0] I3=fifo.fifo_mem[75][0] O=$abc$27458$new_n2709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][0] I3=fifo.fifo_mem[66][0] O=$abc$27458$new_n2710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][0] I3=fifo.fifo_mem[67][0] O=$abc$27458$new_n2711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n2713_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n2717_ I3=$abc$27458$new_n2716_ O=$abc$27458$new_n2712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n2715_ I3=$abc$27458$new_n2714_ O=$abc$27458$new_n2713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][0] I3=fifo.fifo_mem[64][0] O=$abc$27458$new_n2714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][0] I3=fifo.fifo_mem[65][0] O=$abc$27458$new_n2715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][0] I3=fifo.fifo_mem[72][0] O=$abc$27458$new_n2716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][0] I3=fifo.fifo_mem[73][0] O=$abc$27458$new_n2717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][0] I3=fifo.fifo_mem[90][0] O=$abc$27458$new_n2721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][0] I3=fifo.fifo_mem[91][0] O=$abc$27458$new_n2722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][0] I3=fifo.fifo_mem[82][0] O=$abc$27458$new_n2724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][0] I3=fifo.fifo_mem[83][0] O=$abc$27458$new_n2725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][0] I3=fifo.fifo_mem[80][0] O=$abc$27458$new_n2727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][0] I3=fifo.fifo_mem[81][0] O=$abc$27458$new_n2728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][0] I3=fifo.fifo_mem[88][0] O=$abc$27458$new_n2730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[93][0] I3=fifo.fifo_mem[89][0] O=$abc$27458$new_n2731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4877_ I2=$abc$27458$new_n2740_ I3=$abc$27458$new_n2739_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][3]$b$939[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][0] I3=fifo.fifo_mem[59][0] O=$abc$27458$new_n2739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][0] I3=fifo.fifo_mem[58][0] O=$abc$27458$new_n2740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2746_ I2=$abc$27458$new_n2747_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][0] I3=fifo.fifo_mem[49][0] O=$abc$27458$new_n2746_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][0] I3=fifo.fifo_mem[48][0] O=$abc$27458$new_n2747_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4882_ I2=$abc$27458$new_n2754_ I3=$abc$27458$new_n2753_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[38][0] I3=fifo.fifo_mem[34][0] O=$abc$27458$new_n2753_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][0] I3=fifo.fifo_mem[35][0] O=$abc$27458$new_n2754_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2757_ I3=$abc$27458$new_n2758_ O=$abc$27458$new_n2756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[47][0] I3=fifo.fifo_mem[43][0] O=$abc$27458$new_n2757_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[46][0] I3=fifo.fifo_mem[42][0] O=$abc$27458$new_n2758_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2760_ I3=$abc$27458$new_n2761_ O=$abc$27458$new_n2759_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[45][0] I3=fifo.fifo_mem[41][0] O=$abc$27458$new_n2760_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[44][0] I3=fifo.fifo_mem[40][0] O=$abc$27458$new_n2761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[4] I2=$abc$27458$new_n2770_ I3=$abc$27458$new_n2764_ O=$abc$27458$new_n2763_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$27458$new_n2765_ I1=$abc$27458$new_n2769_ I2=$abc$27458$new_n2768_ I3=fifo.rd_addr[3] O=$abc$27458$new_n2764_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n2766_ I3=$abc$27458$new_n2767_ O=$abc$27458$new_n2765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][0] I3=fifo.fifo_mem[10][0] O=$abc$27458$new_n2766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][0] I3=fifo.fifo_mem[11][0] O=$abc$27458$new_n2767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][0] I3=fifo.fifo_mem[2][0] O=$abc$27458$new_n2768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][0] I3=fifo.fifo_mem[3][0] O=$abc$27458$new_n2769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n2771_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n2775_ I3=$abc$27458$new_n2774_ O=$abc$27458$new_n2770_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n2773_ I3=$abc$27458$new_n2772_ O=$abc$27458$new_n2771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][0] I3=fifo.fifo_mem[0][0] O=$abc$27458$new_n2772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][0] I3=fifo.fifo_mem[1][0] O=$abc$27458$new_n2773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][0] I3=fifo.fifo_mem[8][0] O=$abc$27458$new_n2774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][0] I3=fifo.fifo_mem[9][0] O=$abc$27458$new_n2775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n2783_ I2=$abc$27458$new_n2777_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2776_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4884_ I2=$abc$27458$new_n2782_ I3=$abc$27458$new_n2781_ O=$abc$27458$new_n2777_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][0] I3=fifo.fifo_mem[16][0] O=$abc$27458$new_n2781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][0] I3=fifo.fifo_mem[17][0] O=$abc$27458$new_n2782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n2784_ I1=$abc$27458$new_n2788_ I2=$abc$27458$new_n2787_ I3=fifo.rd_addr[3] O=$abc$27458$new_n2783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n2785_ I3=$abc$27458$new_n2786_ O=$abc$27458$new_n2784_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][0] I3=fifo.fifo_mem[27][0] O=$abc$27458$new_n2785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][0] I3=fifo.fifo_mem[26][0] O=$abc$27458$new_n2786_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][0] I3=fifo.fifo_mem[19][0] O=$abc$27458$new_n2787_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][0] I3=fifo.fifo_mem[18][0] O=$abc$27458$new_n2788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[0]_new_ O=$abc$27458$new_n2789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[0]_new_ I2=$abc$27458$new_n2800_ I3=$abc$27458$new_n2797_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4886_ I2=$abc$27458$new_n2796_ I3=$abc$27458$new_n2795_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][0] I3=fifo.fifo_mem[177][0] O=$abc$27458$new_n2795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][0] I3=fifo.fifo_mem[176][0] O=$abc$27458$new_n2796_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n2799_ I3=$abc$27458$new_n2798_ O=$abc$27458$new_n2797_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][0] I3=fifo.fifo_mem[187][0] O=$abc$27458$new_n2798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][0] I3=fifo.fifo_mem[186][0] O=$abc$27458$new_n2799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n2802_ I3=$abc$27458$new_n2801_ O=$abc$27458$new_n2800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][0] I3=fifo.fifo_mem[185][0] O=$abc$27458$new_n2801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][0] I3=fifo.fifo_mem[184][0] O=$abc$27458$new_n2802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$b$960[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[0]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=$abc$27458$new_n4888_ I2=$abc$27458$new_n2809_ I3=$abc$27458$new_n2808_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$b$960[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[173][0] I3=fifo.fifo_mem[169][0] O=$abc$27458$new_n2808_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][0] I3=fifo.fifo_mem[171][0] O=$abc$27458$new_n2809_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4890_ I2=$abc$27458$new_n2815_ I3=$abc$27458$new_n2814_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][0] I3=fifo.fifo_mem[163][0] O=$abc$27458$new_n2814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[166][0] I3=fifo.fifo_mem[162][0] O=$abc$27458$new_n2815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2822_ I1=$abc$27458$new_n2819_ I2=$abc$27458$new_n2828_ I3=$abc$27458$new_n2825_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=$abc$27458$new_n2821_ I3=$abc$27458$new_n2820_ O=$abc$27458$new_n2819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[135][0] I3=fifo.fifo_mem[133][0] O=$abc$27458$new_n2820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[131][0] I3=fifo.fifo_mem[129][0] O=$abc$27458$new_n2821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2824_ I3=$abc$27458$new_n2823_ O=$abc$27458$new_n2822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[134][0] I3=fifo.fifo_mem[132][0] O=$abc$27458$new_n2823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[130][0] I3=fifo.fifo_mem[128][0] O=$abc$27458$new_n2824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=$abc$27458$new_n2827_ I3=$abc$27458$new_n2826_ O=$abc$27458$new_n2825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][0] I3=fifo.fifo_mem[139][0] O=$abc$27458$new_n2826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[141][0] I3=fifo.fifo_mem[137][0] O=$abc$27458$new_n2827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2830_ I3=$abc$27458$new_n2829_ O=$abc$27458$new_n2828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[142][0] I3=fifo.fifo_mem[138][0] O=$abc$27458$new_n2829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[140][0] I3=fifo.fifo_mem[136][0] O=$abc$27458$new_n2830_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n2841_ I1=$abc$27458$new_n2832_ I2=$abc$27458$new_n2838_ I3=$abc$27458$new_n2835_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n2833_ I3=$abc$27458$new_n2834_ O=$abc$27458$new_n2832_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][0] I3=fifo.fifo_mem[152][0] O=$abc$27458$new_n2833_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][0] I3=fifo.fifo_mem[153][0] O=$abc$27458$new_n2834_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2836_ I3=$abc$27458$new_n2837_ O=$abc$27458$new_n2835_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][0] I3=fifo.fifo_mem[147][0] O=$abc$27458$new_n2836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[150][0] I3=fifo.fifo_mem[146][0] O=$abc$27458$new_n2837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2839_ I2=$abc$27458$new_n2840_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2838_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][0] I3=fifo.fifo_mem[145][0] O=$abc$27458$new_n2839_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][0] I3=fifo.fifo_mem[144][0] O=$abc$27458$new_n2840_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2842_ I3=$abc$27458$new_n2843_ O=$abc$27458$new_n2841_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][0] I3=fifo.fifo_mem[155][0] O=$abc$27458$new_n2842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][0] I3=fifo.fifo_mem[154][0] O=$abc$27458$new_n2843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$transmitter.i_data[1]_new_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27392 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[1]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[1]_new_ O=$abc$27458$new_n2846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001010001010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[1]_new_ I2=$abc$27458$new_n2867_ I3=$abc$27458$new_n2861_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n2849_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n2858_ I3=$abc$27458$new_n2855_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$abc$27458$new_n2850_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n2854_ I3=$abc$27458$new_n2853_ O=$abc$27458$new_n2849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2852_ I3=$abc$27458$new_n2851_ O=$abc$27458$new_n2850_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[70][1] I3=fifo.fifo_mem[68][1] O=$abc$27458$new_n2851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[66][1] I3=fifo.fifo_mem[64][1] O=$abc$27458$new_n2852_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[71][1] I3=fifo.fifo_mem[69][1] O=$abc$27458$new_n2853_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[67][1] I3=fifo.fifo_mem[65][1] O=$abc$27458$new_n2854_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2856_ I3=$abc$27458$new_n2857_ O=$abc$27458$new_n2855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[78][1] I3=fifo.fifo_mem[74][1] O=$abc$27458$new_n2856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[76][1] I3=fifo.fifo_mem[72][1] O=$abc$27458$new_n2857_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2859_ I3=$abc$27458$new_n2860_ O=$abc$27458$new_n2858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][1] I3=fifo.fifo_mem[75][1] O=$abc$27458$new_n2859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][1] I3=fifo.fifo_mem[73][1] O=$abc$27458$new_n2860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$27458$new_n2862_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n2866_ I3=$abc$27458$new_n2865_ O=$abc$27458$new_n2861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2864_ I3=$abc$27458$new_n2863_ O=$abc$27458$new_n2862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[86][1] I3=fifo.fifo_mem[84][1] O=$abc$27458$new_n2863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[82][1] I3=fifo.fifo_mem[80][1] O=$abc$27458$new_n2864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[87][1] I3=fifo.fifo_mem[85][1] O=$abc$27458$new_n2865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[83][1] I3=fifo.fifo_mem[81][1] O=$abc$27458$new_n2866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n2868_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n2872_ I3=$abc$27458$new_n2871_ O=$abc$27458$new_n2867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2870_ I3=$abc$27458$new_n2869_ O=$abc$27458$new_n2868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[94][1] I3=fifo.fifo_mem[90][1] O=$abc$27458$new_n2869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[92][1] I3=fifo.fifo_mem[88][1] O=$abc$27458$new_n2870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][1] I3=fifo.fifo_mem[91][1] O=$abc$27458$new_n2871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[93][1] I3=fifo.fifo_mem[89][1] O=$abc$27458$new_n2872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[1]_new_ I2=$abc$27458$new_n2893_ I3=$abc$27458$new_n2887_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$b$948[1]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$a$947[1]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=$abc$27458$new_n4896_ I2=$abc$27458$new_n2880_ I3=$abc$27458$new_n2879_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$b$948[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[109][1] I3=fifo.fifo_mem[105][1] O=$abc$27458$new_n2879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][1] I3=fifo.fifo_mem[107][1] O=$abc$27458$new_n2880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4898_ I2=$abc$27458$new_n2886_ I3=$abc$27458$new_n2885_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][6]$a$947[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[103][1] I3=fifo.fifo_mem[99][1] O=$abc$27458$new_n2885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[102][1] I3=fifo.fifo_mem[98][1] O=$abc$27458$new_n2886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2888_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n2892_ I3=$abc$27458$new_n2891_ O=$abc$27458$new_n2887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2889_ I2=$abc$27458$new_n2890_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][1] I3=fifo.fifo_mem[113][1] O=$abc$27458$new_n2889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][1] I3=fifo.fifo_mem[112][1] O=$abc$27458$new_n2890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][1] I3=fifo.fifo_mem[115][1] O=$abc$27458$new_n2891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][1] I3=fifo.fifo_mem[114][1] O=$abc$27458$new_n2892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n2894_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n2898_ I3=$abc$27458$new_n2897_ O=$abc$27458$new_n2893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2895_ I2=$abc$27458$new_n2896_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2894_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][1] I3=fifo.fifo_mem[121][1] O=$abc$27458$new_n2895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][1] I3=fifo.fifo_mem[120][1] O=$abc$27458$new_n2896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][1] I3=fifo.fifo_mem[123][1] O=$abc$27458$new_n2897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][1] I3=fifo.fifo_mem[122][1] O=$abc$27458$new_n2898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[1]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[1]_new_inv_ O=$abc$27458$new_n2900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][1] I3=fifo.fifo_mem[27][1] O=$abc$27458$new_n2904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][1] I3=fifo.fifo_mem[26][1] O=$abc$27458$new_n2905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][1] I3=fifo.fifo_mem[24][1] O=$abc$27458$new_n2907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][1] I3=fifo.fifo_mem[25][1] O=$abc$27458$new_n2908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2913_ I3=$abc$27458$new_n2914_ O=$abc$27458$new_n2912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][1] I3=fifo.fifo_mem[17][1] O=$abc$27458$new_n2913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[20][1] I3=fifo.fifo_mem[16][1] O=$abc$27458$new_n2914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$27458$new_n2919_ I1=$abc$27458$new_n2916_ I2=$abc$27458$new_n2925_ I3=$abc$27458$new_n2922_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n2918_ I3=$abc$27458$new_n2917_ O=$abc$27458$new_n2916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][1] I3=fifo.fifo_mem[3][1] O=$abc$27458$new_n2917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][1] I3=fifo.fifo_mem[2][1] O=$abc$27458$new_n2918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2920_ I2=$abc$27458$new_n2921_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][1] I3=fifo.fifo_mem[1][1] O=$abc$27458$new_n2920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][1] I3=fifo.fifo_mem[0][1] O=$abc$27458$new_n2921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2923_ I3=$abc$27458$new_n2924_ O=$abc$27458$new_n2922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[12][1] I3=fifo.fifo_mem[8][1] O=$abc$27458$new_n2923_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][1] I3=fifo.fifo_mem[9][1] O=$abc$27458$new_n2924_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n2926_ I3=$abc$27458$new_n2927_ O=$abc$27458$new_n2925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][1] I3=fifo.fifo_mem[10][1] O=$abc$27458$new_n2926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][1] I3=fifo.fifo_mem[11][1] O=$abc$27458$new_n2927_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][1] I3=fifo.fifo_mem[57][1] O=$abc$27458$new_n2932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][1] I3=fifo.fifo_mem[56][1] O=$abc$27458$new_n2933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][1] I3=fifo.fifo_mem[58][1] O=$abc$27458$new_n2934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][1] I3=fifo.fifo_mem[59][1] O=$abc$27458$new_n2935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][1] I3=fifo.fifo_mem[49][1] O=$abc$27458$new_n2937_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][1] I3=fifo.fifo_mem[48][1] O=$abc$27458$new_n2938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[55][1] I3=fifo.fifo_mem[51][1] O=$abc$27458$new_n2940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][1] I3=fifo.fifo_mem[50][1] O=$abc$27458$new_n2941_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[47][1] I3=fifo.fifo_mem[43][1] O=$abc$27458$new_n2945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[46][1] I3=fifo.fifo_mem[42][1] O=$abc$27458$new_n2946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[44][1] I3=fifo.fifo_mem[40][1] O=$abc$27458$new_n2948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[45][1] I3=fifo.fifo_mem[41][1] O=$abc$27458$new_n2949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][1] I3=fifo.fifo_mem[35][1] O=$abc$27458$new_n2951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[38][1] I3=fifo.fifo_mem[34][1] O=$abc$27458$new_n2952_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[37][1] I3=fifo.fifo_mem[33][1] O=$abc$27458$new_n2954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][1] I3=fifo.fifo_mem[32][1] O=$abc$27458$new_n2955_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][1] I3=fifo.fifo_mem[145][1] O=$abc$27458$new_n2961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][1] I3=fifo.fifo_mem[144][1] O=$abc$27458$new_n2962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][1] I3=fifo.fifo_mem[146][1] O=$abc$27458$new_n2964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][1] I3=fifo.fifo_mem[147][1] O=$abc$27458$new_n2965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][1] I3=fifo.fifo_mem[129][1] O=$abc$27458$new_n2967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][1] I3=fifo.fifo_mem[128][1] O=$abc$27458$new_n2968_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][1] I3=fifo.fifo_mem[131][1] O=$abc$27458$new_n2970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][1] I3=fifo.fifo_mem[130][1] O=$abc$27458$new_n2971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n2976_ I1=$abc$27458$new_n2973_ I2=$abc$27458$new_n2982_ I3=$abc$27458$new_n2979_ O=$abc$27458$new_n2972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n2975_ I3=$abc$27458$new_n2974_ O=$abc$27458$new_n2973_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][1] I3=fifo.fifo_mem[179][1] O=$abc$27458$new_n2974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][1] I3=fifo.fifo_mem[178][1] O=$abc$27458$new_n2975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n2977_ I2=$abc$27458$new_n2978_ I3=fifo.rd_addr[1] O=$abc$27458$new_n2976_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][1] I3=fifo.fifo_mem[177][1] O=$abc$27458$new_n2977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][1] I3=fifo.fifo_mem[176][1] O=$abc$27458$new_n2978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=$abc$27458$new_n2980_ I3=$abc$27458$new_n2981_ O=$abc$27458$new_n2979_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[162][1] I3=fifo.fifo_mem[160][1] O=$abc$27458$new_n2980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[166][1] I3=fifo.fifo_mem[164][1] O=$abc$27458$new_n2981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[0] I2=$abc$27458$new_n2983_ I3=$abc$27458$new_n2984_ O=$abc$27458$new_n2982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[163][1] I3=fifo.fifo_mem[161][1] O=$abc$27458$new_n2983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[167][1] I3=fifo.fifo_mem[165][1] O=$abc$27458$new_n2984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][1] I3=fifo.fifo_mem[137][1] O=$abc$27458$new_n2988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][1] I3=fifo.fifo_mem[136][1] O=$abc$27458$new_n2989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][1] I3=fifo.fifo_mem[138][1] O=$abc$27458$new_n2991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][1] I3=fifo.fifo_mem[139][1] O=$abc$27458$new_n2992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][1] I3=fifo.fifo_mem[153][1] O=$abc$27458$new_n2994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][1] I3=fifo.fifo_mem[152][1] O=$abc$27458$new_n2995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][1] I3=fifo.fifo_mem[155][1] O=$abc$27458$new_n2997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][1] I3=fifo.fifo_mem[154][1] O=$abc$27458$new_n2998_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3003_ I1=$abc$27458$new_n3000_ I2=$abc$27458$new_n3009_ I3=$abc$27458$new_n3006_ O=$abc$27458$new_n2999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3002_ I3=$abc$27458$new_n3001_ O=$abc$27458$new_n3000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][1] I3=fifo.fifo_mem[186][1] O=$abc$27458$new_n3001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][1] I3=fifo.fifo_mem[187][1] O=$abc$27458$new_n3002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3004_ I2=$abc$27458$new_n3005_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][1] I3=fifo.fifo_mem[185][1] O=$abc$27458$new_n3004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][1] I3=fifo.fifo_mem[184][1] O=$abc$27458$new_n3005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=$abc$27458$new_n3007_ I3=$abc$27458$new_n3008_ O=$abc$27458$new_n3006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[171][1] I3=fifo.fifo_mem[169][1] O=$abc$27458$new_n3007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[175][1] I3=fifo.fifo_mem[173][1] O=$abc$27458$new_n3008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3011_ I3=$abc$27458$new_n3010_ O=$abc$27458$new_n3009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[170][1] I3=fifo.fifo_mem[168][1] O=$abc$27458$new_n3010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[174][1] I3=fifo.fifo_mem[172][1] O=$abc$27458$new_n3011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[206][1] I3=fifo.fifo_mem[202][1] O=$abc$27458$new_n3016_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][1] I3=fifo.fifo_mem[203][1] O=$abc$27458$new_n3017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[205][1] I3=fifo.fifo_mem[201][1] O=$abc$27458$new_n3018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][1] I3=fifo.fifo_mem[200][1] O=$abc$27458$new_n3019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][1] I3=fifo.fifo_mem[193][1] O=$abc$27458$new_n3022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][1] I3=fifo.fifo_mem[192][1] O=$abc$27458$new_n3023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[199][1] I3=fifo.fifo_mem[195][1] O=$abc$27458$new_n3024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[198][1] I3=fifo.fifo_mem[194][1] O=$abc$27458$new_n3025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][1] I3=fifo.fifo_mem[211][1] O=$abc$27458$new_n3035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][1] I3=fifo.fifo_mem[210][1] O=$abc$27458$new_n3036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][1] I3=fifo.fifo_mem[209][1] O=$abc$27458$new_n3038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][1] I3=fifo.fifo_mem[208][1] O=$abc$27458$new_n3039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3041_ I1=$abc$27458$new_n4934_ I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[1]_new_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n3042_ I2=$abc$27458$new_n3048_ I3=fifo.rd_addr[4] O=$abc$27458$new_n3041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$27458$new_n3043_ I1=$abc$27458$new_n3047_ I2=$abc$27458$new_n3046_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3044_ I3=$abc$27458$new_n3045_ O=$abc$27458$new_n3043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[238][1] I3=fifo.fifo_mem[234][1] O=$abc$27458$new_n3044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][1] I3=fifo.fifo_mem[235][1] O=$abc$27458$new_n3045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][1] I3=fifo.fifo_mem[233][1] O=$abc$27458$new_n3046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][1] I3=fifo.fifo_mem[232][1] O=$abc$27458$new_n3047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3049_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3053_ I3=$abc$27458$new_n3052_ O=$abc$27458$new_n3048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3050_ I2=$abc$27458$new_n3051_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][1] I3=fifo.fifo_mem[224][1] O=$abc$27458$new_n3050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][1] I3=fifo.fifo_mem[225][1] O=$abc$27458$new_n3051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][1] I3=fifo.fifo_mem[226][1] O=$abc$27458$new_n3052_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[231][1] I3=fifo.fifo_mem[227][1] O=$abc$27458$new_n3053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4931_ I2=$abc$27458$new_n3059_ I3=$abc$27458$new_n3058_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[245][1] I3=fifo.fifo_mem[241][1] O=$abc$27458$new_n3058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[244][1] I3=fifo.fifo_mem[240][1] O=$abc$27458$new_n3059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3065_ I2=$abc$27458$new_n3066_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][1] I3=fifo.fifo_mem[249][1] O=$abc$27458$new_n3065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][1] I3=fifo.fifo_mem[248][1] O=$abc$27458$new_n3066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27396 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27391
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[2]_new_ I2=$abc$27458$new_n3081_ I3=$abc$27458$new_n3078_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4948_ I2=$abc$27458$new_n3077_ I3=$abc$27458$new_n3076_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][2] I3=fifo.fifo_mem[243][2] O=$abc$27458$new_n3076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[246][2] I3=fifo.fifo_mem[242][2] O=$abc$27458$new_n3077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3079_ I3=$abc$27458$new_n3080_ O=$abc$27458$new_n3078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][2] I3=fifo.fifo_mem[251][2] O=$abc$27458$new_n3079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[254][2] I3=fifo.fifo_mem[250][2] O=$abc$27458$new_n3080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3083_ I3=$abc$27458$new_n3082_ O=$abc$27458$new_n3081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][2] I3=fifo.fifo_mem[249][2] O=$abc$27458$new_n3082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][2] I3=fifo.fifo_mem[248][2] O=$abc$27458$new_n3083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3086_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3090_ I3=$abc$27458$new_n3089_ O=$abc$27458$new_n3085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3087_ I2=$abc$27458$new_n3088_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][2] I3=fifo.fifo_mem[233][2] O=$abc$27458$new_n3087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][2] I3=fifo.fifo_mem[232][2] O=$abc$27458$new_n3088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][2] I3=fifo.fifo_mem[235][2] O=$abc$27458$new_n3089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[238][2] I3=fifo.fifo_mem[234][2] O=$abc$27458$new_n3090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3095_ I2=$abc$27458$new_n3096_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3094_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][2] I3=fifo.fifo_mem[224][2] O=$abc$27458$new_n3095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][2] I3=fifo.fifo_mem[225][2] O=$abc$27458$new_n3096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3100_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3104_ I3=$abc$27458$new_n3103_ O=$abc$27458$new_n3099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3101_ I2=$abc$27458$new_n3102_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][2] I3=fifo.fifo_mem[209][2] O=$abc$27458$new_n3101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][2] I3=fifo.fifo_mem[208][2] O=$abc$27458$new_n3102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][2] I3=fifo.fifo_mem[211][2] O=$abc$27458$new_n3103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][2] I3=fifo.fifo_mem[210][2] O=$abc$27458$new_n3104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][2] I3=fifo.fifo_mem[219][2] O=$abc$27458$new_n3106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][2] I3=fifo.fifo_mem[218][2] O=$abc$27458$new_n3107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][2] I3=fifo.fifo_mem[216][2] O=$abc$27458$new_n3109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][2] I3=fifo.fifo_mem[217][2] O=$abc$27458$new_n3110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][2] I3=fifo.fifo_mem[193][2] O=$abc$27458$new_n3114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][2] I3=fifo.fifo_mem[192][2] O=$abc$27458$new_n3115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[199][2] I3=fifo.fifo_mem[195][2] O=$abc$27458$new_n3116_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[198][2] I3=fifo.fifo_mem[194][2] O=$abc$27458$new_n3117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][2] I3=fifo.fifo_mem[203][2] O=$abc$27458$new_n3119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[206][2] I3=fifo.fifo_mem[202][2] O=$abc$27458$new_n3120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][2] I3=fifo.fifo_mem[200][2] O=$abc$27458$new_n3122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[205][2] I3=fifo.fifo_mem[201][2] O=$abc$27458$new_n3123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3128_ I1=$abc$27458$new_n3132_ I2=$abc$27458$new_n3131_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3129_ I3=$abc$27458$new_n3130_ O=$abc$27458$new_n3128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][2] I3=fifo.fifo_mem[136][2] O=$abc$27458$new_n3129_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][2] I3=fifo.fifo_mem[137][2] O=$abc$27458$new_n3130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][2] I3=fifo.fifo_mem[128][2] O=$abc$27458$new_n3131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][2] I3=fifo.fifo_mem[129][2] O=$abc$27458$new_n3132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3134_ I1=$abc$27458$new_n3138_ I2=$abc$27458$new_n3137_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3135_ I3=$abc$27458$new_n3136_ O=$abc$27458$new_n3134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][2] I3=fifo.fifo_mem[153][2] O=$abc$27458$new_n3135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][2] I3=fifo.fifo_mem[152][2] O=$abc$27458$new_n3136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][2] I3=fifo.fifo_mem[144][2] O=$abc$27458$new_n3137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][2] I3=fifo.fifo_mem[145][2] O=$abc$27458$new_n3138_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][2] I3=fifo.fifo_mem[154][2] O=$abc$27458$new_n3141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][2] I3=fifo.fifo_mem[155][2] O=$abc$27458$new_n3142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][2] I3=fifo.fifo_mem[146][2] O=$abc$27458$new_n3143_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][2] I3=fifo.fifo_mem[147][2] O=$abc$27458$new_n3144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][2] I3=fifo.fifo_mem[130][2] O=$abc$27458$new_n3147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][2] I3=fifo.fifo_mem[131][2] O=$abc$27458$new_n3148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][2] I3=fifo.fifo_mem[138][2] O=$abc$27458$new_n3150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][2] I3=fifo.fifo_mem[139][2] O=$abc$27458$new_n3151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][2] I3=fifo.fifo_mem[176][2] O=$abc$27458$new_n3156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][2] I3=fifo.fifo_mem[177][2] O=$abc$27458$new_n3157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][2] I3=fifo.fifo_mem[178][2] O=$abc$27458$new_n3159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][2] I3=fifo.fifo_mem[179][2] O=$abc$27458$new_n3160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][2] I3=fifo.fifo_mem[184][2] O=$abc$27458$new_n3162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][2] I3=fifo.fifo_mem[185][2] O=$abc$27458$new_n3163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][2] I3=fifo.fifo_mem[186][2] O=$abc$27458$new_n3165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][2] I3=fifo.fifo_mem[187][2] O=$abc$27458$new_n3166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3168_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n3178_ I3=$abc$27458$new_n3175_ O=$abc$27458$new_n3167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3169_ I2=$abc$27458$new_n3172_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3170_ I3=$abc$27458$new_n3171_ O=$abc$27458$new_n3169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[166][2] I3=fifo.fifo_mem[162][2] O=$abc$27458$new_n3170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][2] I3=fifo.fifo_mem[163][2] O=$abc$27458$new_n3171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3173_ I3=$abc$27458$new_n3174_ O=$abc$27458$new_n3172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[164][2] I3=fifo.fifo_mem[160][2] O=$abc$27458$new_n3173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[165][2] I3=fifo.fifo_mem[161][2] O=$abc$27458$new_n3174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3176_ I3=$abc$27458$new_n3177_ O=$abc$27458$new_n3175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][2] I3=fifo.fifo_mem[171][2] O=$abc$27458$new_n3176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[174][2] I3=fifo.fifo_mem[170][2] O=$abc$27458$new_n3177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3179_ I3=$abc$27458$new_n3180_ O=$abc$27458$new_n3178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[172][2] I3=fifo.fifo_mem[168][2] O=$abc$27458$new_n3179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[173][2] I3=fifo.fifo_mem[169][2] O=$abc$27458$new_n3180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[2]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[2]_new_inv_ O=$abc$27458$new_n3182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][2] I3=fifo.fifo_mem[25][2] O=$abc$27458$new_n3186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][2] I3=fifo.fifo_mem[24][2] O=$abc$27458$new_n3187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][2] I3=fifo.fifo_mem[26][2] O=$abc$27458$new_n3188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][2] I3=fifo.fifo_mem[27][2] O=$abc$27458$new_n3189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][2] I3=fifo.fifo_mem[17][2] O=$abc$27458$new_n3191_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][2] I3=fifo.fifo_mem[16][2] O=$abc$27458$new_n3192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][2] I3=fifo.fifo_mem[19][2] O=$abc$27458$new_n3194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][2] I3=fifo.fifo_mem[18][2] O=$abc$27458$new_n3195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][2] I3=fifo.fifo_mem[9][2] O=$abc$27458$new_n3199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][2] I3=fifo.fifo_mem[8][2] O=$abc$27458$new_n3200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][2] I3=fifo.fifo_mem[10][2] O=$abc$27458$new_n3201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][2] I3=fifo.fifo_mem[11][2] O=$abc$27458$new_n3202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][2] I3=fifo.fifo_mem[1][2] O=$abc$27458$new_n3204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][2] I3=fifo.fifo_mem[0][2] O=$abc$27458$new_n3205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][2] I3=fifo.fifo_mem[3][2] O=$abc$27458$new_n3207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][2] I3=fifo.fifo_mem[2][2] O=$abc$27458$new_n3208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][2] I3=fifo.fifo_mem[48][2] O=$abc$27458$new_n3213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][2] I3=fifo.fifo_mem[49][2] O=$abc$27458$new_n3214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][2] I3=fifo.fifo_mem[56][2] O=$abc$27458$new_n3216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][2] I3=fifo.fifo_mem[57][2] O=$abc$27458$new_n3217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][2] I3=fifo.fifo_mem[50][2] O=$abc$27458$new_n3219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[55][2] I3=fifo.fifo_mem[51][2] O=$abc$27458$new_n3220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3222_ I3=$abc$27458$new_n3223_ O=$abc$27458$new_n3221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][2] I3=fifo.fifo_mem[58][2] O=$abc$27458$new_n3222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][2] I3=fifo.fifo_mem[59][2] O=$abc$27458$new_n3223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[36][2] I3=fifo.fifo_mem[32][2] O=$abc$27458$new_n3230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[37][2] I3=fifo.fifo_mem[33][2] O=$abc$27458$new_n3231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[38][2] I3=fifo.fifo_mem[34][2] O=$abc$27458$new_n3237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][2] I3=fifo.fifo_mem[35][2] O=$abc$27458$new_n3238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[93][2] I3=fifo.fifo_mem[89][2] O=$abc$27458$new_n3243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][2] I3=fifo.fifo_mem[88][2] O=$abc$27458$new_n3244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][2] I3=fifo.fifo_mem[90][2] O=$abc$27458$new_n3245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][2] I3=fifo.fifo_mem[91][2] O=$abc$27458$new_n3246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][2] I3=fifo.fifo_mem[81][2] O=$abc$27458$new_n3248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][2] I3=fifo.fifo_mem[80][2] O=$abc$27458$new_n3249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][2] I3=fifo.fifo_mem[83][2] O=$abc$27458$new_n3251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][2] I3=fifo.fifo_mem[82][2] O=$abc$27458$new_n3252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][2] I3=fifo.fifo_mem[73][2] O=$abc$27458$new_n3256_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][2] I3=fifo.fifo_mem[72][2] O=$abc$27458$new_n3257_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[78][2] I3=fifo.fifo_mem[74][2] O=$abc$27458$new_n3258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][2] I3=fifo.fifo_mem[75][2] O=$abc$27458$new_n3259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][2] I3=fifo.fifo_mem[65][2] O=$abc$27458$new_n3261_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][2] I3=fifo.fifo_mem[64][2] O=$abc$27458$new_n3262_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][2] I3=fifo.fifo_mem[67][2] O=$abc$27458$new_n3264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][2] I3=fifo.fifo_mem[66][2] O=$abc$27458$new_n3265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3275_ I1=$abc$27458$new_n3269_ I2=$abc$27458$new_n3278_ I3=$abc$27458$new_n3272_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3270_ I3=$abc$27458$new_n3271_ O=$abc$27458$new_n3269_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][2] I3=fifo.fifo_mem[114][2] O=$abc$27458$new_n3270_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][2] I3=fifo.fifo_mem[115][2] O=$abc$27458$new_n3271_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3273_ I3=$abc$27458$new_n3274_ O=$abc$27458$new_n3272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][2] I3=fifo.fifo_mem[120][2] O=$abc$27458$new_n3273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][2] I3=fifo.fifo_mem[121][2] O=$abc$27458$new_n3274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3276_ I3=$abc$27458$new_n3277_ O=$abc$27458$new_n3275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][2] I3=fifo.fifo_mem[122][2] O=$abc$27458$new_n3276_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][2] I3=fifo.fifo_mem[123][2] O=$abc$27458$new_n3277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3279_ I3=$abc$27458$new_n3280_ O=$abc$27458$new_n3278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][2] I3=fifo.fifo_mem[112][2] O=$abc$27458$new_n3279_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][2] I3=fifo.fifo_mem[113][2] O=$abc$27458$new_n3280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3291_ I1=$abc$27458$new_n3282_ I2=$abc$27458$new_n3288_ I3=$abc$27458$new_n3285_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3283_ I3=$abc$27458$new_n3284_ O=$abc$27458$new_n3282_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[102][2] I3=fifo.fifo_mem[98][2] O=$abc$27458$new_n3283_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[103][2] I3=fifo.fifo_mem[99][2] O=$abc$27458$new_n3284_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3286_ I3=$abc$27458$new_n3287_ O=$abc$27458$new_n3285_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[108][2] I3=fifo.fifo_mem[104][2] O=$abc$27458$new_n3286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][2] I3=fifo.fifo_mem[105][2] O=$abc$27458$new_n3287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3290_ I3=$abc$27458$new_n3289_ O=$abc$27458$new_n3288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][2] I3=fifo.fifo_mem[96][2] O=$abc$27458$new_n3289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[101][2] I3=fifo.fifo_mem[97][2] O=$abc$27458$new_n3290_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3292_ I3=$abc$27458$new_n3293_ O=$abc$27458$new_n3291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][2] I3=fifo.fifo_mem[107][2] O=$abc$27458$new_n3292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][2] I3=fifo.fifo_mem[106][2] O=$abc$27458$new_n3293_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$transmitter.i_data[3]_new_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27400 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_ O=$abc$27458$transmitter.i_data[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$27458$new_n4991_ I1=$abc$27458$new_n3381_ I2=$abc$27458$new_n3354_ I3=fifo.rd_addr[6] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$abc$27458$new_n3300_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3304_ I3=$abc$27458$new_n3303_ O=$abc$27458$new_n3299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3301_ I2=$abc$27458$new_n3302_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][3] I3=fifo.fifo_mem[217][3] O=$abc$27458$new_n3301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][3] I3=fifo.fifo_mem[216][3] O=$abc$27458$new_n3302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][3] I3=fifo.fifo_mem[218][3] O=$abc$27458$new_n3303_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][3] I3=fifo.fifo_mem[219][3] O=$abc$27458$new_n3304_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n3309_ I3=$abc$27458$new_n3306_ O=$abc$27458$new_n3305_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$b$1227[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$b$1224[3]_new_ O=$abc$27458$new_n3306_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[207][3] I3=fifo.fifo_mem[206][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$b$1227[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[203][3] I3=fifo.fifo_mem[202][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$b$1224[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$a$1226[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$a$1223[3]_new_ O=$abc$27458$new_n3309_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[205][3] I3=fifo.fifo_mem[204][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][51]$a$1226[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[201][3] I3=fifo.fifo_mem[200][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][50]$a$1223[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][3] I3=fifo.fifo_mem[193][3] O=$abc$27458$new_n3314_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][3] I3=fifo.fifo_mem[192][3] O=$abc$27458$new_n3315_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[199][3] I3=fifo.fifo_mem[198][3] O=$abc$27458$new_n3317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[195][3] I3=fifo.fifo_mem[194][3] O=$abc$27458$new_n3318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n3320_ I3=$abc$27458$new_n3323_ O=$abc$27458$new_n3319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3322_ I3=$abc$27458$new_n3321_ O=$abc$27458$new_n3320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][3] I3=fifo.fifo_mem[210][3] O=$abc$27458$new_n3321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][3] I3=fifo.fifo_mem[211][3] O=$abc$27458$new_n3322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3324_ I3=$abc$27458$new_n3325_ O=$abc$27458$new_n3323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][3] I3=fifo.fifo_mem[208][3] O=$abc$27458$new_n3324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][3] I3=fifo.fifo_mem[209][3] O=$abc$27458$new_n3325_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[246][3] I3=fifo.fifo_mem[242][3] O=$abc$27458$new_n3329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][3] I3=fifo.fifo_mem[243][3] O=$abc$27458$new_n3330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][3] I3=fifo.fifo_mem[250][3] O=$abc$27458$new_n3332_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][3] I3=fifo.fifo_mem[251][3] O=$abc$27458$new_n3333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3351_ I1=$abc$27458$new_n3342_ I2=$abc$27458$new_n3348_ I3=$abc$27458$new_n3345_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3343_ I3=$abc$27458$new_n3344_ O=$abc$27458$new_n3342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[230][3] I3=fifo.fifo_mem[226][3] O=$abc$27458$new_n3343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[231][3] I3=fifo.fifo_mem[227][3] O=$abc$27458$new_n3344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3346_ I3=$abc$27458$new_n3347_ O=$abc$27458$new_n3345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[236][3] I3=fifo.fifo_mem[232][3] O=$abc$27458$new_n3346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][3] I3=fifo.fifo_mem[233][3] O=$abc$27458$new_n3347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3350_ I3=$abc$27458$new_n3349_ O=$abc$27458$new_n3348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][3] I3=fifo.fifo_mem[224][3] O=$abc$27458$new_n3349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][3] I3=fifo.fifo_mem[225][3] O=$abc$27458$new_n3350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3352_ I3=$abc$27458$new_n3353_ O=$abc$27458$new_n3351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][3] I3=fifo.fifo_mem[235][3] O=$abc$27458$new_n3352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[238][3] I3=fifo.fifo_mem[234][3] O=$abc$27458$new_n3353_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[3]_new_inv_ O=$abc$27458$new_n3354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3356_ I2=$abc$27458$new_n3365_ I3=$abc$27458$new_n3362_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5000_ I2=$abc$27458$new_n3361_ I3=$abc$27458$new_n3360_ O=$abc$27458$new_n3356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][3] I3=fifo.fifo_mem[144][3] O=$abc$27458$new_n3360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][3] I3=fifo.fifo_mem[145][3] O=$abc$27458$new_n3361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3363_ I3=$abc$27458$new_n3364_ O=$abc$27458$new_n3362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][3] I3=fifo.fifo_mem[146][3] O=$abc$27458$new_n3363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][3] I3=fifo.fifo_mem[147][3] O=$abc$27458$new_n3364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3367_ I3=$abc$27458$new_n3366_ O=$abc$27458$new_n3365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][3] I3=fifo.fifo_mem[155][3] O=$abc$27458$new_n3366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][3] I3=fifo.fifo_mem[154][3] O=$abc$27458$new_n3367_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3369_ I2=$abc$27458$new_n3378_ I3=$abc$27458$new_n3375_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5002_ I2=$abc$27458$new_n3374_ I3=$abc$27458$new_n3373_ O=$abc$27458$new_n3369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][3] I3=fifo.fifo_mem[136][3] O=$abc$27458$new_n3373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][3] I3=fifo.fifo_mem[137][3] O=$abc$27458$new_n3374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[2] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][34]$b$1176[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][35]$b$1179[3]_new_inv_ O=$abc$27458$new_n3375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[139][3] I3=fifo.fifo_mem[138][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][34]$b$1176[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[143][3] I3=fifo.fifo_mem[142][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][35]$b$1179[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][32]$b$1170[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][33]$b$1173[3]_new_inv_ O=$abc$27458$new_n3378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[131][3] I3=fifo.fifo_mem[130][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][32]$b$1170[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[135][3] I3=fifo.fifo_mem[134][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][33]$b$1173[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[3]_new_ O=$abc$27458$new_n3381_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][3] I3=fifo.fifo_mem[178][3] O=$abc$27458$new_n3385_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][3] I3=fifo.fifo_mem[179][3] O=$abc$27458$new_n3386_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][3] I3=fifo.fifo_mem[176][3] O=$abc$27458$new_n3387_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][3] I3=fifo.fifo_mem[177][3] O=$abc$27458$new_n3388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][3] I3=fifo.fifo_mem[184][3] O=$abc$27458$new_n3390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][3] I3=fifo.fifo_mem[185][3] O=$abc$27458$new_n3391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][3] I3=fifo.fifo_mem[186][3] O=$abc$27458$new_n3393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][3] I3=fifo.fifo_mem[187][3] O=$abc$27458$new_n3394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3404_ I3=$abc$27458$new_n3405_ O=$abc$27458$new_n3403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[166][3] I3=fifo.fifo_mem[162][3] O=$abc$27458$new_n3404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][3] I3=fifo.fifo_mem[163][3] O=$abc$27458$new_n3405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3407_ I3=$abc$27458$new_n3408_ O=$abc$27458$new_n3406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[164][3] I3=fifo.fifo_mem[160][3] O=$abc$27458$new_n3407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[165][3] I3=fifo.fifo_mem[161][3] O=$abc$27458$new_n3408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[3]_new_inv_ O=$abc$27458$new_n3410_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3412_ I2=$abc$27458$new_n3421_ I3=$abc$27458$new_n3418_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5015_ I2=$abc$27458$new_n3417_ I3=$abc$27458$new_n3416_ O=$abc$27458$new_n3412_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][3] I3=fifo.fifo_mem[80][3] O=$abc$27458$new_n3416_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][3] I3=fifo.fifo_mem[81][3] O=$abc$27458$new_n3417_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3419_ I3=$abc$27458$new_n3420_ O=$abc$27458$new_n3418_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][3] I3=fifo.fifo_mem[82][3] O=$abc$27458$new_n3419_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][3] I3=fifo.fifo_mem[83][3] O=$abc$27458$new_n3420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3423_ I3=$abc$27458$new_n3422_ O=$abc$27458$new_n3421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][3] I3=fifo.fifo_mem[91][3] O=$abc$27458$new_n3422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][3] I3=fifo.fifo_mem[90][3] O=$abc$27458$new_n3423_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3425_ I2=$abc$27458$new_n3434_ I3=$abc$27458$new_n3431_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$27458$new_n3426_ I1=$abc$27458$new_n3430_ I2=$abc$27458$new_n3429_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3428_ I3=$abc$27458$new_n3427_ O=$abc$27458$new_n3426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][3] I3=fifo.fifo_mem[72][3] O=$abc$27458$new_n3427_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][3] I3=fifo.fifo_mem[73][3] O=$abc$27458$new_n3428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][3] I3=fifo.fifo_mem[64][3] O=$abc$27458$new_n3429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][3] I3=fifo.fifo_mem[65][3] O=$abc$27458$new_n3430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[2] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][18]$b$1128[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][19]$b$1131[3]_new_inv_ O=$abc$27458$new_n3431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[75][3] I3=fifo.fifo_mem[74][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][18]$b$1128[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[79][3] I3=fifo.fifo_mem[78][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][19]$b$1131[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][16]$b$1122[3]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][17]$b$1125[3]_new_inv_ O=$abc$27458$new_n3434_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[67][3] I3=fifo.fifo_mem[66][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][16]$b$1122[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[71][3] I3=fifo.fifo_mem[70][3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][17]$b$1125[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][3] I3=fifo.fifo_mem[120][3] O=$abc$27458$new_n3441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][3] I3=fifo.fifo_mem[121][3] O=$abc$27458$new_n3442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][3] I3=fifo.fifo_mem[122][3] O=$abc$27458$new_n3444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][3] I3=fifo.fifo_mem[123][3] O=$abc$27458$new_n3445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][3] I3=fifo.fifo_mem[112][3] O=$abc$27458$new_n3448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][3] I3=fifo.fifo_mem[113][3] O=$abc$27458$new_n3449_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][3] I3=fifo.fifo_mem[114][3] O=$abc$27458$new_n3451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][3] I3=fifo.fifo_mem[115][3] O=$abc$27458$new_n3452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3463_ I1=$abc$27458$new_n3454_ I2=$abc$27458$new_n3460_ I3=$abc$27458$new_n3457_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3455_ I3=$abc$27458$new_n3456_ O=$abc$27458$new_n3454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[108][3] I3=fifo.fifo_mem[104][3] O=$abc$27458$new_n3455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][3] I3=fifo.fifo_mem[105][3] O=$abc$27458$new_n3456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3458_ I3=$abc$27458$new_n3459_ O=$abc$27458$new_n3457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[102][3] I3=fifo.fifo_mem[98][3] O=$abc$27458$new_n3458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[103][3] I3=fifo.fifo_mem[99][3] O=$abc$27458$new_n3459_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3461_ I2=$abc$27458$new_n3462_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3460_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][3] I3=fifo.fifo_mem[96][3] O=$abc$27458$new_n3461_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[101][3] I3=fifo.fifo_mem[97][3] O=$abc$27458$new_n3462_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3464_ I3=$abc$27458$new_n3465_ O=$abc$27458$new_n3463_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][3] I3=fifo.fifo_mem[107][3] O=$abc$27458$new_n3464_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][3] I3=fifo.fifo_mem[106][3] O=$abc$27458$new_n3465_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[4] I2=$abc$27458$new_n3476_ I3=$abc$27458$new_n3479_ O=$abc$27458$new_n3475_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3477_ I3=$abc$27458$new_n3478_ O=$abc$27458$new_n3476_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][3] I3=fifo.fifo_mem[56][3] O=$abc$27458$new_n3477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][3] I3=fifo.fifo_mem[57][3] O=$abc$27458$new_n3478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3480_ I3=$abc$27458$new_n3481_ O=$abc$27458$new_n3479_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][3] I3=fifo.fifo_mem[48][3] O=$abc$27458$new_n3480_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][3] I3=fifo.fifo_mem[49][3] O=$abc$27458$new_n3481_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[4] I2=$abc$27458$new_n3490_ I3=$abc$27458$new_n3493_ O=$abc$27458$new_n3489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3491_ I3=$abc$27458$new_n3492_ O=$abc$27458$new_n3490_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][3] I3=fifo.fifo_mem[58][3] O=$abc$27458$new_n3491_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][3] I3=fifo.fifo_mem[59][3] O=$abc$27458$new_n3492_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3494_ I3=$abc$27458$new_n3495_ O=$abc$27458$new_n3493_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][3] I3=fifo.fifo_mem[50][3] O=$abc$27458$new_n3494_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[55][3] I3=fifo.fifo_mem[51][3] O=$abc$27458$new_n3495_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3498_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3502_ I3=$abc$27458$new_n3501_ O=$abc$27458$new_n3497_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3499_ I2=$abc$27458$new_n3500_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3498_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][3] I3=fifo.fifo_mem[25][3] O=$abc$27458$new_n3499_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][3] I3=fifo.fifo_mem[24][3] O=$abc$27458$new_n3500_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][3] I3=fifo.fifo_mem[26][3] O=$abc$27458$new_n3501_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][3] I3=fifo.fifo_mem[27][3] O=$abc$27458$new_n3502_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3514_ I1=$abc$27458$new_n3511_ I2=$abc$27458$new_n3520_ I3=$abc$27458$new_n3517_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3513_ I3=$abc$27458$new_n3512_ O=$abc$27458$new_n3511_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][3] I3=fifo.fifo_mem[3][3] O=$abc$27458$new_n3512_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][3] I3=fifo.fifo_mem[2][3] O=$abc$27458$new_n3513_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3515_ I2=$abc$27458$new_n3516_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3514_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][3] I3=fifo.fifo_mem[1][3] O=$abc$27458$new_n3515_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][3] I3=fifo.fifo_mem[0][3] O=$abc$27458$new_n3516_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3519_ I3=$abc$27458$new_n3518_ O=$abc$27458$new_n3517_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][3] I3=fifo.fifo_mem[8][3] O=$abc$27458$new_n3518_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][3] I3=fifo.fifo_mem[9][3] O=$abc$27458$new_n3519_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3521_ I3=$abc$27458$new_n3522_ O=$abc$27458$new_n3520_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][3] I3=fifo.fifo_mem[11][3] O=$abc$27458$new_n3521_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][3] I3=fifo.fifo_mem[10][3] O=$abc$27458$new_n3522_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.i_rd I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27404 I2=$abc$27458$new_n3524_ I3=$abc$27458$new_n3635_ O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27399
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n3525_ I2=$abc$27458$new_n5036_ I3=$abc$27458$new_n3580_ O=$abc$27458$new_n3524_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[6] I2=$abc$27458$new_n3553_ I3=$abc$27458$new_n3526_ O=$abc$27458$new_n3525_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[5] I2=$abc$27458$new_n3527_ I3=$abc$27458$new_n3540_ O=$abc$27458$new_n3526_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=$abc$27458$new_n3531_ I1=$abc$27458$new_n3528_ I2=$abc$27458$new_n3537_ I3=$abc$27458$new_n3534_ O=$abc$27458$new_n3527_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3529_ I3=$abc$27458$new_n3530_ O=$abc$27458$new_n3528_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][4] I3=fifo.fifo_mem[145][4] O=$abc$27458$new_n3529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[148][4] I3=fifo.fifo_mem[144][4] O=$abc$27458$new_n3530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3532_ I3=$abc$27458$new_n3533_ O=$abc$27458$new_n3531_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][4] I3=fifo.fifo_mem[153][4] O=$abc$27458$new_n3532_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][4] I3=fifo.fifo_mem[152][4] O=$abc$27458$new_n3533_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3536_ I3=$abc$27458$new_n3535_ O=$abc$27458$new_n3534_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][4] I3=fifo.fifo_mem[128][4] O=$abc$27458$new_n3535_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][4] I3=fifo.fifo_mem[129][4] O=$abc$27458$new_n3536_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3538_ I3=$abc$27458$new_n3539_ O=$abc$27458$new_n3537_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][4] I3=fifo.fifo_mem[136][4] O=$abc$27458$new_n3538_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][4] I3=fifo.fifo_mem[137][4] O=$abc$27458$new_n3539_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3544_ I1=$abc$27458$new_n3541_ I2=$abc$27458$new_n3550_ I3=$abc$27458$new_n3547_ O=$abc$27458$new_n3540_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3543_ I3=$abc$27458$new_n3542_ O=$abc$27458$new_n3541_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][4] I3=fifo.fifo_mem[130][4] O=$abc$27458$new_n3542_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][4] I3=fifo.fifo_mem[131][4] O=$abc$27458$new_n3543_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3545_ I3=$abc$27458$new_n3546_ O=$abc$27458$new_n3544_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][4] I3=fifo.fifo_mem[138][4] O=$abc$27458$new_n3545_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][4] I3=fifo.fifo_mem[139][4] O=$abc$27458$new_n3546_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3549_ I3=$abc$27458$new_n3548_ O=$abc$27458$new_n3547_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][4] I3=fifo.fifo_mem[147][4] O=$abc$27458$new_n3548_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][4] I3=fifo.fifo_mem[146][4] O=$abc$27458$new_n3549_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3551_ I3=$abc$27458$new_n3552_ O=$abc$27458$new_n3550_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][4] I3=fifo.fifo_mem[155][4] O=$abc$27458$new_n3551_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][4] I3=fifo.fifo_mem[154][4] O=$abc$27458$new_n3552_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3554_ I3=$abc$27458$new_n3567_ O=$abc$27458$new_n3553_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3558_ I1=$abc$27458$new_n3555_ I2=$abc$27458$new_n3564_ I3=$abc$27458$new_n3561_ O=$abc$27458$new_n3554_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3557_ I3=$abc$27458$new_n3556_ O=$abc$27458$new_n3555_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[174][4] I3=fifo.fifo_mem[170][4] O=$abc$27458$new_n3556_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][4] I3=fifo.fifo_mem[171][4] O=$abc$27458$new_n3557_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3559_ I2=$abc$27458$new_n3560_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3558_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[166][4] I3=fifo.fifo_mem[162][4] O=$abc$27458$new_n3559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][4] I3=fifo.fifo_mem[163][4] O=$abc$27458$new_n3560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3563_ I3=$abc$27458$new_n3562_ O=$abc$27458$new_n3561_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][4] I3=fifo.fifo_mem[186][4] O=$abc$27458$new_n3562_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][4] I3=fifo.fifo_mem[187][4] O=$abc$27458$new_n3563_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3565_ I2=$abc$27458$new_n3566_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3564_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][4] I3=fifo.fifo_mem[178][4] O=$abc$27458$new_n3565_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][4] I3=fifo.fifo_mem[179][4] O=$abc$27458$new_n3566_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3577_ I1=$abc$27458$new_n3568_ I2=$abc$27458$new_n3574_ I3=$abc$27458$new_n3571_ O=$abc$27458$new_n3567_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3570_ I3=$abc$27458$new_n3569_ O=$abc$27458$new_n3568_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[172][4] I3=fifo.fifo_mem[168][4] O=$abc$27458$new_n3569_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[173][4] I3=fifo.fifo_mem[169][4] O=$abc$27458$new_n3570_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3573_ I3=$abc$27458$new_n3572_ O=$abc$27458$new_n3571_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][4] I3=fifo.fifo_mem[184][4] O=$abc$27458$new_n3572_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][4] I3=fifo.fifo_mem[185][4] O=$abc$27458$new_n3573_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3575_ I2=$abc$27458$new_n3576_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3574_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][4] I3=fifo.fifo_mem[177][4] O=$abc$27458$new_n3575_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][4] I3=fifo.fifo_mem[176][4] O=$abc$27458$new_n3576_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3578_ I2=$abc$27458$new_n3579_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3577_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[164][4] I3=fifo.fifo_mem[160][4] O=$abc$27458$new_n3578_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[165][4] I3=fifo.fifo_mem[161][4] O=$abc$27458$new_n3579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[5] I2=$abc$27458$new_n3594_ I3=$abc$27458$new_n3581_ O=$abc$27458$new_n3580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[4]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[4]_new_inv_ O=$abc$27458$new_n3581_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$abc$27458$new_n3583_ I1=$abc$27458$new_n3587_ I2=$abc$27458$new_n3586_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3584_ I3=$abc$27458$new_n3585_ O=$abc$27458$new_n3583_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][4] I3=fifo.fifo_mem[243][4] O=$abc$27458$new_n3584_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[246][4] I3=fifo.fifo_mem[242][4] O=$abc$27458$new_n3585_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[244][4] I3=fifo.fifo_mem[240][4] O=$abc$27458$new_n3586_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[245][4] I3=fifo.fifo_mem[241][4] O=$abc$27458$new_n3587_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3589_ I1=$abc$27458$new_n3593_ I2=$abc$27458$new_n3592_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3590_ I3=$abc$27458$new_n3591_ O=$abc$27458$new_n3589_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[254][4] I3=fifo.fifo_mem[250][4] O=$abc$27458$new_n3590_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][4] I3=fifo.fifo_mem[251][4] O=$abc$27458$new_n3591_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][4] I3=fifo.fifo_mem[248][4] O=$abc$27458$new_n3592_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][4] I3=fifo.fifo_mem[249][4] O=$abc$27458$new_n3593_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[4]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[4]_new_inv_ O=$abc$27458$new_n3594_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5032_ I2=$abc$27458$new_n3600_ I3=$abc$27458$new_n3599_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][4] I3=fifo.fifo_mem[225][4] O=$abc$27458$new_n3599_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][4] I3=fifo.fifo_mem[224][4] O=$abc$27458$new_n3600_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n3602_ I1=$abc$27458$new_n3606_ I2=$abc$27458$new_n3605_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3603_ I3=$abc$27458$new_n3604_ O=$abc$27458$new_n3602_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[238][4] I3=fifo.fifo_mem[234][4] O=$abc$27458$new_n3603_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][4] I3=fifo.fifo_mem[235][4] O=$abc$27458$new_n3604_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][4] I3=fifo.fifo_mem[232][4] O=$abc$27458$new_n3605_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][4] I3=fifo.fifo_mem[233][4] O=$abc$27458$new_n3606_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[4] I2=$abc$27458$new_n3609_ I3=$abc$27458$new_n3615_ O=$abc$27458$new_n3608_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5038_ I2=$abc$27458$new_n3614_ I3=$abc$27458$new_n3613_ O=$abc$27458$new_n3609_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][4] I3=fifo.fifo_mem[192][4] O=$abc$27458$new_n3613_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][4] I3=fifo.fifo_mem[193][4] O=$abc$27458$new_n3614_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3616_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n3620_ I3=$abc$27458$new_n3619_ O=$abc$27458$new_n3615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][48]$b$1218[4]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][49]$b$1221[4]_new_inv_ O=$abc$27458$new_n3616_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[195][4] I3=fifo.fifo_mem[194][4] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][48]$b$1218[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[199][4] I3=fifo.fifo_mem[198][4] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][49]$b$1221[4]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[206][4] I3=fifo.fifo_mem[202][4] O=$abc$27458$new_n3619_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][4] I3=fifo.fifo_mem[203][4] O=$abc$27458$new_n3620_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][4] I3=fifo.fifo_mem[217][4] O=$abc$27458$new_n3624_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[220][4] I3=fifo.fifo_mem[216][4] O=$abc$27458$new_n3625_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][4] I3=fifo.fifo_mem[209][4] O=$abc$27458$new_n3627_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[212][4] I3=fifo.fifo_mem[208][4] O=$abc$27458$new_n3628_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5040_ I2=$abc$27458$new_n3634_ I3=$abc$27458$new_n3633_ O=$abc$27458$new_n3629_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][4] I3=fifo.fifo_mem[210][4] O=$abc$27458$new_n3633_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][4] I3=fifo.fifo_mem[211][4] O=$abc$27458$new_n3634_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n3691_ I2=$abc$27458$new_n3664_ I3=$abc$27458$new_n5224_ O=$abc$27458$new_n3635_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][4] I3=fifo.fifo_mem[66][4] O=$abc$27458$new_n3640_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][4] I3=fifo.fifo_mem[67][4] O=$abc$27458$new_n3641_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[78][4] I3=fifo.fifo_mem[74][4] O=$abc$27458$new_n3643_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][4] I3=fifo.fifo_mem[75][4] O=$abc$27458$new_n3644_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][4] I3=fifo.fifo_mem[91][4] O=$abc$27458$new_n3647_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][4] I3=fifo.fifo_mem[90][4] O=$abc$27458$new_n3648_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][4] I3=fifo.fifo_mem[83][4] O=$abc$27458$new_n3649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][4] I3=fifo.fifo_mem[82][4] O=$abc$27458$new_n3650_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][4] I3=fifo.fifo_mem[123][4] O=$abc$27458$new_n3660_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][4] I3=fifo.fifo_mem[122][4] O=$abc$27458$new_n3661_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][4] I3=fifo.fifo_mem[115][4] O=$abc$27458$new_n3662_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][4] I3=fifo.fifo_mem[114][4] O=$abc$27458$new_n3663_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n3665_ I2=$abc$27458$new_n3678_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3664_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[5] I2=$abc$27458$new_n3672_ I3=$abc$27458$new_n3666_ O=$abc$27458$new_n3665_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=$abc$27458$new_n3667_ I1=$abc$27458$new_n3671_ I2=$abc$27458$new_n3670_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3668_ I3=$abc$27458$new_n3669_ O=$abc$27458$new_n3667_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][4] I3=fifo.fifo_mem[73][4] O=$abc$27458$new_n3668_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][4] I3=fifo.fifo_mem[72][4] O=$abc$27458$new_n3669_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][4] I3=fifo.fifo_mem[64][4] O=$abc$27458$new_n3670_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][4] I3=fifo.fifo_mem[65][4] O=$abc$27458$new_n3671_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3673_ I1=$abc$27458$new_n3677_ I2=$abc$27458$new_n3676_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3672_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3674_ I3=$abc$27458$new_n3675_ O=$abc$27458$new_n3673_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][4] I3=fifo.fifo_mem[88][4] O=$abc$27458$new_n3674_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[93][4] I3=fifo.fifo_mem[89][4] O=$abc$27458$new_n3675_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][4] I3=fifo.fifo_mem[80][4] O=$abc$27458$new_n3676_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][4] I3=fifo.fifo_mem[81][4] O=$abc$27458$new_n3677_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n3685_ I2=$abc$27458$new_n3679_ I3=fifo.rd_addr[4] O=$abc$27458$new_n3678_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5051_ I2=$abc$27458$new_n3684_ I3=$abc$27458$new_n3683_ O=$abc$27458$new_n3679_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][4] I3=fifo.fifo_mem[96][4] O=$abc$27458$new_n3683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[101][4] I3=fifo.fifo_mem[97][4] O=$abc$27458$new_n3684_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3686_ I1=$abc$27458$new_n3690_ I2=$abc$27458$new_n3689_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3685_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3687_ I3=$abc$27458$new_n3688_ O=$abc$27458$new_n3686_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][4] I3=fifo.fifo_mem[121][4] O=$abc$27458$new_n3687_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][4] I3=fifo.fifo_mem[120][4] O=$abc$27458$new_n3688_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][4] I3=fifo.fifo_mem[112][4] O=$abc$27458$new_n3689_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][4] I3=fifo.fifo_mem[113][4] O=$abc$27458$new_n3690_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[6] I2=$abc$27458$new_n3719_ I3=$abc$27458$new_n3692_ O=$abc$27458$new_n3691_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3693_ I3=$abc$27458$new_n3706_ O=$abc$27458$new_n3692_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n3697_ I1=$abc$27458$new_n3694_ I2=$abc$27458$new_n3703_ I3=$abc$27458$new_n3700_ O=$abc$27458$new_n3693_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3695_ I3=$abc$27458$new_n3696_ O=$abc$27458$new_n3694_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][4] I3=fifo.fifo_mem[35][4] O=$abc$27458$new_n3695_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[38][4] I3=fifo.fifo_mem[34][4] O=$abc$27458$new_n3696_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3698_ I2=$abc$27458$new_n3699_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3697_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[37][4] I3=fifo.fifo_mem[33][4] O=$abc$27458$new_n3698_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][4] I3=fifo.fifo_mem[32][4] O=$abc$27458$new_n3699_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3701_ I3=$abc$27458$new_n3702_ O=$abc$27458$new_n3700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][4] I3=fifo.fifo_mem[48][4] O=$abc$27458$new_n3701_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][4] I3=fifo.fifo_mem[49][4] O=$abc$27458$new_n3702_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3704_ I3=$abc$27458$new_n3705_ O=$abc$27458$new_n3703_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][4] I3=fifo.fifo_mem[50][4] O=$abc$27458$new_n3704_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[55][4] I3=fifo.fifo_mem[51][4] O=$abc$27458$new_n3705_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3710_ I1=$abc$27458$new_n3707_ I2=$abc$27458$new_n3716_ I3=$abc$27458$new_n3713_ O=$abc$27458$new_n3706_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3709_ I3=$abc$27458$new_n3708_ O=$abc$27458$new_n3707_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][4] I3=fifo.fifo_mem[1][4] O=$abc$27458$new_n3708_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][4] I3=fifo.fifo_mem[0][4] O=$abc$27458$new_n3709_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3711_ I3=$abc$27458$new_n3712_ O=$abc$27458$new_n3710_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][4] I3=fifo.fifo_mem[3][4] O=$abc$27458$new_n3711_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][4] I3=fifo.fifo_mem[2][4] O=$abc$27458$new_n3712_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3715_ I3=$abc$27458$new_n3714_ O=$abc$27458$new_n3713_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][4] I3=fifo.fifo_mem[16][4] O=$abc$27458$new_n3714_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][4] I3=fifo.fifo_mem[17][4] O=$abc$27458$new_n3715_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3717_ I3=$abc$27458$new_n3718_ O=$abc$27458$new_n3716_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][4] I3=fifo.fifo_mem[18][4] O=$abc$27458$new_n3717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][4] I3=fifo.fifo_mem[19][4] O=$abc$27458$new_n3718_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[5] I2=$abc$27458$new_n3720_ I3=$abc$27458$new_n3733_ O=$abc$27458$new_n3719_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3730_ I1=$abc$27458$new_n3721_ I2=$abc$27458$new_n3727_ I3=$abc$27458$new_n3724_ O=$abc$27458$new_n3720_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3723_ I3=$abc$27458$new_n3722_ O=$abc$27458$new_n3721_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[46][4] I3=fifo.fifo_mem[42][4] O=$abc$27458$new_n3722_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[47][4] I3=fifo.fifo_mem[43][4] O=$abc$27458$new_n3723_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3726_ I3=$abc$27458$new_n3725_ O=$abc$27458$new_n3724_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][4] I3=fifo.fifo_mem[58][4] O=$abc$27458$new_n3725_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][4] I3=fifo.fifo_mem[59][4] O=$abc$27458$new_n3726_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3728_ I2=$abc$27458$new_n3729_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3727_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][4] I3=fifo.fifo_mem[57][4] O=$abc$27458$new_n3728_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][4] I3=fifo.fifo_mem[56][4] O=$abc$27458$new_n3729_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3731_ I2=$abc$27458$new_n3732_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3730_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[45][4] I3=fifo.fifo_mem[41][4] O=$abc$27458$new_n3731_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[44][4] I3=fifo.fifo_mem[40][4] O=$abc$27458$new_n3732_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3737_ I1=$abc$27458$new_n3734_ I2=$abc$27458$new_n3743_ I3=$abc$27458$new_n3740_ O=$abc$27458$new_n3733_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3736_ I3=$abc$27458$new_n3735_ O=$abc$27458$new_n3734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][4] I3=fifo.fifo_mem[9][4] O=$abc$27458$new_n3735_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][4] I3=fifo.fifo_mem[8][4] O=$abc$27458$new_n3736_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3738_ I3=$abc$27458$new_n3739_ O=$abc$27458$new_n3737_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][4] I3=fifo.fifo_mem[10][4] O=$abc$27458$new_n3738_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][4] I3=fifo.fifo_mem[11][4] O=$abc$27458$new_n3739_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3742_ I3=$abc$27458$new_n3741_ O=$abc$27458$new_n3740_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][4] I3=fifo.fifo_mem[27][4] O=$abc$27458$new_n3741_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][4] I3=fifo.fifo_mem[26][4] O=$abc$27458$new_n3742_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3744_ I2=$abc$27458$new_n3745_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3743_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][4] I3=fifo.fifo_mem[24][4] O=$abc$27458$new_n3744_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][4] I3=fifo.fifo_mem[25][4] O=$abc$27458$new_n3745_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$transmitter.i_data[5]_new_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27408 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5060_ I2=$abc$27458$new_n3756_ I3=$abc$27458$new_n3755_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][5] I3=fifo.fifo_mem[248][5] O=$abc$27458$new_n3755_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][5] I3=fifo.fifo_mem[249][5] O=$abc$27458$new_n3756_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5062_ I2=$abc$27458$new_n3762_ I3=$abc$27458$new_n3761_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[246][5] I3=fifo.fifo_mem[242][5] O=$abc$27458$new_n3761_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][5] I3=fifo.fifo_mem[243][5] O=$abc$27458$new_n3762_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3765_ I1=$abc$27458$new_n3769_ I2=$abc$27458$new_n3768_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3766_ I3=$abc$27458$new_n3767_ O=$abc$27458$new_n3765_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[238][5] I3=fifo.fifo_mem[234][5] O=$abc$27458$new_n3766_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][5] I3=fifo.fifo_mem[235][5] O=$abc$27458$new_n3767_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][5] I3=fifo.fifo_mem[232][5] O=$abc$27458$new_n3768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][5] I3=fifo.fifo_mem[233][5] O=$abc$27458$new_n3769_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3771_ I1=$abc$27458$new_n3775_ I2=$abc$27458$new_n3774_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3772_ I3=$abc$27458$new_n3773_ O=$abc$27458$new_n3771_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[231][5] I3=fifo.fifo_mem[227][5] O=$abc$27458$new_n3772_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[230][5] I3=fifo.fifo_mem[226][5] O=$abc$27458$new_n3773_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][5] I3=fifo.fifo_mem[224][5] O=$abc$27458$new_n3774_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][5] I3=fifo.fifo_mem[225][5] O=$abc$27458$new_n3775_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][5] I3=fifo.fifo_mem[185][5] O=$abc$27458$new_n3780_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][5] I3=fifo.fifo_mem[184][5] O=$abc$27458$new_n3781_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][5] I3=fifo.fifo_mem[186][5] O=$abc$27458$new_n3782_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][5] I3=fifo.fifo_mem[187][5] O=$abc$27458$new_n3783_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5069_ I2=$abc$27458$new_n3789_ I3=$abc$27458$new_n3788_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][5] I3=fifo.fifo_mem[179][5] O=$abc$27458$new_n3788_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][5] I3=fifo.fifo_mem[178][5] O=$abc$27458$new_n3789_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3791_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3795_ I3=$abc$27458$new_n3794_ O=$abc$27458$new_n3790_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3792_ I2=$abc$27458$new_n3793_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3791_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[173][5] I3=fifo.fifo_mem[169][5] O=$abc$27458$new_n3792_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[172][5] I3=fifo.fifo_mem[168][5] O=$abc$27458$new_n3793_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[174][5] I3=fifo.fifo_mem[170][5] O=$abc$27458$new_n3794_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][5] I3=fifo.fifo_mem[171][5] O=$abc$27458$new_n3795_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[165][5] I3=fifo.fifo_mem[161][5] O=$abc$27458$new_n3798_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[164][5] I3=fifo.fifo_mem[160][5] O=$abc$27458$new_n3799_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3802_ I3=$abc$27458$new_n3801_ O=$abc$27458$new_n3800_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][5] I3=fifo.fifo_mem[163][5] O=$abc$27458$new_n3801_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[166][5] I3=fifo.fifo_mem[162][5] O=$abc$27458$new_n3802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[5]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[5]_new_ O=$abc$27458$new_n3803_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n3805_ I1=$abc$27458$new_n3824_ I2=$abc$27458$new_n3818_ I3=fifo.rd_addr[4] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3812_ I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[5]_new_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3805_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5071_ I2=$abc$27458$new_n3811_ I3=$abc$27458$new_n3810_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][5] I3=fifo.fifo_mem[113][5] O=$abc$27458$new_n3810_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][5] I3=fifo.fifo_mem[112][5] O=$abc$27458$new_n3811_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3813_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3817_ I3=$abc$27458$new_n3816_ O=$abc$27458$new_n3812_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3814_ I2=$abc$27458$new_n3815_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3813_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][5] I3=fifo.fifo_mem[121][5] O=$abc$27458$new_n3814_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][5] I3=fifo.fifo_mem[120][5] O=$abc$27458$new_n3815_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][5] I3=fifo.fifo_mem[122][5] O=$abc$27458$new_n3816_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][5] I3=fifo.fifo_mem[123][5] O=$abc$27458$new_n3817_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3819_ I1=$abc$27458$new_n3823_ I2=$abc$27458$new_n3822_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3818_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3820_ I3=$abc$27458$new_n3821_ O=$abc$27458$new_n3819_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[102][5] I3=fifo.fifo_mem[98][5] O=$abc$27458$new_n3820_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[103][5] I3=fifo.fifo_mem[99][5] O=$abc$27458$new_n3821_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[101][5] I3=fifo.fifo_mem[97][5] O=$abc$27458$new_n3822_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][5] I3=fifo.fifo_mem[96][5] O=$abc$27458$new_n3823_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3825_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3829_ I3=$abc$27458$new_n3828_ O=$abc$27458$new_n3824_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3826_ I2=$abc$27458$new_n3827_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3825_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][5] I3=fifo.fifo_mem[105][5] O=$abc$27458$new_n3826_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[108][5] I3=fifo.fifo_mem[104][5] O=$abc$27458$new_n3827_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][5] I3=fifo.fifo_mem[106][5] O=$abc$27458$new_n3828_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][5] I3=fifo.fifo_mem[107][5] O=$abc$27458$new_n3829_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[5]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[5]_new_inv_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5077_ I2=$abc$27458$new_n3837_ I3=$abc$27458$new_n3836_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[38][5] I3=fifo.fifo_mem[34][5] O=$abc$27458$new_n3836_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][5] I3=fifo.fifo_mem[35][5] O=$abc$27458$new_n3837_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5079_ I2=$abc$27458$new_n3843_ I3=$abc$27458$new_n3842_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[47][5] I3=fifo.fifo_mem[43][5] O=$abc$27458$new_n3842_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[46][5] I3=fifo.fifo_mem[42][5] O=$abc$27458$new_n3843_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3845_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3849_ I3=$abc$27458$new_n3848_ O=$abc$27458$new_n3844_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3846_ I2=$abc$27458$new_n3847_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3845_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][5] I3=fifo.fifo_mem[57][5] O=$abc$27458$new_n3846_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][5] I3=fifo.fifo_mem[56][5] O=$abc$27458$new_n3847_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][5] I3=fifo.fifo_mem[59][5] O=$abc$27458$new_n3848_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][5] I3=fifo.fifo_mem[58][5] O=$abc$27458$new_n3849_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3861_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3865_ I3=$abc$27458$new_n3864_ O=$abc$27458$new_n3860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3862_ I2=$abc$27458$new_n3863_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][5] I3=fifo.fifo_mem[65][5] O=$abc$27458$new_n3862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][5] I3=fifo.fifo_mem[64][5] O=$abc$27458$new_n3863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][5] I3=fifo.fifo_mem[67][5] O=$abc$27458$new_n3864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][5] I3=fifo.fifo_mem[66][5] O=$abc$27458$new_n3865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3867_ I1=$abc$27458$new_n3871_ I2=$abc$27458$new_n3870_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3868_ I3=$abc$27458$new_n3869_ O=$abc$27458$new_n3867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][5] I3=fifo.fifo_mem[75][5] O=$abc$27458$new_n3868_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[78][5] I3=fifo.fifo_mem[74][5] O=$abc$27458$new_n3869_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][5] I3=fifo.fifo_mem[72][5] O=$abc$27458$new_n3870_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][5] I3=fifo.fifo_mem[73][5] O=$abc$27458$new_n3871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3876_ I1=$abc$27458$new_n3873_ I2=$abc$27458$new_n3882_ I3=$abc$27458$new_n3879_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3874_ I3=$abc$27458$new_n3875_ O=$abc$27458$new_n3873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][5] I3=fifo.fifo_mem[83][5] O=$abc$27458$new_n3874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][5] I3=fifo.fifo_mem[81][5] O=$abc$27458$new_n3875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3878_ I3=$abc$27458$new_n3877_ O=$abc$27458$new_n3876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[86][5] I3=fifo.fifo_mem[82][5] O=$abc$27458$new_n3877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[84][5] I3=fifo.fifo_mem[80][5] O=$abc$27458$new_n3878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3880_ I3=$abc$27458$new_n3881_ O=$abc$27458$new_n3879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[94][5] I3=fifo.fifo_mem[92][5] O=$abc$27458$new_n3880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[90][5] I3=fifo.fifo_mem[88][5] O=$abc$27458$new_n3881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3883_ I3=$abc$27458$new_n3884_ O=$abc$27458$new_n3882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[95][5] I3=fifo.fifo_mem[93][5] O=$abc$27458$new_n3883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[91][5] I3=fifo.fifo_mem[89][5] O=$abc$27458$new_n3884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[6] I2=$abc$27458$new_n5085_ I3=$abc$27458$new_n3900_ O=$abc$27458$new_n3886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][5] I3=fifo.fifo_mem[26][5] O=$abc$27458$new_n3889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][5] I3=fifo.fifo_mem[27][5] O=$abc$27458$new_n3890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][5] I3=fifo.fifo_mem[2][5] O=$abc$27458$new_n3892_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][5] I3=fifo.fifo_mem[3][5] O=$abc$27458$new_n3893_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[15][5] I3=fifo.fifo_mem[14][5] O=$abc$27458$new_n3895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[11][5] I3=fifo.fifo_mem[10][5] O=$abc$27458$new_n3896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][5] I3=fifo.fifo_mem[18][5] O=$abc$27458$new_n3898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][5] I3=fifo.fifo_mem[19][5] O=$abc$27458$new_n3899_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3910_ I1=$abc$27458$new_n3901_ I2=$abc$27458$new_n3907_ I3=$abc$27458$new_n3904_ O=$abc$27458$new_n3900_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001011110010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n3902_ I3=$abc$27458$new_n3903_ O=$abc$27458$new_n3901_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][5] I3=fifo.fifo_mem[24][5] O=$abc$27458$new_n3902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][5] I3=fifo.fifo_mem[25][5] O=$abc$27458$new_n3903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][1]$a$1076[5]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][0]$a$1073[5]_new_ O=$abc$27458$new_n3904_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[5][5] I3=fifo.fifo_mem[4][5] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][1]$a$1076[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[1][5] I3=fifo.fifo_mem[0][5] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][0]$a$1073[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3908_ I3=$abc$27458$new_n3909_ O=$abc$27458$new_n3907_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[13][5] I3=fifo.fifo_mem[12][5] O=$abc$27458$new_n3908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[9][5] I3=fifo.fifo_mem[8][5] O=$abc$27458$new_n3909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3911_ I3=$abc$27458$new_n3912_ O=$abc$27458$new_n3910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][5] I3=fifo.fifo_mem[16][5] O=$abc$27458$new_n3911_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][5] I3=fifo.fifo_mem[17][5] O=$abc$27458$new_n3912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[5]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[5]_new_inv_ O=$abc$27458$new_n3913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n3915_ I2=$abc$27458$new_n3921_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$abc$27458$new_n3916_ I1=$abc$27458$new_n3920_ I2=$abc$27458$new_n3919_ I3=fifo.rd_addr[3] O=$abc$27458$new_n3915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n3917_ I3=$abc$27458$new_n3918_ O=$abc$27458$new_n3916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][5] I3=fifo.fifo_mem[219][5] O=$abc$27458$new_n3917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][5] I3=fifo.fifo_mem[218][5] O=$abc$27458$new_n3918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][5] I3=fifo.fifo_mem[211][5] O=$abc$27458$new_n3919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][5] I3=fifo.fifo_mem[210][5] O=$abc$27458$new_n3920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5087_ I2=$abc$27458$new_n3926_ I3=$abc$27458$new_n3925_ O=$abc$27458$new_n3921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][5] I3=fifo.fifo_mem[208][5] O=$abc$27458$new_n3925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][5] I3=fifo.fifo_mem[209][5] O=$abc$27458$new_n3926_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[198][5] I3=fifo.fifo_mem[194][5] O=$abc$27458$new_n3930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[199][5] I3=fifo.fifo_mem[195][5] O=$abc$27458$new_n3931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[206][5] I3=fifo.fifo_mem[202][5] O=$abc$27458$new_n3932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][5] I3=fifo.fifo_mem[203][5] O=$abc$27458$new_n3933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][5] I3=fifo.fifo_mem[192][5] O=$abc$27458$new_n3935_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][5] I3=fifo.fifo_mem[193][5] O=$abc$27458$new_n3936_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][5] I3=fifo.fifo_mem[200][5] O=$abc$27458$new_n3938_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[205][5] I3=fifo.fifo_mem[201][5] O=$abc$27458$new_n3939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3943_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3947_ I3=$abc$27458$new_n3946_ O=$abc$27458$new_n3942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3944_ I2=$abc$27458$new_n3945_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][5] I3=fifo.fifo_mem[153][5] O=$abc$27458$new_n3944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][5] I3=fifo.fifo_mem[152][5] O=$abc$27458$new_n3945_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][5] I3=fifo.fifo_mem[154][5] O=$abc$27458$new_n3946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][5] I3=fifo.fifo_mem[155][5] O=$abc$27458$new_n3947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[149][5] I3=fifo.fifo_mem[145][5] O=$abc$27458$new_n3950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][5] I3=fifo.fifo_mem[144][5] O=$abc$27458$new_n3951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][5] I3=fifo.fifo_mem[147][5] O=$abc$27458$new_n3953_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][5] I3=fifo.fifo_mem[146][5] O=$abc$27458$new_n3954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n3959_ I1=$abc$27458$new_n3956_ I2=$abc$27458$new_n3965_ I3=$abc$27458$new_n3962_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3958_ I3=$abc$27458$new_n3957_ O=$abc$27458$new_n3956_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][5] I3=fifo.fifo_mem[131][5] O=$abc$27458$new_n3957_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][5] I3=fifo.fifo_mem[130][5] O=$abc$27458$new_n3958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3960_ I2=$abc$27458$new_n3961_ I3=fifo.rd_addr[1] O=$abc$27458$new_n3959_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][5] I3=fifo.fifo_mem[129][5] O=$abc$27458$new_n3960_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][5] I3=fifo.fifo_mem[128][5] O=$abc$27458$new_n3961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3964_ I3=$abc$27458$new_n3963_ O=$abc$27458$new_n3962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][5] I3=fifo.fifo_mem[136][5] O=$abc$27458$new_n3963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][5] I3=fifo.fifo_mem[137][5] O=$abc$27458$new_n3964_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3966_ I3=$abc$27458$new_n3967_ O=$abc$27458$new_n3965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][5] I3=fifo.fifo_mem[139][5] O=$abc$27458$new_n3966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][5] I3=fifo.fifo_mem[138][5] O=$abc$27458$new_n3967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$transmitter.i_data[6]_new_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27420 O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27407
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[6]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[6]_new_ O=$abc$27458$new_n3972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5101_ I2=$abc$27458$new_n3978_ I3=$abc$27458$new_n3977_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][6] I3=fifo.fifo_mem[179][6] O=$abc$27458$new_n3977_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][6] I3=fifo.fifo_mem[178][6] O=$abc$27458$new_n3978_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5103_ I2=$abc$27458$new_n3984_ I3=$abc$27458$new_n3983_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][10]$a$959[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[165][6] I3=fifo.fifo_mem[161][6] O=$abc$27458$new_n3983_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[164][6] I3=fifo.fifo_mem[160][6] O=$abc$27458$new_n3984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][9]$a$956[6]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$a$953[6]_new_ O=$abc$27458$new_n3985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n3987_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3991_ I3=$abc$27458$new_n3990_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][9]$a$956[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001000101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n3988_ I3=$abc$27458$new_n3989_ O=$abc$27458$new_n3987_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[147][6] I3=fifo.fifo_mem[146][6] O=$abc$27458$new_n3988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[151][6] I3=fifo.fifo_mem[150][6] O=$abc$27458$new_n3989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[145][6] I3=fifo.fifo_mem[144][6] O=$abc$27458$new_n3990_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[149][6] I3=fifo.fifo_mem[148][6] O=$abc$27458$new_n3991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$abc$27458$new_n3993_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n3997_ I3=$abc$27458$new_n3996_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$a$953[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n3994_ I3=$abc$27458$new_n3995_ O=$abc$27458$new_n3993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[132][6] I3=fifo.fifo_mem[128][6] O=$abc$27458$new_n3994_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][6] I3=fifo.fifo_mem[129][6] O=$abc$27458$new_n3995_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][6] I3=fifo.fifo_mem[130][6] O=$abc$27458$new_n3996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][6] I3=fifo.fifo_mem[131][6] O=$abc$27458$new_n3997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4000_ I2=$abc$27458$new_n4006_ I3=$abc$27458$new_n4009_ O=$abc$27458$new_n3999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=$abc$27458$new_n4001_ I1=$abc$27458$new_n4005_ I2=$abc$27458$new_n4004_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4002_ I3=$abc$27458$new_n4003_ O=$abc$27458$new_n4001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][6] I3=fifo.fifo_mem[187][6] O=$abc$27458$new_n4002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][6] I3=fifo.fifo_mem[186][6] O=$abc$27458$new_n4003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][6] I3=fifo.fifo_mem[184][6] O=$abc$27458$new_n4004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][6] I3=fifo.fifo_mem[185][6] O=$abc$27458$new_n4005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4007_ I3=$abc$27458$new_n4008_ O=$abc$27458$new_n4006_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][6] I3=fifo.fifo_mem[171][6] O=$abc$27458$new_n4007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[174][6] I3=fifo.fifo_mem[170][6] O=$abc$27458$new_n4008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4010_ I2=$abc$27458$new_n4011_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[173][6] I3=fifo.fifo_mem[169][6] O=$abc$27458$new_n4010_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[172][6] I3=fifo.fifo_mem[168][6] O=$abc$27458$new_n4011_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4019_ I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$b$954[6]_new_ I3=fifo.rd_addr[4] O=$abc$27458$new_n4012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5105_ I2=$abc$27458$new_n4018_ I3=$abc$27458$new_n4017_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][8]$b$954[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][6] I3=fifo.fifo_mem[138][6] O=$abc$27458$new_n4017_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][6] I3=fifo.fifo_mem[139][6] O=$abc$27458$new_n4018_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4020_ I1=$abc$27458$new_n4024_ I2=$abc$27458$new_n4023_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4019_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4021_ I3=$abc$27458$new_n4022_ O=$abc$27458$new_n4020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][6] I3=fifo.fifo_mem[155][6] O=$abc$27458$new_n4021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][6] I3=fifo.fifo_mem[154][6] O=$abc$27458$new_n4022_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][6] I3=fifo.fifo_mem[152][6] O=$abc$27458$new_n4023_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][6] I3=fifo.fifo_mem[153][6] O=$abc$27458$new_n4024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4031_ I1=$abc$27458$new_n4028_ I2=$abc$27458$new_n4037_ I3=$abc$27458$new_n4034_ O=$abc$27458$new_n4027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4030_ I3=$abc$27458$new_n4029_ O=$abc$27458$new_n4028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][6] I3=fifo.fifo_mem[1][6] O=$abc$27458$new_n4029_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][6] I3=fifo.fifo_mem[0][6] O=$abc$27458$new_n4030_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4032_ I3=$abc$27458$new_n4033_ O=$abc$27458$new_n4031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][6] I3=fifo.fifo_mem[3][6] O=$abc$27458$new_n4032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][6] I3=fifo.fifo_mem[2][6] O=$abc$27458$new_n4033_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4036_ I3=$abc$27458$new_n4035_ O=$abc$27458$new_n4034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][6] I3=fifo.fifo_mem[17][6] O=$abc$27458$new_n4035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][6] I3=fifo.fifo_mem[16][6] O=$abc$27458$new_n4036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4038_ I3=$abc$27458$new_n4039_ O=$abc$27458$new_n4037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][6] I3=fifo.fifo_mem[18][6] O=$abc$27458$new_n4038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][6] I3=fifo.fifo_mem[19][6] O=$abc$27458$new_n4039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4041_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n4045_ I3=$abc$27458$new_n4044_ O=$abc$27458$new_n4040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4042_ I2=$abc$27458$new_n4043_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4041_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[53][6] I3=fifo.fifo_mem[49][6] O=$abc$27458$new_n4042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][6] I3=fifo.fifo_mem[48][6] O=$abc$27458$new_n4043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[55][6] I3=fifo.fifo_mem[51][6] O=$abc$27458$new_n4044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][6] I3=fifo.fifo_mem[50][6] O=$abc$27458$new_n4045_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4064_ I1=$abc$27458$new_n4055_ I2=$abc$27458$new_n4061_ I3=$abc$27458$new_n4058_ O=$abc$27458$new_n4054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4056_ I3=$abc$27458$new_n4057_ O=$abc$27458$new_n4055_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100110000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][6] I3=fifo.fifo_mem[56][6] O=$abc$27458$new_n4056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][6] I3=fifo.fifo_mem[57][6] O=$abc$27458$new_n4057_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4059_ I3=$abc$27458$new_n4060_ O=$abc$27458$new_n4058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[47][6] I3=fifo.fifo_mem[43][6] O=$abc$27458$new_n4059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[46][6] I3=fifo.fifo_mem[42][6] O=$abc$27458$new_n4060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4062_ I2=$abc$27458$new_n4063_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[45][6] I3=fifo.fifo_mem[41][6] O=$abc$27458$new_n4062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[44][6] I3=fifo.fifo_mem[40][6] O=$abc$27458$new_n4063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4065_ I3=$abc$27458$new_n4066_ O=$abc$27458$new_n4064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[63][6] I3=fifo.fifo_mem[59][6] O=$abc$27458$new_n4065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[62][6] I3=fifo.fifo_mem[58][6] O=$abc$27458$new_n4066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4071_ I1=$abc$27458$new_n4068_ I2=$abc$27458$new_n4077_ I3=$abc$27458$new_n4074_ O=$abc$27458$new_n4067_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4070_ I3=$abc$27458$new_n4069_ O=$abc$27458$new_n4068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][6] I3=fifo.fifo_mem[9][6] O=$abc$27458$new_n4069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][6] I3=fifo.fifo_mem[8][6] O=$abc$27458$new_n4070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4072_ I3=$abc$27458$new_n4073_ O=$abc$27458$new_n4071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][6] I3=fifo.fifo_mem[10][6] O=$abc$27458$new_n4072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][6] I3=fifo.fifo_mem[11][6] O=$abc$27458$new_n4073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4076_ I3=$abc$27458$new_n4075_ O=$abc$27458$new_n4074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][6] I3=fifo.fifo_mem[25][6] O=$abc$27458$new_n4075_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][6] I3=fifo.fifo_mem[24][6] O=$abc$27458$new_n4076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4078_ I3=$abc$27458$new_n4079_ O=$abc$27458$new_n4077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][6] I3=fifo.fifo_mem[27][6] O=$abc$27458$new_n4078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][6] I3=fifo.fifo_mem[26][6] O=$abc$27458$new_n4079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[6]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[6]_new_ O=$abc$27458$new_n4080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4082_ I2=$abc$27458$new_n4101_ I3=$abc$27458$new_n4095_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4083_ I1=$abc$27458$new_n4092_ I2=$abc$27458$new_n4089_ I3=fifo.rd_addr[4] O=$abc$27458$new_n4082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$abc$27458$new_n4084_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n4088_ I3=$abc$27458$new_n4087_ O=$abc$27458$new_n4083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4085_ I3=$abc$27458$new_n4086_ O=$abc$27458$new_n4084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][6] I3=fifo.fifo_mem[115][6] O=$abc$27458$new_n4085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][6] I3=fifo.fifo_mem[114][6] O=$abc$27458$new_n4086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[117][6] I3=fifo.fifo_mem[113][6] O=$abc$27458$new_n4087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][6] I3=fifo.fifo_mem[112][6] O=$abc$27458$new_n4088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$b$1146[6]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$b$1149[6]_new_ O=$abc$27458$new_n4089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010100000100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[99][6] I3=fifo.fifo_mem[98][6] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$b$1146[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[103][6] I3=fifo.fifo_mem[102][6] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$b$1149[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$a$1145[6]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$a$1148[6]_new_ O=$abc$27458$new_n4092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011001000010000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[97][6] I3=fifo.fifo_mem[96][6] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][24]$a$1145[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=fifo.fifo_mem[101][6] I3=fifo.fifo_mem[100][6] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][6][25]$a$1148[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$27458$new_n4096_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n4100_ I3=$abc$27458$new_n4099_ O=$abc$27458$new_n4095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4097_ I2=$abc$27458$new_n4098_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][6] I3=fifo.fifo_mem[105][6] O=$abc$27458$new_n4097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[108][6] I3=fifo.fifo_mem[104][6] O=$abc$27458$new_n4098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][6] I3=fifo.fifo_mem[107][6] O=$abc$27458$new_n4099_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][6] I3=fifo.fifo_mem[106][6] O=$abc$27458$new_n4100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n4102_ I1=fifo.rd_addr[1] I2=$abc$27458$new_n4106_ I3=$abc$27458$new_n4105_ O=$abc$27458$new_n4101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4103_ I2=$abc$27458$new_n4104_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[125][6] I3=fifo.fifo_mem[124][6] O=$abc$27458$new_n4103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[121][6] I3=fifo.fifo_mem[120][6] O=$abc$27458$new_n4104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[127][6] I3=fifo.fifo_mem[126][6] O=$abc$27458$new_n4105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[123][6] I3=fifo.fifo_mem[122][6] O=$abc$27458$new_n4106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][6] I3=fifo.fifo_mem[83][6] O=$abc$27458$new_n4111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][6] I3=fifo.fifo_mem[82][6] O=$abc$27458$new_n4112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][6] I3=fifo.fifo_mem[81][6] O=$abc$27458$new_n4113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][6] I3=fifo.fifo_mem[80][6] O=$abc$27458$new_n4114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][6] I3=fifo.fifo_mem[67][6] O=$abc$27458$new_n4117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][6] I3=fifo.fifo_mem[66][6] O=$abc$27458$new_n4118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][6] I3=fifo.fifo_mem[65][6] O=$abc$27458$new_n4119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][6] I3=fifo.fifo_mem[64][6] O=$abc$27458$new_n4120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4123_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n4127_ I3=$abc$27458$new_n4126_ O=$abc$27458$new_n4122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4125_ I3=$abc$27458$new_n4124_ O=$abc$27458$new_n4123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[78][6] I3=fifo.fifo_mem[76][6] O=$abc$27458$new_n4124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[74][6] I3=fifo.fifo_mem[72][6] O=$abc$27458$new_n4125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[79][6] I3=fifo.fifo_mem[77][6] O=$abc$27458$new_n4126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[75][6] I3=fifo.fifo_mem[73][6] O=$abc$27458$new_n4127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n4135_ I2=$abc$27458$new_n4162_ I3=$abc$27458$new_n4175_ O=$abc$27458$new_n4134_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[1] I2=$abc$27458$new_n5120_ I3=$abc$27458$new_n5124_ O=$abc$27458$new_n4135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000100100011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[196][6] I3=fifo.fifo_mem[192][6] O=$abc$27458$new_n4139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[197][6] I3=fifo.fifo_mem[193][6] O=$abc$27458$new_n4140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][6] I3=fifo.fifo_mem[200][6] O=$abc$27458$new_n4141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[205][6] I3=fifo.fifo_mem[201][6] O=$abc$27458$new_n4142_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][6] I3=fifo.fifo_mem[208][6] O=$abc$27458$new_n4144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][6] I3=fifo.fifo_mem[209][6] O=$abc$27458$new_n4145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][6] I3=fifo.fifo_mem[217][6] O=$abc$27458$new_n4147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][6] I3=fifo.fifo_mem[216][6] O=$abc$27458$new_n4148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][6] I3=fifo.fifo_mem[232][6] O=$abc$27458$new_n4152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][6] I3=fifo.fifo_mem[233][6] O=$abc$27458$new_n4153_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][6] I3=fifo.fifo_mem[224][6] O=$abc$27458$new_n4154_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][6] I3=fifo.fifo_mem[225][6] O=$abc$27458$new_n4155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][6] I3=fifo.fifo_mem[248][6] O=$abc$27458$new_n4157_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][6] I3=fifo.fifo_mem[249][6] O=$abc$27458$new_n4158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[245][6] I3=fifo.fifo_mem[241][6] O=$abc$27458$new_n4160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[244][6] I3=fifo.fifo_mem[240][6] O=$abc$27458$new_n4161_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4169_ I2=$abc$27458$new_n4163_ I3=fifo.rd_addr[4] O=$abc$27458$new_n4162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000000010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5126_ I2=$abc$27458$new_n4168_ I3=$abc$27458$new_n4167_ O=$abc$27458$new_n4163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[238][6] I3=fifo.fifo_mem[234][6] O=$abc$27458$new_n4167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][6] I3=fifo.fifo_mem[235][6] O=$abc$27458$new_n4168_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4170_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n4174_ I3=$abc$27458$new_n4173_ O=$abc$27458$new_n4169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4171_ I2=$abc$27458$new_n4172_ I3=fifo.rd_addr[3] O=$abc$27458$new_n4170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[246][6] I3=fifo.fifo_mem[242][6] O=$abc$27458$new_n4171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[247][6] I3=fifo.fifo_mem[243][6] O=$abc$27458$new_n4172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][6] I3=fifo.fifo_mem[250][6] O=$abc$27458$new_n4173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][6] I3=fifo.fifo_mem[251][6] O=$abc$27458$new_n4174_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[5] I2=$abc$27458$new_n4182_ I3=$abc$27458$new_n4176_ O=$abc$27458$new_n4175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=$abc$27458$new_n4177_ I1=$abc$27458$new_n4181_ I2=$abc$27458$new_n4180_ I3=fifo.rd_addr[3] O=$abc$27458$new_n4176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n4178_ I3=$abc$27458$new_n4179_ O=$abc$27458$new_n4177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[206][6] I3=fifo.fifo_mem[202][6] O=$abc$27458$new_n4178_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][6] I3=fifo.fifo_mem[203][6] O=$abc$27458$new_n4179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[198][6] I3=fifo.fifo_mem[194][6] O=$abc$27458$new_n4180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[199][6] I3=fifo.fifo_mem[195][6] O=$abc$27458$new_n4181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4183_ I1=$abc$27458$new_n4187_ I2=$abc$27458$new_n4186_ I3=fifo.rd_addr[3] O=$abc$27458$new_n4182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n4184_ I3=$abc$27458$new_n4185_ O=$abc$27458$new_n4183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][6] I3=fifo.fifo_mem[219][6] O=$abc$27458$new_n4184_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][6] I3=fifo.fifo_mem[218][6] O=$abc$27458$new_n4185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][6] I3=fifo.fifo_mem[211][6] O=$abc$27458$new_n4186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][6] I3=fifo.fifo_mem[210][6] O=$abc$27458$new_n4187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27384 I3=fifo.i_rd O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 I2=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 I3=$abc$27458$new_n4193_ O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27415
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I2=$abc$27458$techmap\transmitter.$procmux$234_Y I3=fifo.i_rd O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111111111100
.gate SB_LUT4 I0=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27376 I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27372 I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27368 O=$abc$27458$techmap\transmitter.$procmux$234_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111111111110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=fifo.i_rd O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$abc$27458$new_n4197_ I1=$abc$27458$new_n4196_ I2=$abc$27458$new_n4195_ I3=$abc$27458$new_n4194_ O=$abc$27458$new_n4193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=transmitter.counter[8] I1=transmitter.counter[7] I2=transmitter.counter[6] I3=transmitter.counter[5] O=$abc$27458$new_n4194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=transmitter.counter[4] I1=transmitter.counter[3] I2=transmitter.counter[2] I3=transmitter.counter[1] O=$abc$27458$new_n4195_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=transmitter.counter[0] I1=transmitter.counter[15] I2=transmitter.counter[14] I3=transmitter.counter[13] O=$abc$27458$new_n4196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=transmitter.counter[12] I1=transmitter.counter[11] I2=transmitter.counter[10] I3=transmitter.counter[9] O=$abc$27458$new_n4197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=fifo.i_rd I2=$abc$27458$new_n4199_ I3=$abc$27458$new_n5147_ O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n4200_ I2=$abc$27458$new_n5139_ I3=$abc$27458$new_n5130_ O=$abc$27458$new_n4199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010101000
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[7]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[7]_new_ O=$abc$27458$new_n4200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[7]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[7]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$27458$new_n4206_ I1=$abc$27458$new_n4203_ I2=$abc$27458$new_n4212_ I3=$abc$27458$new_n4209_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4204_ I3=$abc$27458$new_n4205_ O=$abc$27458$new_n4203_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[246][7] I3=fifo.fifo_mem[244][7] O=$abc$27458$new_n4204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=fifo.fifo_mem[242][7] I3=fifo.fifo_mem[240][7] O=$abc$27458$new_n4205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4207_ I3=$abc$27458$new_n4208_ O=$abc$27458$new_n4206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100010101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[247][7] I3=fifo.fifo_mem[245][7] O=$abc$27458$new_n4207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[243][7] I3=fifo.fifo_mem[241][7] O=$abc$27458$new_n4208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4211_ I3=$abc$27458$new_n4210_ O=$abc$27458$new_n4209_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[253][7] I3=fifo.fifo_mem[249][7] O=$abc$27458$new_n4210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[252][7] I3=fifo.fifo_mem[248][7] O=$abc$27458$new_n4211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4213_ I3=$abc$27458$new_n4214_ O=$abc$27458$new_n4212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[255][7] I3=fifo.fifo_mem[251][7] O=$abc$27458$new_n4213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][7] I3=fifo.fifo_mem[250][7] O=$abc$27458$new_n4214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4219_ I1=$abc$27458$new_n4216_ I2=$abc$27458$new_n4225_ I3=$abc$27458$new_n4222_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4218_ I3=$abc$27458$new_n4217_ O=$abc$27458$new_n4216_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[231][7] I3=fifo.fifo_mem[227][7] O=$abc$27458$new_n4217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][7] I3=fifo.fifo_mem[226][7] O=$abc$27458$new_n4218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4220_ I2=$abc$27458$new_n4221_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[229][7] I3=fifo.fifo_mem[225][7] O=$abc$27458$new_n4220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][7] I3=fifo.fifo_mem[224][7] O=$abc$27458$new_n4221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4224_ I3=$abc$27458$new_n4223_ O=$abc$27458$new_n4222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[239][7] I3=fifo.fifo_mem[235][7] O=$abc$27458$new_n4223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[238][7] I3=fifo.fifo_mem[234][7] O=$abc$27458$new_n4224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4226_ I2=$abc$27458$new_n4227_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[237][7] I3=fifo.fifo_mem[233][7] O=$abc$27458$new_n4226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[236][7] I3=fifo.fifo_mem[232][7] O=$abc$27458$new_n4227_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[7]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[7]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=$abc$27458$new_n4233_ I1=$abc$27458$new_n4230_ I2=$abc$27458$new_n4239_ I3=$abc$27458$new_n4236_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4232_ I3=$abc$27458$new_n4231_ O=$abc$27458$new_n4230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[215][7] I3=fifo.fifo_mem[211][7] O=$abc$27458$new_n4231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[214][7] I3=fifo.fifo_mem[210][7] O=$abc$27458$new_n4232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4234_ I2=$abc$27458$new_n4235_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[213][7] I3=fifo.fifo_mem[209][7] O=$abc$27458$new_n4234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[212][7] I3=fifo.fifo_mem[208][7] O=$abc$27458$new_n4235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4238_ I3=$abc$27458$new_n4237_ O=$abc$27458$new_n4236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[223][7] I3=fifo.fifo_mem[219][7] O=$abc$27458$new_n4237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][7] I3=fifo.fifo_mem[218][7] O=$abc$27458$new_n4238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4240_ I2=$abc$27458$new_n4241_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[221][7] I3=fifo.fifo_mem[217][7] O=$abc$27458$new_n4240_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][7] I3=fifo.fifo_mem[216][7] O=$abc$27458$new_n4241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n4246_ I1=$abc$27458$new_n4243_ I2=$abc$27458$new_n4252_ I3=$abc$27458$new_n4249_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4244_ I3=$abc$27458$new_n4245_ O=$abc$27458$new_n4243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[206][7] I3=fifo.fifo_mem[202][7] O=$abc$27458$new_n4244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[204][7] I3=fifo.fifo_mem[200][7] O=$abc$27458$new_n4245_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4247_ I3=$abc$27458$new_n4248_ O=$abc$27458$new_n4246_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[207][7] I3=fifo.fifo_mem[203][7] O=$abc$27458$new_n4247_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[205][7] I3=fifo.fifo_mem[201][7] O=$abc$27458$new_n4248_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[0] I2=$abc$27458$new_n4251_ I3=$abc$27458$new_n4250_ O=$abc$27458$new_n4249_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[199][7] I3=fifo.fifo_mem[197][7] O=$abc$27458$new_n4250_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[195][7] I3=fifo.fifo_mem[193][7] O=$abc$27458$new_n4251_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4254_ I3=$abc$27458$new_n4253_ O=$abc$27458$new_n4252_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[198][7] I3=fifo.fifo_mem[196][7] O=$abc$27458$new_n4253_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[194][7] I3=fifo.fifo_mem[192][7] O=$abc$27458$new_n4254_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4259_ I3=$abc$27458$new_n4260_ O=$abc$27458$new_n4258_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[150][7] I3=fifo.fifo_mem[146][7] O=$abc$27458$new_n4259_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[151][7] I3=fifo.fifo_mem[147][7] O=$abc$27458$new_n4260_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n4264_ I1=$abc$27458$new_n4268_ I2=$abc$27458$new_n4267_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4263_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4265_ I3=$abc$27458$new_n4266_ O=$abc$27458$new_n4264_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[158][7] I3=fifo.fifo_mem[154][7] O=$abc$27458$new_n4265_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[159][7] I3=fifo.fifo_mem[155][7] O=$abc$27458$new_n4266_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[157][7] I3=fifo.fifo_mem[153][7] O=$abc$27458$new_n4267_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][7] I3=fifo.fifo_mem[152][7] O=$abc$27458$new_n4268_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[141][7] I3=fifo.fifo_mem[137][7] O=$abc$27458$new_n4272_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][7] I3=fifo.fifo_mem[136][7] O=$abc$27458$new_n4273_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[142][7] I3=fifo.fifo_mem[138][7] O=$abc$27458$new_n4274_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[143][7] I3=fifo.fifo_mem[139][7] O=$abc$27458$new_n4275_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[133][7] I3=fifo.fifo_mem[129][7] O=$abc$27458$new_n4277_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][7] I3=fifo.fifo_mem[128][7] O=$abc$27458$new_n4278_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[135][7] I3=fifo.fifo_mem[131][7] O=$abc$27458$new_n4280_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[134][7] I3=fifo.fifo_mem[130][7] O=$abc$27458$new_n4281_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[189][7] I3=fifo.fifo_mem[185][7] O=$abc$27458$new_n4286_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[188][7] I3=fifo.fifo_mem[184][7] O=$abc$27458$new_n4287_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[190][7] I3=fifo.fifo_mem[186][7] O=$abc$27458$new_n4288_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[191][7] I3=fifo.fifo_mem[187][7] O=$abc$27458$new_n4289_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[181][7] I3=fifo.fifo_mem[177][7] O=$abc$27458$new_n4291_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][7] I3=fifo.fifo_mem[176][7] O=$abc$27458$new_n4292_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[183][7] I3=fifo.fifo_mem[179][7] O=$abc$27458$new_n4294_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][7] I3=fifo.fifo_mem[178][7] O=$abc$27458$new_n4295_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4298_ I1=$abc$27458$new_n4302_ I2=$abc$27458$new_n4301_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4297_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4299_ I3=$abc$27458$new_n4300_ O=$abc$27458$new_n4298_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[175][7] I3=fifo.fifo_mem[171][7] O=$abc$27458$new_n4299_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[174][7] I3=fifo.fifo_mem[170][7] O=$abc$27458$new_n4300_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[172][7] I3=fifo.fifo_mem[168][7] O=$abc$27458$new_n4301_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[173][7] I3=fifo.fifo_mem[169][7] O=$abc$27458$new_n4302_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[7]_new_ I2=$abc$27458$new_n4322_ I3=$abc$27458$new_n4319_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5149_ I2=$abc$27458$new_n4318_ I3=$abc$27458$new_n4317_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][7]$a$950[7]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[119][7] I3=fifo.fifo_mem[115][7] O=$abc$27458$new_n4317_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][7] I3=fifo.fifo_mem[114][7] O=$abc$27458$new_n4318_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4320_ I3=$abc$27458$new_n4321_ O=$abc$27458$new_n4319_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[127][7] I3=fifo.fifo_mem[123][7] O=$abc$27458$new_n4320_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[2] I2=fifo.fifo_mem[126][7] I3=fifo.fifo_mem[122][7] O=$abc$27458$new_n4321_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4324_ I3=$abc$27458$new_n4323_ O=$abc$27458$new_n4322_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[125][7] I3=fifo.fifo_mem[121][7] O=$abc$27458$new_n4323_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[124][7] I3=fifo.fifo_mem[120][7] O=$abc$27458$new_n4324_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[109][7] I3=fifo.fifo_mem[105][7] O=$abc$27458$new_n4328_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[108][7] I3=fifo.fifo_mem[104][7] O=$abc$27458$new_n4329_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][7] I3=fifo.fifo_mem[106][7] O=$abc$27458$new_n4330_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[111][7] I3=fifo.fifo_mem[107][7] O=$abc$27458$new_n4331_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[101][7] I3=fifo.fifo_mem[97][7] O=$abc$27458$new_n4333_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][7] I3=fifo.fifo_mem[96][7] O=$abc$27458$new_n4334_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[103][7] I3=fifo.fifo_mem[99][7] O=$abc$27458$new_n4336_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[102][7] I3=fifo.fifo_mem[98][7] O=$abc$27458$new_n4337_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4344_ I1=$abc$27458$new_n4341_ I2=$abc$27458$new_n4350_ I3=$abc$27458$new_n4347_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4343_ I3=$abc$27458$new_n4342_ O=$abc$27458$new_n4341_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[87][7] I3=fifo.fifo_mem[83][7] O=$abc$27458$new_n4342_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[86][7] I3=fifo.fifo_mem[82][7] O=$abc$27458$new_n4343_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4345_ I2=$abc$27458$new_n4346_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4344_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[85][7] I3=fifo.fifo_mem[81][7] O=$abc$27458$new_n4345_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[84][7] I3=fifo.fifo_mem[80][7] O=$abc$27458$new_n4346_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4349_ I3=$abc$27458$new_n4348_ O=$abc$27458$new_n4347_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][7] I3=fifo.fifo_mem[88][7] O=$abc$27458$new_n4348_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[93][7] I3=fifo.fifo_mem[89][7] O=$abc$27458$new_n4349_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4351_ I3=$abc$27458$new_n4352_ O=$abc$27458$new_n4350_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[95][7] I3=fifo.fifo_mem[91][7] O=$abc$27458$new_n4351_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][7] I3=fifo.fifo_mem[90][7] O=$abc$27458$new_n4352_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$abc$27458$new_n4357_ I1=$abc$27458$new_n4354_ I2=$abc$27458$new_n4363_ I3=$abc$27458$new_n4360_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110100001101
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4356_ I3=$abc$27458$new_n4355_ O=$abc$27458$new_n4354_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[71][7] I3=fifo.fifo_mem[67][7] O=$abc$27458$new_n4355_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[70][7] I3=fifo.fifo_mem[66][7] O=$abc$27458$new_n4356_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4358_ I2=$abc$27458$new_n4359_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4357_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[69][7] I3=fifo.fifo_mem[65][7] O=$abc$27458$new_n4358_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[68][7] I3=fifo.fifo_mem[64][7] O=$abc$27458$new_n4359_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[1] I2=$abc$27458$new_n4362_ I3=$abc$27458$new_n4361_ O=$abc$27458$new_n4360_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[76][7] I3=fifo.fifo_mem[72][7] O=$abc$27458$new_n4361_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[77][7] I3=fifo.fifo_mem[73][7] O=$abc$27458$new_n4362_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[1] I2=$abc$27458$new_n4364_ I3=$abc$27458$new_n4365_ O=$abc$27458$new_n4363_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[79][7] I3=fifo.fifo_mem[75][7] O=$abc$27458$new_n4364_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[78][7] I3=fifo.fifo_mem[74][7] O=$abc$27458$new_n4365_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[6] I2=$abc$27458$new_n5158_ I3=$abc$27458$new_n5162_ O=$abc$27458$new_n4366_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$abc$27458$new_n4369_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n4373_ I3=$abc$27458$new_n4372_ O=$abc$27458$new_n4368_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n4370_ I3=$abc$27458$new_n4371_ O=$abc$27458$new_n4369_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[30][7] I3=fifo.fifo_mem[26][7] O=$abc$27458$new_n4370_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[31][7] I3=fifo.fifo_mem[27][7] O=$abc$27458$new_n4371_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][7] I3=fifo.fifo_mem[18][7] O=$abc$27458$new_n4372_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][7] I3=fifo.fifo_mem[19][7] O=$abc$27458$new_n4373_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4375_ I2=$abc$27458$new_n4378_ I3=fifo.rd_addr[4] O=$abc$27458$new_n4374_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n4377_ I3=$abc$27458$new_n4376_ O=$abc$27458$new_n4375_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[6][7] I3=fifo.fifo_mem[2][7] O=$abc$27458$new_n4376_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[7][7] I3=fifo.fifo_mem[3][7] O=$abc$27458$new_n4377_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n4379_ I3=$abc$27458$new_n4380_ O=$abc$27458$new_n4378_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100110011000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[14][7] I3=fifo.fifo_mem[10][7] O=$abc$27458$new_n4379_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[15][7] I3=fifo.fifo_mem[11][7] O=$abc$27458$new_n4380_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$new_n4389_ I3=$abc$27458$new_n4392_ O=$abc$27458$new_n4388_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001000101010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=$abc$27458$new_n4390_ I3=$abc$27458$new_n4391_ O=$abc$27458$new_n4389_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=fifo.fifo_mem[63][7] I3=fifo.fifo_mem[55][7] O=$abc$27458$new_n4390_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=fifo.fifo_mem[59][7] I3=fifo.fifo_mem[51][7] O=$abc$27458$new_n4391_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=$abc$27458$new_n4393_ I3=$abc$27458$new_n4394_ O=$abc$27458$new_n4392_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=fifo.fifo_mem[62][7] I3=fifo.fifo_mem[54][7] O=$abc$27458$new_n4393_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=fifo.fifo_mem[58][7] I3=fifo.fifo_mem[50][7] O=$abc$27458$new_n4394_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110000111111
.gate SB_LUT4 I0=$abc$27458$new_n4397_ I1=$abc$27458$new_n4401_ I2=$abc$27458$new_n4400_ I3=fifo.rd_addr[3] O=$abc$27458$new_n4396_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n4398_ I3=$abc$27458$new_n4399_ O=$abc$27458$new_n4397_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[29][7] I3=fifo.fifo_mem[25][7] O=$abc$27458$new_n4398_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][7] I3=fifo.fifo_mem[24][7] O=$abc$27458$new_n4399_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[21][7] I3=fifo.fifo_mem[17][7] O=$abc$27458$new_n4400_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[20][7] I3=fifo.fifo_mem[16][7] O=$abc$27458$new_n4401_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4403_ I2=$abc$27458$new_n4406_ I3=fifo.rd_addr[4] O=$abc$27458$new_n4402_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010100
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n4405_ I3=$abc$27458$new_n4404_ O=$abc$27458$new_n4403_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000000011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[4][7] I3=fifo.fifo_mem[0][7] O=$abc$27458$new_n4404_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[5][7] I3=fifo.fifo_mem[1][7] O=$abc$27458$new_n4405_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[3] I2=$abc$27458$new_n4408_ I3=$abc$27458$new_n4407_ O=$abc$27458$new_n4406_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[12][7] I3=fifo.fifo_mem[8][7] O=$abc$27458$new_n4407_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[13][7] I3=fifo.fifo_mem[9][7] O=$abc$27458$new_n4408_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n4421_ I3=$abc$27458$new_n4422_ O=$abc$27458$new_n4420_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[61][7] I3=fifo.fifo_mem[57][7] O=$abc$27458$new_n4421_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][7] I3=fifo.fifo_mem[56][7] O=$abc$27458$new_n4422_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011000100100000
.gate SB_LUT4 I0=receiver.state[3] I1=receiver.state[2] I2=receiver.state[1] I3=receiver.state[0] O=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$27458$new_n4425_ I1=receiver.o_wr I2=$abc$27458$new_n4426_ I3=receiver.o_data[4] O=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=receiver.o_data[3] I1=receiver.o_data[7] I2=receiver.o_data[6] I3=receiver.o_data[5] O=$abc$27458$new_n4425_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=receiver.o_data[1] I2=receiver.o_data[2] I3=receiver.o_data[0] O=$abc$27458$new_n4426_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000001100
.gate SB_LUT4 I0=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_ I1=$abc$27458$new_n4438_ I2=$abc$27458$new_n4428_ I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100000001
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4433_ I2=$abc$27458$new_n4429_ I3=$abc$27458$new_n4432_ O=$abc$27458$new_n4428_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$abc$27458$new_n4431_ I1=$abc$27458$new_n4430_ I2=$abc$27458$transmitter.i_data[6]_new_ I3=$abc$27458$transmitter.i_data[5]_new_ O=$abc$27458$new_n4429_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=fifo_valid I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_ O=$abc$27458$new_n4430_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=$abc$27458$new_n3635_ I1=$abc$27458$new_n3524_ I2=$abc$27458$new_n5147_ I3=$abc$27458$new_n4199_ O=$abc$27458$new_n4431_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$false I1=$abc$27458$transmitter.i_data[1]_new_ I2=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_ I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_ O=$abc$27458$new_n4432_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011000000001100
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$alumacc.cc:491:replace_alu$330[8] I2=run_tx I3=$abc$27458$auto$rtlil.cc:1835:ReduceAnd$334_new_ O=$abc$27458$new_n4433_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4913[0]_new_inv_ I1=fifo.o_fill[6] I2=$abc$27458$new_n4435_ I3=fifo.o_fill[8] O=$abc$27458$auto$rtlil.cc:1835:ReduceAnd$334_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=fifo.o_fill[4] I2=fifo.o_fill[7] I3=fifo.o_fill[5] O=$abc$27458$new_n4435_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_ I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16483[2]_new_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=run_tx I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] O=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=line_count[0] I3=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$16489_new_inv_ O=$abc$27458$new_n4438_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16481_new_inv_ I2=$abc$27458$new_n4428_ I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011001100000011
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4448_ I2=$abc$27458$new_n4441_ I3=fifo_valid O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111111100111111
.gate SB_LUT4 I0=$abc$27458$new_n4447_ I1=$abc$27458$new_n4442_ I2=fifo_counter[4] I3=fifo_counter[3] O=$abc$27458$new_n4441_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$abc$27458$new_n4446_ I1=$abc$27458$new_n4445_ I2=$abc$27458$new_n4444_ I3=$abc$27458$new_n4443_ O=$abc$27458$new_n4442_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=fifo_counter[25] I1=fifo_counter[24] I2=fifo_counter[23] I3=fifo_counter[22] O=$abc$27458$new_n4443_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo_counter[20] I1=fifo_counter[19] I2=fifo_counter[17] I3=fifo_counter[14] O=$abc$27458$new_n4444_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo_counter[5] I1=fifo_counter[2] I2=fifo_counter[1] I3=fifo_counter[0] O=$abc$27458$new_n4445_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo_counter[13] I1=fifo_counter[10] I2=fifo_counter[8] I3=fifo_counter[7] O=$abc$27458$new_n4446_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo_counter[12] I1=fifo_counter[11] I2=fifo_counter[9] I3=fifo_counter[6] O=$abc$27458$new_n4447_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=fifo_counter[21] I1=fifo_counter[18] I2=fifo_counter[16] I3=fifo_counter[15] O=$abc$27458$new_n4448_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 I2=fifo_valid I3=fifo_counter[0] O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$new_n4456_ I3=$abc$27458$new_n4451_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000111111111111
.gate SB_LUT4 I0=$abc$27458$new_n4455_ I1=$abc$27458$new_n4454_ I2=$abc$27458$new_n4453_ I3=$abc$27458$new_n4452_ O=$abc$27458$new_n4451_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=rx_counter[24] I1=rx_counter[23] I2=rx_counter[22] I3=rx_counter[21] O=$abc$27458$new_n4452_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rx_counter[19] I1=rx_counter[18] I2=rx_counter[16] I3=rx_counter[13] O=$abc$27458$new_n4453_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rx_counter[4] I1=rx_counter[1] I2=rx_counter[0] I3=receiver.o_wr O=$abc$27458$new_n4454_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rx_counter[12] I1=rx_counter[9] I2=rx_counter[7] I3=rx_counter[6] O=$abc$27458$new_n4455_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$27458$new_n4458_ I1=$abc$27458$new_n4457_ I2=rx_counter[3] I3=rx_counter[2] O=$abc$27458$new_n4456_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=rx_counter[20] I1=rx_counter[17] I2=rx_counter[15] I3=rx_counter[14] O=$abc$27458$new_n4457_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=rx_counter[11] I1=rx_counter[10] I2=rx_counter[8] I3=rx_counter[5] O=$abc$27458$new_n4458_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 I2=receiver.o_wr I3=rx_counter[0] O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=receiver.baud_counter[0] I3=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17262
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111111110000
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[2]_new_inv_ I1=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[3]_new_inv_ I2=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[0]_new_inv_ I3=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[1]_new_inv_ O=$abc$27458$receiver.zero_baud_counter_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=receiver.baud_counter[7] I1=receiver.baud_counter[6] I2=receiver.baud_counter[5] I3=receiver.baud_counter[4] O=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=receiver.baud_counter[3] I1=receiver.baud_counter[2] I2=receiver.baud_counter[1] I3=receiver.baud_counter[0] O=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=receiver.baud_counter[15] I1=receiver.baud_counter[14] I2=receiver.baud_counter[13] I3=receiver.baud_counter[12] O=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[3]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=receiver.baud_counter[11] I1=receiver.baud_counter[10] I2=receiver.baud_counter[9] I3=receiver.baud_counter[8] O=$abc$27458$auto$simplemap.cc:168:logic_reduce$4707[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I2=receiver.state[0] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17306
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110011001100
.gate SB_LUT4 I0=$false I1=receiver.o_wr I2=$abc$27458$auto$simplemap.cc:127:simplemap_reduce$4916_new_inv_ I3=fifo.o_fill[8] O=fifo.w_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000110011001100
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[0] I3=fifo.w_wr O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17925
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[0] I3=fifo.i_rd O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17992
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.i_rd I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27376 O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110111011
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 I2=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 I3=transmitter.counter[0] O=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18365
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000011001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$0\o_wr[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=receiver.state[3] I1=receiver.state[0] I2=receiver.state[2] I3=receiver.state[1] O=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$receiver.zero_baud_counter_new_ I3=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$27458$new_n4428_ I1=$abc$27458$new_n4477_ I2=fifo.i_rd I3=$abc$27458$new_n4478_ O=$abc$27458$procmux$262_Y
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001010101010101
.gate SB_LUT4 I0=line_count[0] I1=line_count[7] I2=line_count[6] I3=line_count[5] O=$abc$27458$new_n4477_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=line_count[4] I1=line_count[3] I2=line_count[2] I3=line_count[1] O=$abc$27458$new_n4478_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I2=$abc$27458$procmux$275_Y[0]_new_inv_ I3=fifo.o_fill[0] O=$0\line_count[7:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100111100000011
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4433_ I2=run_tx I3=$abc$27458$auto$wreduce.cc:455:run$312[0] O=$abc$27458$procmux$275_Y[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000001100110011
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[1] I2=run_tx I3=line_count[1] O=$0\line_count[7:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[2] I2=$abc$27458$auto$wreduce.cc:455:run$312[2] I3=run_tx O=$0\line_count[7:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[3] I2=$abc$27458$auto$wreduce.cc:455:run$312[3] I3=run_tx O=$0\line_count[7:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$new_n4486_ I3=$abc$27458$new_n4485_ O=$0\line_count[7:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$new_n4433_ I3=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] O=$abc$27458$new_n4485_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[4] I2=run_tx I3=$abc$27458$auto$wreduce.cc:455:run$312[4] O=$abc$27458$new_n4486_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[5] I2=$abc$27458$auto$wreduce.cc:455:run$312[5] I3=run_tx O=$0\line_count[7:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$new_n4489_ I3=$abc$27458$new_n4485_ O=$0\line_count[7:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[6] I2=run_tx I3=$abc$27458$auto$wreduce.cc:455:run$312[6] O=$abc$27458$new_n4489_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110110001101
.gate SB_LUT4 I0=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1] I1=fifo.o_fill[7] I2=$abc$27458$auto$wreduce.cc:455:run$312[7] I3=run_tx O=$0\line_count[7:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100010001000
.gate SB_LUT4 I0=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364 I2=$abc$27458$auto$wreduce.cc:455:run$314[0] I3=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ O=$abc$27458$techmap\receiver.$0\state[3:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$false I2=receiver.state[1] I3=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ O=$abc$27458$techmap\receiver.$procmux$191_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$wreduce.cc:455:run$314[2] I3=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ O=$abc$27458$techmap\receiver.$procmux$191_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$wreduce.cc:455:run$314[3] I3=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ O=$abc$27458$techmap\receiver.$procmux$191_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364 I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[2] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$0\baud_counter[15:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I2=$abc$27458$techmap\receiver.$procmux$183_Y[6]_new_ I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364 O=$abc$27458$techmap\receiver.$0\baud_counter[15:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111110000110000
.gate SB_LUT4 I0=$false I1=$abc$27458$receiver.zero_baud_counter_new_ I2=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ I3=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[6] O=$abc$27458$techmap\receiver.$procmux$183_Y[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$abc$27458$auto$rtlil.cc:1969:NotGate$27424 I1=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364 I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[8] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$0\baud_counter[15:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100011011000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[0] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=receiver.baud_counter[1] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000000001111
.gate SB_LUT4 I0=$false I1=$abc$27458$receiver.zero_baud_counter_new_ I2=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ I3=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[3] O=$abc$27458$techmap\receiver.$procmux$183_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$abc$27458$receiver.zero_baud_counter_new_ I2=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ I3=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[4] O=$abc$27458$techmap\receiver.$procmux$183_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[5] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$abc$27458$receiver.zero_baud_counter_new_ I2=$abc$27458$auto$wreduce.cc:455:run$315[7]_new_inv_ I3=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[7] O=$abc$27458$techmap\receiver.$procmux$183_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0011111100001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[9] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[10] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[11] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[12] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[13] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[14] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[15] I3=$abc$27458$receiver.zero_baud_counter_new_ O=$abc$27458$techmap\receiver.$procmux$183_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[0] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=transmitter.counter[1] O=$abc$27458$techmap\transmitter.$procmux$221_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 0000000011110000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[2] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[3] O=$abc$27458$techmap\transmitter.$procmux$221_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[4] O=$abc$27458$techmap\transmitter.$procmux$221_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[5] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[6] O=$abc$27458$techmap\transmitter.$procmux$221_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 I3=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[7] O=$abc$27458$techmap\transmitter.$procmux$221_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111111100001111
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[8] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[9] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[10] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[11] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[12] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[13] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[14] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[15] I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416 O=$abc$27458$techmap\transmitter.$procmux$221_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=$abc$27458$new_n4530_ I3=fifo.wr_addr[6] O=$abc$27458$new_n4529_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[5] I2=fifo.w_wr I3=fifo.wr_addr[4] O=$abc$27458$new_n4530_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=fifo.wr_addr[1] I1=fifo.wr_addr[3] I2=fifo.wr_addr[2] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1699_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[1] I1=fifo.wr_addr[0] I2=fifo.wr_addr[3] I3=fifo.wr_addr[2] O=$abc$27458$auto$rtlil.cc:1862:And$1709_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[2] I1=fifo.wr_addr[3] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1721_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[0] I1=fifo.wr_addr[2] I2=fifo.wr_addr[3] I3=fifo.wr_addr[1] O=$abc$27458$auto$rtlil.cc:1862:And$1729_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[1] I1=fifo.wr_addr[2] I2=fifo.wr_addr[3] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1737_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[0] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[3] O=$abc$27458$auto$rtlil.cc:1862:And$1745_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1757_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[0] I2=fifo.wr_addr[2] I3=fifo.wr_addr[1] O=$abc$27458$auto$rtlil.cc:1862:And$1765_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[1] I2=fifo.wr_addr[2] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1773_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[0] I2=fifo.wr_addr[1] I3=fifo.wr_addr[2] O=$abc$27458$auto$rtlil.cc:1862:And$1781_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1791_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000001000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[0] I3=fifo.wr_addr[1] O=$abc$27458$auto$rtlil.cc:1862:And$1799_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1807_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000010000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1815_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=$abc$27458$new_n4560_ I3=fifo.wr_addr[6] O=$abc$27458$new_n4559_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[5] I2=fifo.wr_addr[4] I3=fifo.w_wr O=$abc$27458$new_n4560_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=fifo.wr_addr[3] I1=fifo.wr_addr[2] I2=fifo.wr_addr[1] I3=fifo.wr_addr[0] O=$abc$27458$auto$rtlil.cc:1862:And$1661_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=fifo.wr_addr[0] I1=fifo.wr_addr[3] I2=fifo.wr_addr[2] I3=fifo.wr_addr[1] O=$abc$27458$auto$rtlil.cc:1862:And$1687_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000000000000010
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4559_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=fifo.wr_addr[6] I3=$abc$27458$new_n4580_ O=$abc$27458$new_n4579_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=fifo.w_wr I2=fifo.wr_addr[5] I3=fifo.wr_addr[4] O=$abc$27458$new_n4580_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4579_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=fifo.wr_addr[6] I3=$abc$27458$new_n4598_ O=$abc$27458$new_n4597_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=fifo.w_wr I2=fifo.wr_addr[4] I3=fifo.wr_addr[5] O=$abc$27458$new_n4598_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4597_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=fifo.wr_addr[6] I3=$abc$27458$new_n4530_ O=$abc$27458$new_n4615_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4615_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=fifo.wr_addr[6] I3=$abc$27458$new_n4560_ O=$abc$27458$new_n4632_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1100000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4632_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4580_ I2=fifo.wr_addr[7] I3=fifo.wr_addr[6] O=$abc$27458$new_n4649_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4649_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4598_ I2=fifo.wr_addr[7] I3=fifo.wr_addr[6] O=$abc$27458$new_n4666_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4666_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4530_ I2=fifo.wr_addr[7] I3=fifo.wr_addr[6] O=$abc$27458$new_n4683_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4683_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4560_ I2=fifo.wr_addr[7] I3=fifo.wr_addr[6] O=$abc$27458$new_n4700_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4700_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4580_ I2=fifo.wr_addr[6] I3=fifo.wr_addr[7] O=$abc$27458$new_n4717_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4717_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4598_ I2=fifo.wr_addr[6] I3=fifo.wr_addr[7] O=$abc$27458$new_n4734_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4734_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4530_ I2=fifo.wr_addr[6] I3=fifo.wr_addr[7] O=$abc$27458$new_n4751_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4751_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4560_ I2=fifo.wr_addr[6] I3=fifo.wr_addr[7] O=$abc$27458$new_n4768_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4768_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=$abc$27458$new_n4580_ I3=fifo.wr_addr[6] O=$abc$27458$new_n4785_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4785_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=$abc$27458$new_n4598_ I3=fifo.wr_addr[6] O=$abc$27458$new_n4802_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000011000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1699_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1709_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1721_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1729_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1737_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1745_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1757_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1765_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1773_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1781_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1791_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1799_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1807_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1815_new_ I3=$abc$27458$new_n4802_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1661_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$abc$27458$auto$rtlil.cc:1862:And$1687_new_ I3=$abc$27458$new_n4529_ O=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
.param LUT_INIT 1111000000000000
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=i_uart_rx O=$abc$27458$auto$ice40_ffinit.cc:140:execute$27359
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364 O=receiver.ck_uart
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27368 O=transmitter.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27372 O=transmitter.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27376 O=transmitter.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380 O=transmitter.state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=$abc$27458$auto$ice40_ffinit.cc:141:execute$27412 O=o_uart_tx
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[8] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[7] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[5] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[3] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[2] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[1] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[0] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rx_counter[1] O=$abc$27458$auto$simplemap.cc:309:simplemap_lut$11361[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo_counter[1] O=$abc$27458$auto$simplemap.cc:309:simplemap_lut$11380[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.wr_addr[1] O=$abc$27458$auto$rtlil.cc:1874:Eq$1651
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[1] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[5] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[6] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[0] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[2] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[3] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[4] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[7] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.rd_addr[8] O=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[4] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo.o_fill[6] O=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=rx_counter[24] O=o_led[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=$false I1=$false I2=$false I3=fifo_counter[25] O=o_led[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
.param LUT_INIT 0000000011111111
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4880_ I2=fifo.rd_addr[3] I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][3]$b$939[0]_new_inv_ O=$abc$27458$new_n4851_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n5170_ I2=$abc$27458$new_n4871_ I3=$abc$27458$new_n4858_ O=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2667_ I2=$abc$27458$new_n2670_ I3=$abc$27458$new_n2669_ O=$abc$27458$new_n4855_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$27458$new_n4855_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[4] I3=$abc$27458$new_n2666_ O=$abc$27458$new_n4856_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4867_ I2=$abc$27458$new_n4856_ I3=$abc$27458$new_n2671_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000110110001
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[0]_new_inv_ O=$abc$27458$new_n4858_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101000001000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[246][0] I3=fifo.fifo_mem[244][0] O=$abc$27458$new_n4859_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4859_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[242][0] I3=fifo.fifo_mem[240][0] O=$abc$27458$new_n4860_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[229][0] I3=fifo.fifo_mem[225][0] O=$abc$27458$new_n4861_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4861_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[228][0] I3=fifo.fifo_mem[224][0] O=$abc$27458$new_n4862_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[4] I2=$abc$27458$new_n2654_ I3=$abc$27458$new_n2656_ O=$abc$27458$new_n4863_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[198][0] I3=fifo.fifo_mem[194][0] O=$abc$27458$new_n4864_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4864_ I1=fifo.rd_addr[1] I2=fifo.fifo_mem[196][0] I3=fifo.fifo_mem[192][0] O=$abc$27458$new_n4865_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n2659_ I1=$abc$27458$new_n2663_ I2=$abc$27458$new_n2662_ I3=fifo.rd_addr[0] O=$abc$27458$new_n4866_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010101010111
.gate SB_LUT4 I0=$abc$27458$new_n4866_ I1=$abc$27458$new_n4863_ I2=$abc$27458$new_n4865_ I3=fifo.rd_addr[0] O=$abc$27458$new_n4867_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[0]_new_ I2=$abc$27458$new_n2712_ I3=$abc$27458$new_n2706_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[0]_new_ O=$abc$27458$new_n4871_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[119][0] I3=fifo.fifo_mem[115][0] O=$abc$27458$new_n4872_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4872_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][0] I3=fifo.fifo_mem[114][0] O=$abc$27458$new_n4873_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[127][0] I3=fifo.fifo_mem[123][0] O=$abc$27458$new_n4874_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4874_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[126][0] I3=fifo.fifo_mem[122][0] O=$abc$27458$new_n4875_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[61][0] I3=fifo.fifo_mem[57][0] O=$abc$27458$new_n4876_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4876_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[60][0] I3=fifo.fifo_mem[56][0] O=$abc$27458$new_n4877_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[55][0] I3=fifo.fifo_mem[51][0] O=$abc$27458$new_n4878_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4878_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][0] I3=fifo.fifo_mem[50][0] O=$abc$27458$new_n4879_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n2745_ I2=$abc$27458$new_n4879_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4880_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[37][0] I3=fifo.fifo_mem[33][0] O=$abc$27458$new_n4881_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4881_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][0] I3=fifo.fifo_mem[32][0] O=$abc$27458$new_n4882_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[29][0] I3=fifo.fifo_mem[25][0] O=$abc$27458$new_n4883_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4883_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[28][0] I3=fifo.fifo_mem[24][0] O=$abc$27458$new_n4884_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[183][0] I3=fifo.fifo_mem[179][0] O=$abc$27458$new_n4885_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4885_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[182][0] I3=fifo.fifo_mem[178][0] O=$abc$27458$new_n4886_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[174][0] I3=fifo.fifo_mem[172][0] O=$abc$27458$new_n4887_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4887_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[170][0] I3=fifo.fifo_mem[168][0] O=$abc$27458$new_n4888_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[165][0] I3=fifo.fifo_mem[161][0] O=$abc$27458$new_n4889_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4889_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[164][0] I3=fifo.fifo_mem[160][0] O=$abc$27458$new_n4890_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[5] I2=$abc$27458$new_n2999_ I3=$abc$27458$new_n2972_ O=$abc$27458$new_n4891_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4891_ I1=fifo.rd_addr[5] I2=$abc$27458$new_n4919_ I3=$abc$27458$new_n4915_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][1]$a$890[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][1]$a$890[1]_new_ I2=$abc$27458$new_n3040_ I3=$abc$27458$new_n5241_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110111011100100
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$b$885[1]_new_ I2=$abc$27458$new_n4903_ I3=$abc$27458$new_n2846_ O=$abc$27458$transmitter.i_data[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[110][1] I3=fifo.fifo_mem[108][1] O=$abc$27458$new_n4895_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4895_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[106][1] I3=fifo.fifo_mem[104][1] O=$abc$27458$new_n4896_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[101][1] I3=fifo.fifo_mem[97][1] O=$abc$27458$new_n4897_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4897_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[100][1] I3=fifo.fifo_mem[96][1] O=$abc$27458$new_n4898_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$b$909[1]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[1]_new_inv_ O=$abc$27458$new_n4902_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=$false I1=$abc$27458$new_n4902_ I2=$abc$27458$new_n2900_ I3=fifo.rd_addr[6] O=$abc$27458$new_n4903_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 0000000000001100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5180_ I2=$abc$27458$new_n2908_ I3=$abc$27458$new_n2907_ O=$abc$27458$new_n4905_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2912_ I2=$abc$27458$new_n2905_ I3=$abc$27458$new_n2904_ O=$abc$27458$new_n4906_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n4906_ I1=$abc$27458$new_n4905_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001111010101
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2938_ I2=$abc$27458$new_n2933_ I3=$abc$27458$new_n2932_ O=$abc$27458$new_n4908_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2937_ I2=$abc$27458$new_n2941_ I3=$abc$27458$new_n2940_ O=$abc$27458$new_n4909_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4909_ I2=$abc$27458$new_n2935_ I3=$abc$27458$new_n2934_ O=$abc$27458$new_n4910_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4910_ I1=$abc$27458$new_n4908_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$b$909[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n2968_ I2=$abc$27458$new_n2962_ I3=$abc$27458$new_n2961_ O=$abc$27458$new_n4912_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2967_ I2=$abc$27458$new_n2971_ I3=$abc$27458$new_n2970_ O=$abc$27458$new_n4913_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4913_ I2=$abc$27458$new_n2965_ I3=$abc$27458$new_n2964_ O=$abc$27458$new_n4914_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4914_ I1=$abc$27458$new_n4912_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[4] O=$abc$27458$new_n4915_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2988_ I2=$abc$27458$new_n2992_ I3=$abc$27458$new_n2991_ O=$abc$27458$new_n4916_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4916_ I2=$abc$27458$new_n2998_ I3=$abc$27458$new_n2997_ O=$abc$27458$new_n4917_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n2989_ I2=$abc$27458$new_n2995_ I3=$abc$27458$new_n2994_ O=$abc$27458$new_n4918_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n4917_ I1=$abc$27458$new_n4918_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[4] O=$abc$27458$new_n4919_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3022_ I2=$abc$27458$new_n3025_ I3=$abc$27458$new_n3024_ O=$abc$27458$new_n4920_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4920_ I2=$abc$27458$new_n3017_ I3=$abc$27458$new_n3016_ O=$abc$27458$new_n4921_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3023_ I2=$abc$27458$new_n3019_ I3=$abc$27458$new_n3018_ O=$abc$27458$new_n4922_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n4921_ I1=$abc$27458$new_n4922_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[223][1] I3=fifo.fifo_mem[219][1] O=$abc$27458$new_n4925_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[247][1] I3=fifo.fifo_mem[243][1] O=$abc$27458$new_n4930_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4930_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[246][1] I3=fifo.fifo_mem[242][1] O=$abc$27458$new_n4931_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[255][1] I3=fifo.fifo_mem[251][1] O=$abc$27458$new_n4932_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4932_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][1] I3=fifo.fifo_mem[250][1] O=$abc$27458$new_n4933_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3064_ I2=$abc$27458$new_n4933_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4934_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5188_ I2=$abc$27458$new_n3133_ I3=$abc$27458$new_n3127_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110010
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[2]_new_ I2=$abc$27458$new_n5193_ I3=$abc$27458$new_n4942_ O=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$3554[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010011100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3110_ I2=$abc$27458$new_n3107_ I3=$abc$27458$new_n3106_ O=$abc$27458$new_n4939_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$27458$new_n4939_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[3] I3=$abc$27458$new_n3109_ O=$abc$27458$new_n4940_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100111101101111
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[2]_new_inv_ I2=$abc$27458$new_n4940_ I3=$abc$27458$new_n3099_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n4946_ I2=fifo.rd_addr[5] I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[2]_new_ O=$abc$27458$new_n4942_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[231][2] I3=fifo.fifo_mem[227][2] O=$abc$27458$new_n4943_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4943_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][2] I3=fifo.fifo_mem[226][2] O=$abc$27458$new_n4944_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n3085_ I1=$abc$27458$new_n3094_ I2=$abc$27458$new_n4944_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[2]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$b$927[2]_new_inv_ O=$abc$27458$new_n4946_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000010101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[245][2] I3=fifo.fifo_mem[241][2] O=$abc$27458$new_n4947_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4947_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[244][2] I3=fifo.fifo_mem[240][2] O=$abc$27458$new_n4948_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3114_ I2=$abc$27458$new_n3117_ I3=$abc$27458$new_n3116_ O=$abc$27458$new_n4949_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4949_ I2=$abc$27458$new_n3120_ I3=$abc$27458$new_n3119_ O=$abc$27458$new_n4950_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3115_ I2=$abc$27458$new_n3123_ I3=$abc$27458$new_n3122_ O=$abc$27458$new_n4951_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n4950_ I1=$abc$27458$new_n4951_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3157_ I2=$abc$27458$new_n3163_ I3=$abc$27458$new_n3162_ O=$abc$27458$new_n4954_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[2]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[2]_new_ O=$abc$27458$new_n4958_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n4958_ I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[2]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[2]_new_inv_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[2]_new_inv_ I1=fifo.rd_addr[6] I2=$abc$27458$new_n5197_ I3=$abc$27458$new_n3182_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3192_ I2=$abc$27458$new_n3187_ I3=$abc$27458$new_n3186_ O=$abc$27458$new_n4961_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3191_ I2=$abc$27458$new_n3195_ I3=$abc$27458$new_n3194_ O=$abc$27458$new_n4962_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4962_ I2=$abc$27458$new_n3189_ I3=$abc$27458$new_n3188_ O=$abc$27458$new_n4963_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4963_ I1=$abc$27458$new_n4961_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$b$906[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3205_ I2=$abc$27458$new_n3200_ I3=$abc$27458$new_n3199_ O=$abc$27458$new_n4965_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3204_ I2=$abc$27458$new_n3208_ I3=$abc$27458$new_n3207_ O=$abc$27458$new_n4966_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4966_ I2=$abc$27458$new_n3202_ I3=$abc$27458$new_n3201_ O=$abc$27458$new_n4967_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4967_ I1=$abc$27458$new_n4965_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3213_ I2=$abc$27458$new_n3217_ I3=$abc$27458$new_n3216_ O=$abc$27458$new_n4969_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3214_ I2=$abc$27458$new_n3220_ I3=$abc$27458$new_n3219_ O=$abc$27458$new_n4970_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4970_ I2=$abc$27458$new_n4969_ I3=fifo.rd_addr[1] O=$abc$27458$new_n4971_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101101011011
.gate SB_LUT4 I0=$abc$27458$new_n4971_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[4] I3=$abc$27458$new_n3221_ O=$abc$27458$new_n4972_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001111110011111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[47][2] I3=fifo.fifo_mem[43][2] O=$abc$27458$new_n4974_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4974_ I1=fifo.rd_addr[1] I2=fifo.fifo_mem[44][2] I3=fifo.fifo_mem[40][2] O=$abc$27458$new_n4975_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n5199_ I3=$abc$27458$new_n4975_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111100101100000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3249_ I2=$abc$27458$new_n3244_ I3=$abc$27458$new_n3243_ O=$abc$27458$new_n4980_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3248_ I2=$abc$27458$new_n3252_ I3=$abc$27458$new_n3251_ O=$abc$27458$new_n4981_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4981_ I2=$abc$27458$new_n3246_ I3=$abc$27458$new_n3245_ O=$abc$27458$new_n4982_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4982_ I1=$abc$27458$new_n4980_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3262_ I2=$abc$27458$new_n3257_ I3=$abc$27458$new_n3256_ O=$abc$27458$new_n4984_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3261_ I2=$abc$27458$new_n3265_ I3=$abc$27458$new_n3264_ O=$abc$27458$new_n4985_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4985_ I2=$abc$27458$new_n3259_ I3=$abc$27458$new_n3258_ O=$abc$27458$new_n4986_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n4986_ I1=$abc$27458$new_n4984_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3315_ I2=$abc$27458$new_n3318_ I3=$abc$27458$new_n3317_ O=$abc$27458$new_n4988_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$27458$new_n4988_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[4] I3=$abc$27458$new_n3314_ O=$abc$27458$new_n4989_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=$abc$27458$new_n3319_ I1=$abc$27458$new_n4989_ I2=$abc$27458$new_n3305_ I3=$abc$27458$new_n3299_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$a$902[3]_new_ O=$abc$27458$new_n4991_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000100000101010
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3330_ I2=$abc$27458$new_n3333_ I3=$abc$27458$new_n3332_ O=$abc$27458$new_n4992_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n4992_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[3] I3=$abc$27458$new_n3329_ O=$abc$27458$new_n4993_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111111101110111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=fifo.fifo_mem[252][3] I3=fifo.fifo_mem[248][3] O=$abc$27458$new_n4996_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4996_ I1=fifo.rd_addr[3] I2=fifo.fifo_mem[244][3] I3=fifo.fifo_mem[240][3] O=$abc$27458$new_n4997_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[157][3] I3=fifo.fifo_mem[153][3] O=$abc$27458$new_n4999_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n4999_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[156][3] I3=fifo.fifo_mem[152][3] O=$abc$27458$new_n5000_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[133][3] I3=fifo.fifo_mem[129][3] O=$abc$27458$new_n5001_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5001_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[132][3] I3=fifo.fifo_mem[128][3] O=$abc$27458$new_n5002_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3387_ I2=$abc$27458$new_n3386_ I3=$abc$27458$new_n3385_ O=$abc$27458$new_n5003_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5003_ I2=$abc$27458$new_n3394_ I3=$abc$27458$new_n3393_ O=$abc$27458$new_n5004_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3388_ I2=$abc$27458$new_n3391_ I3=$abc$27458$new_n3390_ O=$abc$27458$new_n5005_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5004_ I2=$abc$27458$new_n5005_ I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3406_ I3=$abc$27458$new_n3403_ O=$abc$27458$new_n5007_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[175][3] I3=fifo.fifo_mem[171][3] O=$abc$27458$new_n5008_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5008_ I1=fifo.rd_addr[1] I2=fifo.fifo_mem[173][3] I3=fifo.fifo_mem[169][3] O=$abc$27458$new_n5009_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n5007_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n5009_ I3=$abc$27458$new_n5205_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$a$920[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[6] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$a$893[3]_new_ O=$abc$27458$new_n5012_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n5012_ I1=$abc$27458$new_n3410_ I2=fifo.rd_addr[6] I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[3]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][0][0]$a$884[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0011101000011010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[93][3] I3=fifo.fifo_mem[89][3] O=$abc$27458$new_n5014_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5014_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][3] I3=fifo.fifo_mem[88][3] O=$abc$27458$new_n5015_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[3]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[3]_new_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$b$897[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[37][3] I3=fifo.fifo_mem[33][3] O=$abc$27458$new_n5020_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5020_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][3] I3=fifo.fifo_mem[32][3] O=$abc$27458$new_n5021_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[39][3] I3=fifo.fifo_mem[35][3] O=$abc$27458$new_n5024_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5024_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[38][3] I3=fifo.fifo_mem[34][3] O=$abc$27458$new_n5025_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[22][3] I3=fifo.fifo_mem[20][3] O=$abc$27458$new_n5027_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5027_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[18][3] I3=fifo.fifo_mem[16][3] O=$abc$27458$new_n5028_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][0]$a$905[3]_new_inv_ I2=$abc$27458$new_n5219_ I3=$abc$27458$new_n3497_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$a$893[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[231][4] I3=fifo.fifo_mem[227][4] O=$abc$27458$new_n5031_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5031_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][4] I3=fifo.fifo_mem[226][4] O=$abc$27458$new_n5032_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3624_ I3=$abc$27458$new_n3627_ O=$abc$27458$new_n5033_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5033_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n3628_ I3=$abc$27458$new_n3625_ O=$abc$27458$new_n5034_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n5034_ I3=$abc$27458$new_n3629_ O=$abc$27458$new_n5035_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111101010111
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n5035_ I2=$abc$27458$new_n3608_ I3=fifo.rd_addr[5] O=$abc$27458$new_n5036_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[205][4] I3=fifo.fifo_mem[201][4] O=$abc$27458$new_n5037_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5037_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[204][4] I3=fifo.fifo_mem[200][4] O=$abc$27458$new_n5038_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[223][4] I3=fifo.fifo_mem[219][4] O=$abc$27458$new_n5039_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5039_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][4] I3=fifo.fifo_mem[218][4] O=$abc$27458$new_n5040_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5047_ I2=$abc$27458$new_n3641_ I3=$abc$27458$new_n3640_ O=$abc$27458$new_n5042_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5049_ I2=$abc$27458$new_n3644_ I3=$abc$27458$new_n3643_ O=$abc$27458$new_n5043_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000100010001101
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5043_ I3=$abc$27458$new_n5042_ O=$abc$27458$new_n5044_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[103][4] I3=fifo.fifo_mem[99][4] O=$abc$27458$new_n5046_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5046_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[102][4] I3=fifo.fifo_mem[98][4] O=$abc$27458$new_n5047_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[111][4] I3=fifo.fifo_mem[107][4] O=$abc$27458$new_n5048_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5048_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[110][4] I3=fifo.fifo_mem[106][4] O=$abc$27458$new_n5049_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[109][4] I3=fifo.fifo_mem[105][4] O=$abc$27458$new_n5050_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5050_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[108][4] I3=fifo.fifo_mem[104][4] O=$abc$27458$new_n5051_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[5]_new_ I2=$abc$27458$new_n3866_ I3=$abc$27458$new_n3860_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[5]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[5]_new_ O=$abc$27458$new_n5053_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001110110111111
.gate SB_LUT4 I0=$abc$27458$new_n5053_ I1=fifo.rd_addr[7] I2=$abc$27458$new_n3913_ I3=$abc$27458$new_n3886_ O=$abc$27458$new_n5054_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111011111010101
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5054_ I2=$abc$27458$new_n3803_ I3=$abc$27458$new_n5058_ O=$abc$27458$transmitter.i_data[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$b$975[5]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][15]$a$974[5]_new_inv_ O=$abc$27458$new_n5056_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5056_ I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$b$972[5]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][14]$a$971[5]_new_inv_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=fifo.rd_addr[6] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[5]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$b$900[5]_new_inv_ O=$abc$27458$new_n5058_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001010000000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[255][5] I3=fifo.fifo_mem[251][5] O=$abc$27458$new_n5059_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5059_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[254][5] I3=fifo.fifo_mem[250][5] O=$abc$27458$new_n5060_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[245][5] I3=fifo.fifo_mem[241][5] O=$abc$27458$new_n5061_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5061_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[244][5] I3=fifo.fifo_mem[240][5] O=$abc$27458$new_n5062_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3799_ I2=$abc$27458$new_n3781_ I3=$abc$27458$new_n3780_ O=$abc$27458$new_n5063_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3798_ I2=$abc$27458$new_n3783_ I3=$abc$27458$new_n3782_ O=$abc$27458$new_n5064_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n5063_ I3=$abc$27458$new_n5064_ O=$abc$27458$new_n5065_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110101110101
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[3] I2=$abc$27458$new_n5065_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][11]$a$962[5]_new_ O=$abc$27458$new_n5066_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1001000010110010
.gate SB_LUT4 I0=$abc$27458$new_n5066_ I1=$abc$27458$new_n3790_ I2=fifo.rd_addr[4] I3=$abc$27458$new_n3800_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$b$900[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001110100001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[181][5] I3=fifo.fifo_mem[177][5] O=$abc$27458$new_n5068_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5068_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][5] I3=fifo.fifo_mem[176][5] O=$abc$27458$new_n5069_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[119][5] I3=fifo.fifo_mem[115][5] O=$abc$27458$new_n5070_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5070_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[118][5] I3=fifo.fifo_mem[114][5] O=$abc$27458$new_n5071_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[55][5] I3=fifo.fifo_mem[51][5] O=$abc$27458$new_n5072_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5072_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[54][5] I3=fifo.fifo_mem[50][5] O=$abc$27458$new_n5073_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n5073_ I3=$abc$27458$new_n5081_ O=$abc$27458$new_n5074_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101111111001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[5]_new_inv_ I2=$abc$27458$new_n5074_ I3=$abc$27458$new_n3844_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[37][5] I3=fifo.fifo_mem[33][5] O=$abc$27458$new_n5076_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5076_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][5] I3=fifo.fifo_mem[32][5] O=$abc$27458$new_n5077_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[45][5] I3=fifo.fifo_mem[41][5] O=$abc$27458$new_n5078_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5078_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[44][5] I3=fifo.fifo_mem[40][5] O=$abc$27458$new_n5079_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[53][5] I3=fifo.fifo_mem[49][5] O=$abc$27458$new_n5080_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5080_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][5] I3=fifo.fifo_mem[48][5] O=$abc$27458$new_n5081_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3892_ I2=$abc$27458$new_n3896_ I3=$abc$27458$new_n3895_ O=$abc$27458$new_n5082_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n5082_ I2=$abc$27458$new_n3890_ I3=$abc$27458$new_n3889_ O=$abc$27458$new_n5083_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3893_ I2=$abc$27458$new_n3899_ I3=$abc$27458$new_n3898_ O=$abc$27458$new_n5084_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5083_ I3=$abc$27458$new_n5084_ O=$abc$27458$new_n5085_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101011010010011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[221][5] I3=fifo.fifo_mem[217][5] O=$abc$27458$new_n5086_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5086_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][5] I3=fifo.fifo_mem[216][5] O=$abc$27458$new_n5087_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3935_ I2=$abc$27458$new_n3931_ I3=$abc$27458$new_n3930_ O=$abc$27458$new_n5088_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5088_ I2=$abc$27458$new_n3933_ I3=$abc$27458$new_n3932_ O=$abc$27458$new_n5089_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3936_ I2=$abc$27458$new_n3939_ I3=$abc$27458$new_n3938_ O=$abc$27458$new_n5090_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5089_ I1=$abc$27458$new_n5090_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[5]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3951_ I2=$abc$27458$new_n3954_ I3=$abc$27458$new_n3953_ O=$abc$27458$new_n5092_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101110110001
.gate SB_LUT4 I0=$abc$27458$new_n5092_ I1=fifo.rd_addr[1] I2=fifo.rd_addr[3] I3=$abc$27458$new_n3950_ O=$abc$27458$new_n5093_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111010011110110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[5]_new_inv_ I2=$abc$27458$new_n5093_ I3=$abc$27458$new_n3942_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[5]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011101100011011
.gate SB_LUT4 I0=$false I1=fifo.rd_addr[5] I2=$abc$27458$new_n4054_ I3=$abc$27458$new_n4067_ O=$abc$27458$new_n5095_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
.param LUT_INIT 1111001111000000
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n5095_ I2=$abc$27458$new_n3985_ I3=$abc$27458$new_n3972_ O=$abc$27458$new_n5096_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5109_ I2=$abc$27458$new_n4012_ I3=$abc$27458$new_n3999_ O=$abc$27458$new_n5097_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n5097_ I1=$abc$27458$new_n5096_ I2=fifo.rd_addr[3] I3=fifo.rd_addr[7] O=$abc$27458$new_n5098_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110000110101
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n5098_ I2=$abc$27458$new_n4134_ I3=$abc$27458$new_n4080_ O=$abc$27458$transmitter.i_data[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[181][6] I3=fifo.fifo_mem[177][6] O=$abc$27458$new_n5100_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5100_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[180][6] I3=fifo.fifo_mem[176][6] O=$abc$27458$new_n5101_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[167][6] I3=fifo.fifo_mem[163][6] O=$abc$27458$new_n5102_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5102_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[166][6] I3=fifo.fifo_mem[162][6] O=$abc$27458$new_n5103_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[141][6] I3=fifo.fifo_mem[137][6] O=$abc$27458$new_n5104_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5104_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[140][6] I3=fifo.fifo_mem[136][6] O=$abc$27458$new_n5105_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[39][6] I3=fifo.fifo_mem[37][6] O=$abc$27458$new_n5106_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5106_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[33][6] I3=fifo.fifo_mem[35][6] O=$abc$27458$new_n5107_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5107_ I3=$abc$27458$new_n5111_ O=$abc$27458$new_n5108_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4027_ I2=$abc$27458$new_n5108_ I3=$abc$27458$new_n4040_ O=$abc$27458$new_n5109_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010011100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[38][6] I3=fifo.fifo_mem[36][6] O=$abc$27458$new_n5110_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5110_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[34][6] I3=fifo.fifo_mem[32][6] O=$abc$27458$new_n5111_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4119_ I2=$abc$27458$new_n4118_ I3=$abc$27458$new_n4117_ O=$abc$27458$new_n5112_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n5112_ I2=$abc$27458$new_n4112_ I3=$abc$27458$new_n4111_ O=$abc$27458$new_n5113_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4120_ I2=$abc$27458$new_n4114_ I3=$abc$27458$new_n4113_ O=$abc$27458$new_n5114_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5113_ I2=$abc$27458$new_n5114_ I3=fifo.rd_addr[4] O=$abc$27458$new_n5115_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4139_ I2=$abc$27458$new_n4142_ I3=$abc$27458$new_n4141_ O=$abc$27458$new_n5117_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n5117_ I2=$abc$27458$new_n4148_ I3=$abc$27458$new_n4147_ O=$abc$27458$new_n5118_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4140_ I2=$abc$27458$new_n4145_ I3=$abc$27458$new_n4144_ O=$abc$27458$new_n5119_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5118_ I1=$abc$27458$new_n5119_ I2=fifo.rd_addr[3] I3=fifo.rd_addr[4] O=$abc$27458$new_n5120_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4154_ I2=$abc$27458$new_n4153_ I3=$abc$27458$new_n4152_ O=$abc$27458$new_n5121_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n5121_ I2=$abc$27458$new_n4158_ I3=$abc$27458$new_n4157_ O=$abc$27458$new_n5122_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n4155_ I2=$abc$27458$new_n4161_ I3=$abc$27458$new_n4160_ O=$abc$27458$new_n5123_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5122_ I1=$abc$27458$new_n5123_ I2=fifo.rd_addr[3] I3=fifo.rd_addr[4] O=$abc$27458$new_n5124_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[231][6] I3=fifo.fifo_mem[227][6] O=$abc$27458$new_n5125_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5125_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[230][6] I3=fifo.fifo_mem[226][6] O=$abc$27458$new_n5126_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[149][7] I3=fifo.fifo_mem[145][7] O=$abc$27458$new_n5127_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5127_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[148][7] I3=fifo.fifo_mem[144][7] O=$abc$27458$new_n5128_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=$abc$27458$new_n4263_ I1=$abc$27458$new_n4258_ I2=$abc$27458$new_n5128_ I3=fifo.rd_addr[1] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000101010001
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[7]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[7]_new_inv_ O=$abc$27458$new_n5130_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000001000010011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4278_ I2=$abc$27458$new_n4273_ I3=$abc$27458$new_n4272_ O=$abc$27458$new_n5131_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4277_ I2=$abc$27458$new_n4281_ I3=$abc$27458$new_n4280_ O=$abc$27458$new_n5132_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5132_ I2=$abc$27458$new_n4275_ I3=$abc$27458$new_n4274_ O=$abc$27458$new_n5133_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n5133_ I1=$abc$27458$new_n5131_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4292_ I2=$abc$27458$new_n4287_ I3=$abc$27458$new_n4286_ O=$abc$27458$new_n5135_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4291_ I2=$abc$27458$new_n4295_ I3=$abc$27458$new_n4294_ O=$abc$27458$new_n5136_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5136_ I2=$abc$27458$new_n4289_ I3=$abc$27458$new_n4288_ O=$abc$27458$new_n5137_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n5137_ I1=$abc$27458$new_n5135_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=$abc$27458$new_n5144_ I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[7]_new_inv_ I3=fifo.rd_addr[4] O=$abc$27458$new_n5139_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[1] I2=fifo.fifo_mem[166][7] I3=fifo.fifo_mem[162][7] O=$abc$27458$new_n5140_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5140_ I1=fifo.rd_addr[1] I2=fifo.fifo_mem[164][7] I3=fifo.fifo_mem[160][7] O=$abc$27458$new_n5141_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5231_ I2=$abc$27458$new_n4297_ I3=fifo.rd_addr[4] O=$abc$27458$new_n5144_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101010100010
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[7]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$a$911[7]_new_inv_ O=$abc$27458$new_n5145_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n5145_ I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[7]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[7]_new_inv_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n4366_ I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][1][0]$b$888[7]_new_inv_ I3=fifo.rd_addr[6] O=$abc$27458$new_n5147_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101010001000100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[117][7] I3=fifo.fifo_mem[113][7] O=$abc$27458$new_n5148_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5148_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[116][7] I3=fifo.fifo_mem[112][7] O=$abc$27458$new_n5149_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n4334_ I2=$abc$27458$new_n4329_ I3=$abc$27458$new_n4328_ O=$abc$27458$new_n5150_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4333_ I2=$abc$27458$new_n4337_ I3=$abc$27458$new_n4336_ O=$abc$27458$new_n5151_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5151_ I2=$abc$27458$new_n4331_ I3=$abc$27458$new_n4330_ O=$abc$27458$new_n5152_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n5152_ I1=$abc$27458$new_n5150_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$a$914[7]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=fifo.fifo_mem[46][7] I3=fifo.fifo_mem[42][7] O=$abc$27458$new_n5155_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5155_ I1=fifo.rd_addr[3] I2=fifo.fifo_mem[38][7] I3=fifo.fifo_mem[34][7] O=$abc$27458$new_n5156_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n4388_ I1=$abc$27458$new_n5234_ I2=$abc$27458$new_n4374_ I3=$abc$27458$new_n4368_ O=$abc$27458$new_n5158_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[37][7] I3=fifo.fifo_mem[33][7] O=$abc$27458$new_n5159_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5159_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[36][7] I3=fifo.fifo_mem[32][7] O=$abc$27458$new_n5160_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n5165_ I1=$abc$27458$new_n5237_ I2=$abc$27458$new_n4402_ I3=$abc$27458$new_n4396_ O=$abc$27458$new_n5162_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011100000111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[53][7] I3=fifo.fifo_mem[49][7] O=$abc$27458$new_n5163_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5163_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[52][7] I3=fifo.fifo_mem[48][7] O=$abc$27458$new_n5164_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n4420_ I2=$abc$27458$new_n5164_ I3=fifo.rd_addr[3] O=$abc$27458$new_n5165_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010001010100010
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=fifo.rd_addr[7] I2=$abc$27458$new_n2776_ I3=$abc$27458$new_n2763_ O=$abc$27458$new_n5166_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0111011101110110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[7] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$a$917[0]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][4]$b$918[0]_new_ O=$abc$27458$new_n5167_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100101010001
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[0]_new_inv_ I2=$abc$27458$new_n2759_ I3=$abc$27458$new_n2756_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[0]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=$abc$27458$new_n5167_ I1=fifo.rd_addr[7] I2=$abc$27458$new_n4851_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[0]_new_inv_ O=$abc$27458$new_n5169_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=fifo.rd_addr[7] I1=$abc$27458$new_n5169_ I2=$abc$27458$new_n5166_ I3=$abc$27458$new_n2789_ O=$abc$27458$new_n5170_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011111110010101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2727_ I2=$abc$27458$new_n2725_ I3=$abc$27458$new_n2724_ O=$abc$27458$new_n5171_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5171_ I2=$abc$27458$new_n2722_ I3=$abc$27458$new_n2721_ O=$abc$27458$new_n5172_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2728_ I2=$abc$27458$new_n2731_ I3=$abc$27458$new_n2730_ O=$abc$27458$new_n5173_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5172_ I2=$abc$27458$new_n5173_ I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][2]$b$912[0]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n2954_ I2=$abc$27458$new_n2952_ I3=$abc$27458$new_n2951_ O=$abc$27458$new_n5175_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5175_ I2=$abc$27458$new_n2946_ I3=$abc$27458$new_n2945_ O=$abc$27458$new_n5176_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n2955_ I2=$abc$27458$new_n2949_ I3=$abc$27458$new_n2948_ O=$abc$27458$new_n5177_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5176_ I1=$abc$27458$new_n5177_ I2=fifo.rd_addr[1] I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][1]$a$908[1]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[23][1] I3=fifo.fifo_mem[19][1] O=$abc$27458$new_n5179_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5179_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[22][1] I3=fifo.fifo_mem[18][1] O=$abc$27458$new_n5180_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[221][1] I3=fifo.fifo_mem[217][1] O=$abc$27458$new_n5181_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5181_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[220][1] I3=fifo.fifo_mem[216][1] O=$abc$27458$new_n5182_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=$abc$27458$new_n4925_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[222][1] I3=fifo.fifo_mem[218][1] O=$abc$27458$new_n5183_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3147_ I2=$abc$27458$new_n3151_ I3=$abc$27458$new_n3150_ O=$abc$27458$new_n5185_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n5185_ I2=$abc$27458$new_n3142_ I3=$abc$27458$new_n3141_ O=$abc$27458$new_n5186_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$new_n3148_ I2=$abc$27458$new_n3144_ I3=$abc$27458$new_n3143_ O=$abc$27458$new_n5187_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5186_ I1=$abc$27458$new_n5187_ I2=fifo.rd_addr[3] I3=fifo.rd_addr[4] O=$abc$27458$new_n5188_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010110010100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3156_ I2=$abc$27458$new_n3160_ I3=$abc$27458$new_n3159_ O=$abc$27458$new_n5189_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5189_ I2=$abc$27458$new_n3166_ I3=$abc$27458$new_n3165_ O=$abc$27458$new_n5190_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n4954_ I2=fifo.rd_addr[3] I3=$abc$27458$new_n5190_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[2]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010111101011
.gate SB_LUT4 I0=$abc$27458$new_n3167_ I1=fifo.rd_addr[6] I2=fifo.rd_addr[4] I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][5]$b$921[2]_new_ O=$abc$27458$new_n5192_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111111011101110
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5192_ I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][2]$a$899[2]_new_ I3=fifo.rd_addr[6] O=$abc$27458$new_n5193_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110111011000
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[0] I2=$abc$27458$new_n3238_ I3=$abc$27458$new_n3231_ O=$abc$27458$new_n5194_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5194_ I1=fifo.rd_addr[0] I2=$abc$27458$new_n3230_ I3=$abc$27458$new_n3237_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[2]_new_inv_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$a$935[2]_new_inv_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][4][2]$b$936[2]_new_ O=$abc$27458$new_n5196_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101110011111110
.gate SB_LUT4 I0=fifo.rd_addr[6] I1=fifo.rd_addr[5] I2=$abc$27458$new_n4972_ I3=$abc$27458$new_n5196_ O=$abc$27458$new_n5197_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0101000100010001
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[46][2] I3=fifo.fifo_mem[45][2] O=$abc$27458$new_n5198_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5198_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[42][2] I3=fifo.fifo_mem[41][2] O=$abc$27458$new_n5199_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=fifo.fifo_mem[253][3] I3=fifo.fifo_mem[249][3] O=$abc$27458$new_n5200_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5200_ I1=fifo.rd_addr[3] I2=fifo.fifo_mem[245][3] I3=fifo.fifo_mem[241][3] O=$abc$27458$new_n5201_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[1] I2=$abc$27458$new_n5201_ I3=$abc$27458$new_n4997_ O=$abc$27458$new_n5202_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][7]$a$926[3]_new_ I2=$abc$27458$new_n4993_ I3=$abc$27458$new_n5202_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][3]$b$903[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110010001000100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[174][3] I3=fifo.fifo_mem[172][3] O=$abc$27458$new_n5204_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5204_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[170][3] I3=fifo.fifo_mem[168][3] O=$abc$27458$new_n5205_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3449_ I2=$abc$27458$new_n3442_ I3=$abc$27458$new_n3441_ O=$abc$27458$new_n5206_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3448_ I2=$abc$27458$new_n3452_ I3=$abc$27458$new_n3451_ O=$abc$27458$new_n5207_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5207_ I2=$abc$27458$new_n3445_ I3=$abc$27458$new_n3444_ O=$abc$27458$new_n5208_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5208_ I2=$abc$27458$new_n5206_ I3=fifo.rd_addr[3] O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][3]$b$915[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[45][3] I3=fifo.fifo_mem[41][3] O=$abc$27458$new_n5210_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5210_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[40][3] I3=fifo.fifo_mem[44][3] O=$abc$27458$new_n5211_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5211_ I3=$abc$27458$new_n5021_ O=$abc$27458$new_n5212_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[47][3] I3=fifo.fifo_mem[43][3] O=$abc$27458$new_n5213_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5213_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[46][3] I3=fifo.fifo_mem[42][3] O=$abc$27458$new_n5214_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5214_ I3=$abc$27458$new_n5025_ O=$abc$27458$new_n5215_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1100111011011111
.gate SB_LUT4 I0=$abc$27458$new_n3489_ I1=$abc$27458$new_n5215_ I2=$abc$27458$new_n5212_ I3=$abc$27458$new_n3475_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][0]$b$894[3]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[23][3] I3=fifo.fifo_mem[21][3] O=$abc$27458$new_n5217_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5217_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[17][3] I3=fifo.fifo_mem[19][3] O=$abc$27458$new_n5218_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[3] I2=$abc$27458$new_n5218_ I3=$abc$27458$new_n5028_ O=$abc$27458$new_n5219_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1111110111101100
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n3649_ I2=$abc$27458$new_n3648_ I3=$abc$27458$new_n3647_ O=$abc$27458$new_n5220_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n5220_ I2=$abc$27458$new_n3661_ I3=$abc$27458$new_n3660_ O=$abc$27458$new_n5221_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010001001110
.gate SB_LUT4 I0=fifo.rd_addr[5] I1=$abc$27458$new_n3650_ I2=$abc$27458$new_n3663_ I3=$abc$27458$new_n3662_ O=$abc$27458$new_n5222_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5221_ I2=$abc$27458$new_n5222_ I3=fifo.rd_addr[5] O=$abc$27458$new_n5223_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010011101100111
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n5044_ I2=$abc$27458$new_n5223_ I3=fifo.rd_addr[4] O=$abc$27458$new_n5224_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010001000100010
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[93][6] I3=fifo.fifo_mem[89][6] O=$abc$27458$new_n5225_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010101001101110
.gate SB_LUT4 I0=$abc$27458$new_n5225_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[92][6] I3=fifo.fifo_mem[88][6] O=$abc$27458$new_n5226_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1000101010011011
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=$abc$27458$new_n5115_ I2=$abc$27458$new_n5244_ I3=$abc$27458$new_n4122_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][2][1]$a$896[6]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010011100100
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[2] I2=fifo.fifo_mem[167][7] I3=fifo.fifo_mem[165][7] O=$abc$27458$new_n5229_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5229_ I1=fifo.rd_addr[2] I2=fifo.fifo_mem[161][7] I3=fifo.fifo_mem[163][7] O=$abc$27458$new_n5230_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[3] I2=$abc$27458$new_n5230_ I3=$abc$27458$new_n5141_ O=$abc$27458$new_n5231_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[3] I2=fifo.fifo_mem[47][7] I3=fifo.fifo_mem[43][7] O=$abc$27458$new_n5232_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5232_ I1=fifo.rd_addr[3] I2=fifo.fifo_mem[35][7] I3=fifo.fifo_mem[39][7] O=$abc$27458$new_n5233_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[0] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5233_ I3=$abc$27458$new_n5156_ O=$abc$27458$new_n5234_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[45][7] I3=fifo.fifo_mem[41][7] O=$abc$27458$new_n5235_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5235_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[40][7] I3=fifo.fifo_mem[44][7] O=$abc$27458$new_n5236_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0100010101100111
.gate SB_LUT4 I0=fifo.rd_addr[3] I1=fifo.rd_addr[4] I2=$abc$27458$new_n5236_ I3=$abc$27458$new_n5160_ O=$abc$27458$new_n5237_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110110011111101
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=fifo.rd_addr[3] I2=$abc$27458$new_n5182_ I3=$abc$27458$new_n5183_ O=$abc$27458$new_n5238_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101100101010001
.gate SB_LUT4 I0=fifo.rd_addr[1] I1=$abc$27458$new_n3039_ I2=$abc$27458$new_n3036_ I3=$abc$27458$new_n3035_ O=$abc$27458$new_n5239_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0001000100011011
.gate SB_LUT4 I0=$abc$27458$new_n5238_ I1=fifo.rd_addr[3] I2=$abc$27458$new_n5239_ I3=$abc$27458$new_n3038_ O=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[1]_new_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1010101110001011
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[5] I2=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$b$924[1]_new_ I3=$abc$27458$memory\fifo.fifo_mem$rdmux[0][3][6]$a$923[1]_new_inv_ O=$abc$27458$new_n5241_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 0010000000110001
.gate SB_LUT4 I0=fifo.rd_addr[2] I1=fifo.rd_addr[0] I2=fifo.fifo_mem[95][6] I3=fifo.fifo_mem[91][6] O=$abc$27458$new_n5242_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1110011010100010
.gate SB_LUT4 I0=$abc$27458$new_n5242_ I1=fifo.rd_addr[0] I2=fifo.fifo_mem[94][6] I3=fifo.fifo_mem[90][6] O=$abc$27458$new_n5243_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1011100110101000
.gate SB_LUT4 I0=fifo.rd_addr[4] I1=fifo.rd_addr[1] I2=$abc$27458$new_n5243_ I3=$abc$27458$new_n5226_ O=$abc$27458$new_n5244_
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
.param LUT_INIT 1101010111110111
.gate SB_CARRY CI=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0] CO=$auto$alumacc.cc:474:replace_alu$328.C[2] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[2] CO=$auto$alumacc.cc:474:replace_alu$328.C[3] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[3] CO=$auto$alumacc.cc:474:replace_alu$328.C[4] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[4] CO=$auto$alumacc.cc:474:replace_alu$328.C[5] I0=$true I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[5] CO=$auto$alumacc.cc:474:replace_alu$328.C[6] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[6] CO=$auto$alumacc.cc:474:replace_alu$328.C[7] I0=$true I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[7] CO=$auto$alumacc.cc:474:replace_alu$328.C[8] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$328.C[8] CO=$abc$27458$auto$alumacc.cc:491:replace_alu$330[8] I0=$false I1=$abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:88|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[0] I2=$false I3=$true O=$auto$wreduce.cc:455:run$310[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rx_counter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[10] O=$auto$wreduce.cc:455:run$310[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[10] CO=$auto$alumacc.cc:474:replace_alu$337.C[11] I0=rx_counter[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[11] O=$auto$wreduce.cc:455:run$310[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[11] CO=$auto$alumacc.cc:474:replace_alu$337.C[12] I0=rx_counter[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[12] O=$auto$wreduce.cc:455:run$310[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[12] CO=$auto$alumacc.cc:474:replace_alu$337.C[13] I0=rx_counter[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[13] O=$auto$wreduce.cc:455:run$310[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[13] CO=$auto$alumacc.cc:474:replace_alu$337.C[14] I0=rx_counter[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[14] O=$auto$wreduce.cc:455:run$310[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[14] CO=$auto$alumacc.cc:474:replace_alu$337.C[15] I0=rx_counter[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[15] O=$auto$wreduce.cc:455:run$310[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[15] CO=$auto$alumacc.cc:474:replace_alu$337.C[16] I0=rx_counter[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[16] O=$auto$wreduce.cc:455:run$310[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[16] CO=$auto$alumacc.cc:474:replace_alu$337.C[17] I0=rx_counter[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[17] O=$auto$wreduce.cc:455:run$310[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[17] CO=$auto$alumacc.cc:474:replace_alu$337.C[18] I0=rx_counter[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[18] O=$auto$wreduce.cc:455:run$310[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[18] CO=$auto$alumacc.cc:474:replace_alu$337.C[19] I0=rx_counter[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[19] O=$auto$wreduce.cc:455:run$310[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[19] CO=$auto$alumacc.cc:474:replace_alu$337.C[20] I0=rx_counter[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=rx_counter[0] CO=$auto$alumacc.cc:474:replace_alu$337.C[2] I0=rx_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[20] O=$auto$wreduce.cc:455:run$310[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[20] CO=$auto$alumacc.cc:474:replace_alu$337.C[21] I0=rx_counter[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[21] O=$auto$wreduce.cc:455:run$310[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[21] CO=$auto$alumacc.cc:474:replace_alu$337.C[22] I0=rx_counter[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[22] O=$auto$wreduce.cc:455:run$310[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[22] CO=$auto$alumacc.cc:474:replace_alu$337.C[23] I0=rx_counter[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[23] O=$auto$wreduce.cc:455:run$310[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[23] CO=$auto$alumacc.cc:474:replace_alu$337.C[24] I0=rx_counter[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[24] O=$auto$wreduce.cc:455:run$310[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=rx_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[2] O=$auto$wreduce.cc:455:run$310[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[2] CO=$auto$alumacc.cc:474:replace_alu$337.C[3] I0=rx_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[3] O=$auto$wreduce.cc:455:run$310[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[3] CO=$auto$alumacc.cc:474:replace_alu$337.C[4] I0=rx_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[4] O=$auto$wreduce.cc:455:run$310[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[4] CO=$auto$alumacc.cc:474:replace_alu$337.C[5] I0=rx_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[5] O=$auto$wreduce.cc:455:run$310[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[5] CO=$auto$alumacc.cc:474:replace_alu$337.C[6] I0=rx_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[6] O=$auto$wreduce.cc:455:run$310[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[6] CO=$auto$alumacc.cc:474:replace_alu$337.C[7] I0=rx_counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[7] O=$auto$wreduce.cc:455:run$310[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[7] CO=$auto$alumacc.cc:474:replace_alu$337.C[8] I0=rx_counter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[8] O=$auto$wreduce.cc:455:run$310[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[8] CO=$auto$alumacc.cc:474:replace_alu$337.C[9] I0=rx_counter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=rx_counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$337.C[9] O=$auto$wreduce.cc:455:run$310[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$337.C[9] CO=$auto$alumacc.cc:474:replace_alu$337.C[10] I0=rx_counter[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:53|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[0] I2=$false I3=$true O=$auto$wreduce.cc:455:run$311[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=fifo_counter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[10] O=$auto$wreduce.cc:455:run$311[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[10] CO=$auto$alumacc.cc:474:replace_alu$340.C[11] I0=fifo_counter[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[11] O=$auto$wreduce.cc:455:run$311[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[11] CO=$auto$alumacc.cc:474:replace_alu$340.C[12] I0=fifo_counter[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[12] O=$auto$wreduce.cc:455:run$311[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[12] CO=$auto$alumacc.cc:474:replace_alu$340.C[13] I0=fifo_counter[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[13] O=$auto$wreduce.cc:455:run$311[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[13] CO=$auto$alumacc.cc:474:replace_alu$340.C[14] I0=fifo_counter[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[14] O=$auto$wreduce.cc:455:run$311[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[14] CO=$auto$alumacc.cc:474:replace_alu$340.C[15] I0=fifo_counter[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[15] O=$auto$wreduce.cc:455:run$311[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[15] CO=$auto$alumacc.cc:474:replace_alu$340.C[16] I0=fifo_counter[15] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[16] O=$auto$wreduce.cc:455:run$311[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[16] CO=$auto$alumacc.cc:474:replace_alu$340.C[17] I0=fifo_counter[16] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[17] O=$auto$wreduce.cc:455:run$311[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[17] CO=$auto$alumacc.cc:474:replace_alu$340.C[18] I0=fifo_counter[17] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[18] O=$auto$wreduce.cc:455:run$311[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[18] CO=$auto$alumacc.cc:474:replace_alu$340.C[19] I0=fifo_counter[18] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[19] O=$auto$wreduce.cc:455:run$311[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[19] CO=$auto$alumacc.cc:474:replace_alu$340.C[20] I0=fifo_counter[19] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=fifo_counter[0] CO=$auto$alumacc.cc:474:replace_alu$340.C[2] I0=fifo_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[20] O=$auto$wreduce.cc:455:run$311[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[20] CO=$auto$alumacc.cc:474:replace_alu$340.C[21] I0=fifo_counter[20] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[21] O=$auto$wreduce.cc:455:run$311[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[21] CO=$auto$alumacc.cc:474:replace_alu$340.C[22] I0=fifo_counter[21] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[22] O=$auto$wreduce.cc:455:run$311[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[22] CO=$auto$alumacc.cc:474:replace_alu$340.C[23] I0=fifo_counter[22] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[23] O=$auto$wreduce.cc:455:run$311[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[23] CO=$auto$alumacc.cc:474:replace_alu$340.C[24] I0=fifo_counter[23] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[24] O=$auto$wreduce.cc:455:run$311[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[24] CO=$auto$alumacc.cc:474:replace_alu$340.C[25] I0=fifo_counter[24] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[25] O=$auto$wreduce.cc:455:run$311[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=fifo_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[2] O=$auto$wreduce.cc:455:run$311[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[2] CO=$auto$alumacc.cc:474:replace_alu$340.C[3] I0=fifo_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[3] O=$auto$wreduce.cc:455:run$311[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[3] CO=$auto$alumacc.cc:474:replace_alu$340.C[4] I0=fifo_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[4] O=$auto$wreduce.cc:455:run$311[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[4] CO=$auto$alumacc.cc:474:replace_alu$340.C[5] I0=fifo_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[5] O=$auto$wreduce.cc:455:run$311[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[5] CO=$auto$alumacc.cc:474:replace_alu$340.C[6] I0=fifo_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[6] O=$auto$wreduce.cc:455:run$311[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[6] CO=$auto$alumacc.cc:474:replace_alu$340.C[7] I0=fifo_counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[7] O=$auto$wreduce.cc:455:run$311[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[7] CO=$auto$alumacc.cc:474:replace_alu$340.C[8] I0=fifo_counter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[8] O=$auto$wreduce.cc:455:run$311[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[8] CO=$auto$alumacc.cc:474:replace_alu$340.C[9] I0=fifo_counter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo_counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$340.C[9] O=$auto$wreduce.cc:455:run$311[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$340.C[9] CO=$auto$alumacc.cc:474:replace_alu$340.C[10] I0=fifo_counter[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:66|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[0] I2=$false I3=$true O=$abc$27458$auto$wreduce.cc:455:run$312[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=line_count[0] CO=$auto$alumacc.cc:474:replace_alu$343.C[2] I0=line_count[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[2] O=$abc$27458$auto$wreduce.cc:455:run$312[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$343.C[2] CO=$auto$alumacc.cc:474:replace_alu$343.C[3] I0=line_count[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[3] O=$abc$27458$auto$wreduce.cc:455:run$312[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$343.C[3] CO=$auto$alumacc.cc:474:replace_alu$343.C[4] I0=line_count[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[4] O=$abc$27458$auto$wreduce.cc:455:run$312[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$343.C[4] CO=$auto$alumacc.cc:474:replace_alu$343.C[5] I0=line_count[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[5] O=$abc$27458$auto$wreduce.cc:455:run$312[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$343.C[5] CO=$auto$alumacc.cc:474:replace_alu$343.C[6] I0=line_count[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[6] O=$abc$27458$auto$wreduce.cc:455:run$312[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$343.C[6] CO=$auto$alumacc.cc:474:replace_alu$343.C[7] I0=line_count[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=line_count[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$343.C[7] O=$abc$27458$auto$wreduce.cc:455:run$312[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:98|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=fifo.wr_addr[0] I3=$false O=$techmap\fifo.$0\wr_addr[8:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.wr_addr[0] CO=$auto$alumacc.cc:474:replace_alu$346.C[2] I0=$false I1=fifo.wr_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[2] I3=$auto$alumacc.cc:474:replace_alu$346.C[2] O=$techmap\fifo.$0\wr_addr[8:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[2] CO=$auto$alumacc.cc:474:replace_alu$346.C[3] I0=$false I1=fifo.wr_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[3] I3=$auto$alumacc.cc:474:replace_alu$346.C[3] O=$techmap\fifo.$0\wr_addr[8:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[3] CO=$auto$alumacc.cc:474:replace_alu$346.C[4] I0=$false I1=fifo.wr_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[4] I3=$auto$alumacc.cc:474:replace_alu$346.C[4] O=$techmap\fifo.$0\wr_addr[8:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[4] CO=$auto$alumacc.cc:474:replace_alu$346.C[5] I0=$false I1=fifo.wr_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[5] I3=$auto$alumacc.cc:474:replace_alu$346.C[5] O=$techmap\fifo.$0\wr_addr[8:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[5] CO=$auto$alumacc.cc:474:replace_alu$346.C[6] I0=$false I1=fifo.wr_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[6] I3=$auto$alumacc.cc:474:replace_alu$346.C[6] O=$techmap\fifo.$0\wr_addr[8:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[6] CO=$auto$alumacc.cc:474:replace_alu$346.C[7] I0=$false I1=fifo.wr_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[7] I3=$auto$alumacc.cc:474:replace_alu$346.C[7] O=$techmap\fifo.$0\wr_addr[8:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$346.C[7] CO=$auto$alumacc.cc:474:replace_alu$346.C[8] I0=$false I1=fifo.wr_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.wr_addr[8] I3=$auto$alumacc.cc:474:replace_alu$346.C[8] O=$techmap\fifo.$0\wr_addr[8:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:58|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=fifo.rd_addr[0] I3=$false O=$auto$wreduce.cc:455:run$313[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=fifo.rd_addr[0] CO=$auto$alumacc.cc:474:replace_alu$349.C[2] I0=$false I1=fifo.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[2] I3=$auto$alumacc.cc:474:replace_alu$349.C[2] O=$auto$wreduce.cc:455:run$313[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[2] CO=$auto$alumacc.cc:474:replace_alu$349.C[3] I0=$false I1=fifo.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[3] I3=$auto$alumacc.cc:474:replace_alu$349.C[3] O=$auto$wreduce.cc:455:run$313[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[3] CO=$auto$alumacc.cc:474:replace_alu$349.C[4] I0=$false I1=fifo.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[4] I3=$auto$alumacc.cc:474:replace_alu$349.C[4] O=$auto$wreduce.cc:455:run$313[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[4] CO=$auto$alumacc.cc:474:replace_alu$349.C[5] I0=$false I1=fifo.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[5] I3=$auto$alumacc.cc:474:replace_alu$349.C[5] O=$auto$wreduce.cc:455:run$313[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[5] CO=$auto$alumacc.cc:474:replace_alu$349.C[6] I0=$false I1=fifo.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[6] I3=$auto$alumacc.cc:474:replace_alu$349.C[6] O=$auto$wreduce.cc:455:run$313[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[6] CO=$auto$alumacc.cc:474:replace_alu$349.C[7] I0=$false I1=fifo.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[7] I3=$auto$alumacc.cc:474:replace_alu$349.C[7] O=$auto$wreduce.cc:455:run$313[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$349.C[7] CO=$auto$alumacc.cc:474:replace_alu$349.C[8] I0=$false I1=fifo.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=fifo.rd_addr[8] I3=$auto$alumacc.cc:474:replace_alu$349.C[8] O=$auto$wreduce.cc:455:run$313[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:70|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[0] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0] I3=$true O=fifo.o_fill[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$352.C[1] I0=fifo.wr_addr[0] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[1] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1] I3=$auto$alumacc.cc:474:replace_alu$352.C[1] O=fifo.o_fill[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[1] CO=$auto$alumacc.cc:474:replace_alu$352.C[2] I0=fifo.wr_addr[1] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[2] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[2] I3=$auto$alumacc.cc:474:replace_alu$352.C[2] O=fifo.o_fill[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[2] CO=$auto$alumacc.cc:474:replace_alu$352.C[3] I0=fifo.wr_addr[2] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[3] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[3] I3=$auto$alumacc.cc:474:replace_alu$352.C[3] O=fifo.o_fill[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[3] CO=$auto$alumacc.cc:474:replace_alu$352.C[4] I0=fifo.wr_addr[3] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[4] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[4] I3=$auto$alumacc.cc:474:replace_alu$352.C[4] O=fifo.o_fill[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[4] CO=$auto$alumacc.cc:474:replace_alu$352.C[5] I0=fifo.wr_addr[4] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[5] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[5] I3=$auto$alumacc.cc:474:replace_alu$352.C[5] O=fifo.o_fill[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[5] CO=$auto$alumacc.cc:474:replace_alu$352.C[6] I0=fifo.wr_addr[5] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[6] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[6] I3=$auto$alumacc.cc:474:replace_alu$352.C[6] O=fifo.o_fill[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[6] CO=$auto$alumacc.cc:474:replace_alu$352.C[7] I0=fifo.wr_addr[6] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[7] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[7] I3=$auto$alumacc.cc:474:replace_alu$352.C[7] O=fifo.o_fill[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$352.C[7] CO=$auto$alumacc.cc:474:replace_alu$352.C[8] I0=fifo.wr_addr[7] I1=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=fifo.wr_addr[8] I2=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[8] I3=$auto$alumacc.cc:474:replace_alu$352.C[8] O=fifo.o_fill[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:81|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=receiver.state[0] I3=$false O=$abc$27458$auto$wreduce.cc:455:run$314[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:71|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=receiver.state[0] CO=$auto$alumacc.cc:474:replace_alu$355.C[2] I0=$false I1=receiver.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:71|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=receiver.state[2] I3=$auto$alumacc.cc:474:replace_alu$355.C[2] O=$abc$27458$auto$wreduce.cc:455:run$314[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:71|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$355.C[2] CO=$auto$alumacc.cc:474:replace_alu$355.C[3] I0=$false I1=receiver.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:71|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=receiver.state[3] I3=$auto$alumacc.cc:474:replace_alu$355.C[3] O=$abc$27458$auto$wreduce.cc:455:run$314[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:71|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[0] I2=$false I3=$true O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[10] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[10] CO=$auto$alumacc.cc:474:replace_alu$358.C[11] I0=receiver.baud_counter[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[11] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[11] CO=$auto$alumacc.cc:474:replace_alu$358.C[12] I0=receiver.baud_counter[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[12] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[12] CO=$auto$alumacc.cc:474:replace_alu$358.C[13] I0=receiver.baud_counter[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[13] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[13] CO=$auto$alumacc.cc:474:replace_alu$358.C[14] I0=receiver.baud_counter[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[14] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[14] CO=$auto$alumacc.cc:474:replace_alu$358.C[15] I0=receiver.baud_counter[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[15] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=receiver.baud_counter[0] CO=$auto$alumacc.cc:474:replace_alu$358.C[2] I0=receiver.baud_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[2] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[2] CO=$auto$alumacc.cc:474:replace_alu$358.C[3] I0=receiver.baud_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[3] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[3] CO=$auto$alumacc.cc:474:replace_alu$358.C[4] I0=receiver.baud_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[4] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[4] CO=$auto$alumacc.cc:474:replace_alu$358.C[5] I0=receiver.baud_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[5] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[5] CO=$auto$alumacc.cc:474:replace_alu$358.C[6] I0=receiver.baud_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[6] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[6] CO=$auto$alumacc.cc:474:replace_alu$358.C[7] I0=receiver.baud_counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[7] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[7] CO=$auto$alumacc.cc:474:replace_alu$358.C[8] I0=receiver.baud_counter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[8] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[8] CO=$auto$alumacc.cc:474:replace_alu$358.C[9] I0=receiver.baud_counter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=receiver.baud_counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$358.C[9] O=$abc$27458$techmap\receiver.$sub$rxuart.v:79$165_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$358.C[9] CO=$auto$alumacc.cc:474:replace_alu$358.C[10] I0=receiver.baud_counter[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=transmitter.state[0] I3=$false O=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.state[0] CO=$auto$alumacc.cc:474:replace_alu$361.C[2] I0=$false I1=transmitter.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[2] I3=$auto$alumacc.cc:474:replace_alu$361.C[2] O=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$361.C[2] CO=$auto$alumacc.cc:474:replace_alu$361.C[3] I0=$false I1=transmitter.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[3] I3=$auto$alumacc.cc:474:replace_alu$361.C[3] O=$abc$27458$techmap\transmitter.$add$txuart.v:77$117_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:77|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.counter[0] I2=$false I3=$true O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.counter[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[10] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[10] CO=$auto$alumacc.cc:474:replace_alu$364.C[11] I0=transmitter.counter[10] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[11] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[11] CO=$auto$alumacc.cc:474:replace_alu$364.C[12] I0=transmitter.counter[11] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[12] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[12] CO=$auto$alumacc.cc:474:replace_alu$364.C[13] I0=transmitter.counter[12] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[13] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[13] CO=$auto$alumacc.cc:474:replace_alu$364.C[14] I0=transmitter.counter[13] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[14] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[14] CO=$auto$alumacc.cc:474:replace_alu$364.C[15] I0=transmitter.counter[14] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[15] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.counter[0] CO=$auto$alumacc.cc:474:replace_alu$364.C[2] I0=transmitter.counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[2] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[2] CO=$auto$alumacc.cc:474:replace_alu$364.C[3] I0=transmitter.counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[3] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[3] CO=$auto$alumacc.cc:474:replace_alu$364.C[4] I0=transmitter.counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[4] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[4] CO=$auto$alumacc.cc:474:replace_alu$364.C[5] I0=transmitter.counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[5] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[5] CO=$auto$alumacc.cc:474:replace_alu$364.C[6] I0=transmitter.counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[6] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[6] CO=$auto$alumacc.cc:474:replace_alu$364.C[7] I0=transmitter.counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[7] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[7] CO=$auto$alumacc.cc:474:replace_alu$364.C[8] I0=transmitter.counter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[8] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[8] CO=$auto$alumacc.cc:474:replace_alu$364.C[9] I0=transmitter.counter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$364.C[9] O=$abc$27458$techmap\transmitter.$sub$txuart.v:159$126_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$364.C[9] CO=$auto$alumacc.cc:474:replace_alu$364.C[10] I0=transmitter.counter[9] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:159|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11523 Q=fifo.fifo_mem[7][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11571 Q=fifo.fifo_mem[110][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11619 Q=fifo.fifo_mem[35][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11667 Q=fifo.fifo_mem[92][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11715 Q=fifo.fifo_mem[96][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.ck_uart E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11763 Q=receiver.o_data[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:84|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11811 Q=fifo.fifo_mem[34][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11859 Q=fifo.fifo_mem[33][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11907 Q=fifo.fifo_mem[117][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$11955 Q=fifo.fifo_mem[23][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12003 Q=fifo.fifo_mem[32][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12051 Q=fifo.fifo_mem[57][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12099 Q=fifo.fifo_mem[56][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12147 Q=fifo.fifo_mem[55][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12195 Q=fifo.fifo_mem[109][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12243 Q=fifo.fifo_mem[64][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12291 Q=fifo.fifo_mem[93][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12339 Q=fifo.fifo_mem[72][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12387 Q=fifo.fifo_mem[94][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12435 Q=fifo.fifo_mem[70][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12483 Q=fifo.fifo_mem[87][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12531 Q=fifo.fifo_mem[46][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12579 Q=fifo.fifo_mem[53][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12627 Q=fifo.fifo_mem[52][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12675 Q=fifo.fifo_mem[71][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12723 Q=fifo.fifo_mem[48][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12771 Q=fifo.fifo_mem[47][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12819 Q=fifo.fifo_mem[49][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12867 Q=fifo.fifo_mem[106][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12915 Q=fifo.fifo_mem[105][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$12963 Q=fifo.fifo_mem[44][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13011 Q=fifo.fifo_mem[42][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13059 Q=fifo.fifo_mem[63][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13107 Q=fifo.fifo_mem[62][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13155 Q=fifo.fifo_mem[40][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13203 Q=fifo.fifo_mem[45][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13251 Q=fifo.fifo_mem[100][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13299 Q=fifo.fifo_mem[43][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13347 Q=fifo.fifo_mem[60][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13395 Q=fifo.fifo_mem[101][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13443 Q=fifo.fifo_mem[61][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13491 Q=fifo.fifo_mem[82][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13539 Q=fifo.fifo_mem[41][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13587 Q=fifo.fifo_mem[99][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13635 Q=fifo.fifo_mem[84][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13683 Q=fifo.fifo_mem[69][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13731 Q=fifo.fifo_mem[83][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13779 Q=fifo.fifo_mem[28][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13827 Q=fifo.fifo_mem[30][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13875 Q=fifo.fifo_mem[27][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13923 Q=fifo.fifo_mem[0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$13971 Q=fifo.fifo_mem[6][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14019 Q=fifo.fifo_mem[31][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14067 Q=fifo.fifo_mem[1][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14115 Q=fifo.fifo_mem[29][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14163 Q=fifo.fifo_mem[75][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14211 Q=fifo.fifo_mem[38][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14259 Q=fifo.fifo_mem[39][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14307 Q=fifo.fifo_mem[54][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14355 Q=fifo.fifo_mem[37][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14403 Q=fifo.fifo_mem[68][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14451 Q=fifo.fifo_mem[51][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14499 Q=fifo.fifo_mem[24][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14547 Q=fifo.fifo_mem[67][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14595 Q=fifo.fifo_mem[66][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14643 Q=fifo.fifo_mem[65][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14691 Q=fifo.fifo_mem[50][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14739 Q=fifo.fifo_mem[81][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14787 Q=fifo.fifo_mem[22][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14835 Q=fifo.fifo_mem[80][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14883 Q=fifo.fifo_mem[91][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14931 Q=fifo.fifo_mem[21][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$14979 Q=fifo.fifo_mem[79][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15027 Q=fifo.fifo_mem[20][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15075 Q=fifo.fifo_mem[78][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15123 Q=fifo.fifo_mem[77][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15171 Q=fifo.fifo_mem[90][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15219 Q=fifo.fifo_mem[76][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15267 Q=fifo.fifo_mem[89][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15315 Q=fifo.fifo_mem[19][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15363 Q=fifo.fifo_mem[88][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15411 Q=fifo.fifo_mem[74][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15459 Q=fifo.fifo_mem[73][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15507 Q=fifo.fifo_mem[115][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15555 Q=fifo.fifo_mem[104][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15603 Q=fifo.fifo_mem[114][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15651 Q=fifo.fifo_mem[103][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15699 Q=fifo.fifo_mem[102][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15747 Q=fifo.fifo_mem[113][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15795 Q=fifo.fifo_mem[112][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15843 Q=fifo.fifo_mem[18][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15891 Q=fifo.fifo_mem[26][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15939 Q=fifo.fifo_mem[95][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$15987 Q=fifo.fifo_mem[98][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16035 Q=fifo.fifo_mem[97][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16083 Q=fifo.fifo_mem[111][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16131 Q=fifo.fifo_mem[25][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16179 Q=fifo.fifo_mem[108][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16227 Q=fifo.fifo_mem[107][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16275 Q=fifo.fifo_mem[86][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16323 Q=fifo.fifo_mem[85][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16371 Q=fifo.fifo_mem[59][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16419 Q=fifo.fifo_mem[58][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][0] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][1] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16537 Q=line_count[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][2] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][3] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][4] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][5] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][6] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\line_count[7:0][7] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16493 Q=line_count[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=i_clk D=$abc$27458$procmux$262_Y Q=run_tx S=$abc$27458$auto$simplemap.cc:250:simplemap_eqne$16469[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[0] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$auto$simplemap.cc:309:simplemap_lut$11380[2] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$16753 Q=fifo_counter[1] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[2] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[3] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[4] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[5] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[6] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[7] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[8] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[8] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[9] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[9] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[10] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[10] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[11] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[11] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[12] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[12] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[13] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[13] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[14] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[14] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[15] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[15] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[16] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[16] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[17] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[17] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[18] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[18] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[19] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[19] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[20] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[20] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[21] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[21] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[22] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[22] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[23] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[23] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[24] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[24] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$311[25] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16723 Q=fifo_counter[25] S=fifo_valid
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[0] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$auto$simplemap.cc:309:simplemap_lut$11361[2] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17003 Q=rx_counter[1] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[2] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[3] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[4] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[5] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[6] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[7] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[8] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[8] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[9] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[9] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[10] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[10] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[11] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[11] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[12] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[12] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[13] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[13] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[14] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[14] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[15] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[15] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[16] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[16] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[17] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[17] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[18] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[18] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[19] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[19] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[20] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[20] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[21] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[21] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[22] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[22] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[23] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[23] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$auto$wreduce.cc:455:run$310[24] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$16973 Q=rx_counter[24] S=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:49|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17214 Q=fifo.fifo_mem[17][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27359 Q=$auto$ice40_ffinit.cc:140:execute$27363
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$auto$ice40_ffinit.cc:140:execute$27363 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27364
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:54|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[0] Q=receiver.baud_counter[0] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17262 Q=receiver.baud_counter[1] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$27458$techmap\receiver.$0\baud_counter[15:0][2] Q=receiver.baud_counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[3] Q=receiver.baud_counter[3] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[4] Q=receiver.baud_counter[4] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[5] Q=receiver.baud_counter[5] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$27458$techmap\receiver.$0\baud_counter[15:0][6] Q=receiver.baud_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[7] Q=receiver.baud_counter[7] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$27458$techmap\receiver.$0\baud_counter[15:0][8] Q=receiver.baud_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[9] Q=receiver.baud_counter[9] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[10] Q=receiver.baud_counter[10] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[11] Q=receiver.baud_counter[11] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[12] Q=receiver.baud_counter[12] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[13] Q=receiver.baud_counter[13] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[14] Q=receiver.baud_counter[14] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$27458$techmap\receiver.$procmux$183_Y[15] Q=receiver.baud_counter[15] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=i_clk D=$abc$27458$techmap\receiver.$0\state[3:0][0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274 Q=receiver.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\receiver.$procmux$191_Y[1] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17306 Q=receiver.state[1] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\receiver.$procmux$191_Y[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274 Q=receiver.state[2] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\receiver.$procmux$191_Y[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17274 Q=receiver.state[3] R=$abc$27458$auto$rtlil.cc:1969:NotGate$27424
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:59|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$27458$techmap\receiver.$0\o_wr[0:0] Q=receiver.o_wr
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:44|rxuart.v:89|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17328 Q=fifo.fifo_mem[2][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17376 Q=fifo.fifo_mem[36][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17424 Q=fifo.fifo_mem[16][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17472 Q=fifo.fifo_mem[15][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17520 Q=fifo.fifo_mem[14][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17568 Q=fifo.fifo_mem[13][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17616 Q=fifo.fifo_mem[12][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17664 Q=fifo.fifo_mem[11][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17712 Q=fifo.fifo_mem[10][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17760 Q=fifo.fifo_mem[4][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17808 Q=fifo.fifo_mem[5][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$17856 Q=fifo.fifo_mem[9][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][0] E=fifo.w_wr Q=fifo.wr_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$rtlil.cc:1874:Eq$1651 E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17925 Q=fifo.wr_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][2] E=fifo.w_wr Q=fifo.wr_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][3] E=fifo.w_wr Q=fifo.wr_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][4] E=fifo.w_wr Q=fifo.wr_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][5] E=fifo.w_wr Q=fifo.wr_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][6] E=fifo.w_wr Q=fifo.wr_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][7] E=fifo.w_wr Q=fifo.wr_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$techmap\fifo.$0\wr_addr[8:0][8] E=fifo.w_wr Q=fifo.wr_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:56|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[0] E=fifo.i_rd Q=fifo.rd_addr[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$17992 Q=fifo.rd_addr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[2] E=fifo.i_rd Q=fifo.rd_addr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[3] E=fifo.i_rd Q=fifo.rd_addr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[4] E=fifo.i_rd Q=fifo.rd_addr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[5] E=fifo.i_rd Q=fifo.rd_addr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[6] E=fifo.i_rd Q=fifo.rd_addr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[7] E=fifo.i_rd Q=fifo.rd_addr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$auto$wreduce.cc:455:run$313[8] E=fifo.i_rd Q=fifo.rd_addr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:56|sfifo.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18038 Q=fifo.fifo_mem[8][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18086 Q=fifo.fifo_mem[3][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18134 Q=fifo.fifo_mem[116][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27375 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27376
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:67|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27367 E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18217 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27368
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:67|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27371 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27372
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:67|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27379 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27380
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:67|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$techmap\transmitter.$procmux$234_Y E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=transmitter.o_busy S=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:67|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27411 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27412
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27383 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27384
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27387 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27388
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27391 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27392
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27395 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27396
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27399 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27400
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27403 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27404
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27407 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27408
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27419 E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18182 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27420
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:94|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$27458$auto$ice40_ffinit.cc:140:execute$27415 Q=$abc$27458$auto$ice40_ffinit.cc:141:execute$27416
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[0] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[1] E=$abc$27458$auto$dff2dffe.cc:175:make_patterns_logic$18365 Q=transmitter.counter[1] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[2] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[3] S=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[4] S=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[5] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[6] S=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[7] S=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[8] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[8] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[9] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[9] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[10] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[10] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[11] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[11] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[12] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[12] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[13] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[13] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[14] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[14] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$27458$techmap\transmitter.$procmux$221_Y[15] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18329 Q=transmitter.counter[15] R=fifo.i_rd
.attr module_not_derived 00000000000000000000000000000001
.attr src "chip.v:112|txuart.v:151|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18537 Q=fifo.fifo_mem[118][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18585 Q=fifo.fifo_mem[119][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18633 Q=fifo.fifo_mem[120][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18681 Q=fifo.fifo_mem[121][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18729 Q=fifo.fifo_mem[122][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18777 Q=fifo.fifo_mem[123][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18825 Q=fifo.fifo_mem[124][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18873 Q=fifo.fifo_mem[125][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18921 Q=fifo.fifo_mem[126][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$18969 Q=fifo.fifo_mem[127][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19017 Q=fifo.fifo_mem[128][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19065 Q=fifo.fifo_mem[129][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19113 Q=fifo.fifo_mem[130][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19161 Q=fifo.fifo_mem[131][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19209 Q=fifo.fifo_mem[132][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19257 Q=fifo.fifo_mem[133][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19305 Q=fifo.fifo_mem[134][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19353 Q=fifo.fifo_mem[135][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19401 Q=fifo.fifo_mem[136][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19449 Q=fifo.fifo_mem[137][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19497 Q=fifo.fifo_mem[138][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19545 Q=fifo.fifo_mem[139][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19593 Q=fifo.fifo_mem[140][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19641 Q=fifo.fifo_mem[141][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19689 Q=fifo.fifo_mem[142][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19737 Q=fifo.fifo_mem[143][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19785 Q=fifo.fifo_mem[144][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19833 Q=fifo.fifo_mem[145][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19881 Q=fifo.fifo_mem[146][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19929 Q=fifo.fifo_mem[147][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$19977 Q=fifo.fifo_mem[148][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20025 Q=fifo.fifo_mem[149][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20073 Q=fifo.fifo_mem[150][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20121 Q=fifo.fifo_mem[151][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20169 Q=fifo.fifo_mem[152][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20217 Q=fifo.fifo_mem[153][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20265 Q=fifo.fifo_mem[154][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20313 Q=fifo.fifo_mem[155][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20361 Q=fifo.fifo_mem[156][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20409 Q=fifo.fifo_mem[157][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20457 Q=fifo.fifo_mem[158][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20505 Q=fifo.fifo_mem[159][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20553 Q=fifo.fifo_mem[160][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20601 Q=fifo.fifo_mem[161][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20649 Q=fifo.fifo_mem[162][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20697 Q=fifo.fifo_mem[163][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20745 Q=fifo.fifo_mem[164][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20793 Q=fifo.fifo_mem[165][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20841 Q=fifo.fifo_mem[166][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20889 Q=fifo.fifo_mem[167][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20937 Q=fifo.fifo_mem[168][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$20985 Q=fifo.fifo_mem[169][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21033 Q=fifo.fifo_mem[170][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21081 Q=fifo.fifo_mem[171][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21129 Q=fifo.fifo_mem[172][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21177 Q=fifo.fifo_mem[173][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21225 Q=fifo.fifo_mem[174][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21273 Q=fifo.fifo_mem[175][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21321 Q=fifo.fifo_mem[176][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21369 Q=fifo.fifo_mem[177][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21417 Q=fifo.fifo_mem[178][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21465 Q=fifo.fifo_mem[179][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21513 Q=fifo.fifo_mem[180][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21561 Q=fifo.fifo_mem[181][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21609 Q=fifo.fifo_mem[182][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21657 Q=fifo.fifo_mem[183][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21705 Q=fifo.fifo_mem[184][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21753 Q=fifo.fifo_mem[185][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21801 Q=fifo.fifo_mem[186][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21849 Q=fifo.fifo_mem[187][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21897 Q=fifo.fifo_mem[188][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21945 Q=fifo.fifo_mem[189][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$21993 Q=fifo.fifo_mem[190][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22041 Q=fifo.fifo_mem[191][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22089 Q=fifo.fifo_mem[192][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22137 Q=fifo.fifo_mem[193][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22185 Q=fifo.fifo_mem[194][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22233 Q=fifo.fifo_mem[195][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22281 Q=fifo.fifo_mem[196][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22329 Q=fifo.fifo_mem[197][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22377 Q=fifo.fifo_mem[198][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22425 Q=fifo.fifo_mem[199][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22473 Q=fifo.fifo_mem[200][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22521 Q=fifo.fifo_mem[201][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22569 Q=fifo.fifo_mem[202][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22617 Q=fifo.fifo_mem[203][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22665 Q=fifo.fifo_mem[204][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22713 Q=fifo.fifo_mem[205][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22761 Q=fifo.fifo_mem[206][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22809 Q=fifo.fifo_mem[207][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22857 Q=fifo.fifo_mem[208][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22905 Q=fifo.fifo_mem[209][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$22953 Q=fifo.fifo_mem[210][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23001 Q=fifo.fifo_mem[211][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23049 Q=fifo.fifo_mem[212][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23097 Q=fifo.fifo_mem[213][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23145 Q=fifo.fifo_mem[214][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23193 Q=fifo.fifo_mem[215][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23241 Q=fifo.fifo_mem[216][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23289 Q=fifo.fifo_mem[217][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23337 Q=fifo.fifo_mem[218][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23385 Q=fifo.fifo_mem[219][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23433 Q=fifo.fifo_mem[220][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23481 Q=fifo.fifo_mem[221][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23529 Q=fifo.fifo_mem[222][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23577 Q=fifo.fifo_mem[223][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23625 Q=fifo.fifo_mem[224][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23673 Q=fifo.fifo_mem[225][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23721 Q=fifo.fifo_mem[226][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23769 Q=fifo.fifo_mem[227][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23817 Q=fifo.fifo_mem[228][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23865 Q=fifo.fifo_mem[229][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23913 Q=fifo.fifo_mem[230][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$23961 Q=fifo.fifo_mem[231][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24009 Q=fifo.fifo_mem[232][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24057 Q=fifo.fifo_mem[233][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24105 Q=fifo.fifo_mem[234][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24153 Q=fifo.fifo_mem[235][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24201 Q=fifo.fifo_mem[236][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24249 Q=fifo.fifo_mem[237][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24297 Q=fifo.fifo_mem[238][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24345 Q=fifo.fifo_mem[239][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24393 Q=fifo.fifo_mem[240][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24441 Q=fifo.fifo_mem[241][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24489 Q=fifo.fifo_mem[242][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24537 Q=fifo.fifo_mem[243][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24585 Q=fifo.fifo_mem[244][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24633 Q=fifo.fifo_mem[245][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24681 Q=fifo.fifo_mem[246][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24729 Q=fifo.fifo_mem[247][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24777 Q=fifo.fifo_mem[248][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24825 Q=fifo.fifo_mem[249][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24873 Q=fifo.fifo_mem[250][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24921 Q=fifo.fifo_mem[251][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$24969 Q=fifo.fifo_mem[252][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25017 Q=fifo.fifo_mem[253][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25065 Q=fifo.fifo_mem[254][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[0] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[1] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[2] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[3] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[4] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[5] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[6] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=receiver.o_data[7] E=$abc$27458$auto$dff2dffe.cc:158:make_patterns_logic$25113 Q=fifo.fifo_mem[255][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.names $true $auto$alumacc.cc:474:replace_alu$328.C[0]
1 1
.names $abc$27458$auto$alumacc.cc:474:replace_alu$328.BB[0] $auto$alumacc.cc:474:replace_alu$328.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$337.C[0]
1 1
.names rx_counter[0] $auto$alumacc.cc:474:replace_alu$337.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$340.C[0]
1 1
.names fifo_counter[0] $auto$alumacc.cc:474:replace_alu$340.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$343.C[0]
1 1
.names line_count[0] $auto$alumacc.cc:474:replace_alu$343.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$346.C[0]
1 1
.names fifo.wr_addr[0] $auto$alumacc.cc:474:replace_alu$346.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$349.C[0]
1 1
.names fifo.rd_addr[0] $auto$alumacc.cc:474:replace_alu$349.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$352.C[0]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$355.C[0]
1 1
.names receiver.state[0] $auto$alumacc.cc:474:replace_alu$355.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$358.C[0]
1 1
.names receiver.baud_counter[0] $auto$alumacc.cc:474:replace_alu$358.C[1]
1 1
.names $false $auto$alumacc.cc:474:replace_alu$361.C[0]
1 1
.names transmitter.state[0] $auto$alumacc.cc:474:replace_alu$361.C[1]
1 1
.names $true $auto$alumacc.cc:474:replace_alu$364.C[0]
1 1
.names transmitter.counter[0] $auto$alumacc.cc:474:replace_alu$364.C[1]
1 1
.names $abc$27458$auto$simplemap.cc:309:simplemap_lut$11361[2] $auto$wreduce.cc:455:run$310[1]
1 1
.names $abc$27458$auto$simplemap.cc:309:simplemap_lut$11380[2] $auto$wreduce.cc:455:run$311[1]
1 1
.names $abc$27458$auto$alumacc.cc:474:replace_alu$352.BB[1] $auto$wreduce.cc:455:run$313[1]
1 1
.names $abc$27458$auto$rtlil.cc:1874:Eq$1651 $techmap\fifo.$0\wr_addr[8:0][1]
1 1
.names i_clk fifo.i_clk
1 1
.names receiver.o_data[0] fifo.i_data[0]
1 1
.names receiver.o_data[1] fifo.i_data[1]
1 1
.names receiver.o_data[2] fifo.i_data[2]
1 1
.names receiver.o_data[3] fifo.i_data[3]
1 1
.names receiver.o_data[4] fifo.i_data[4]
1 1
.names receiver.o_data[5] fifo.i_data[5]
1 1
.names receiver.o_data[6] fifo.i_data[6]
1 1
.names receiver.o_data[7] fifo.i_data[7]
1 1
.names receiver.o_wr fifo.i_wr
1 1
.names fifo.i_rd fifo.w_rd
1 1
.names fifo.o_fill[0] fifo_fill[0]
1 1
.names fifo.o_fill[1] fifo_fill[1]
1 1
.names fifo.o_fill[2] fifo_fill[2]
1 1
.names fifo.o_fill[3] fifo_fill[3]
1 1
.names fifo.o_fill[4] fifo_fill[4]
1 1
.names fifo.o_fill[5] fifo_fill[5]
1 1
.names fifo.o_fill[6] fifo_fill[6]
1 1
.names fifo.o_fill[7] fifo_fill[7]
1 1
.names fifo.o_fill[8] fifo_fill[8]
1 1
.names fifo.i_rd fifo_rd
1 1
.names i_clk receiver.i_clk
1 1
.names i_uart_rx receiver.i_uart_rx
1 1
.names receiver.o_data[0] rx_data[0]
1 1
.names receiver.o_data[1] rx_data[1]
1 1
.names receiver.o_data[2] rx_data[2]
1 1
.names receiver.o_data[3] rx_data[3]
1 1
.names receiver.o_data[4] rx_data[4]
1 1
.names receiver.o_data[5] rx_data[5]
1 1
.names receiver.o_data[6] rx_data[6]
1 1
.names receiver.o_data[7] rx_data[7]
1 1
.names receiver.o_wr rx_stb
1 1
.names i_clk transmitter.i_clk
1 1
.names o_uart_tx transmitter.lcl_data[0]
1 1
.names o_uart_tx transmitter.o_uart_tx
1 1
.names transmitter.o_busy tx_busy
1 1
.end
