{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 7.0000"
  ],
  "cts__clock__skew__hold": 0.1453,
  "cts__clock__skew__hold__post_repair": 0.1441,
  "cts__clock__skew__hold__pre_repair": 0.1441,
  "cts__clock__skew__setup": 0.1453,
  "cts__clock__skew__setup__post_repair": 0.1441,
  "cts__clock__skew__setup__pre_repair": 0.1441,
  "cts__design__instance__area": 75218.3984,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 73812.0,
  "cts__design__instance__area__pre_repair": 73812.0,
  "cts__design__instance__area__stdcell": 75218.3984,
  "cts__design__instance__area__stdcell__post_repair": 73812.0,
  "cts__design__instance__area__stdcell__pre_repair": 73812.0,
  "cts__design__instance__count": 10172,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 9956,
  "cts__design__instance__count__pre_repair": 9956,
  "cts__design__instance__count__setup_buffer": 216.0,
  "cts__design__instance__count__stdcell": 10172,
  "cts__design__instance__count__stdcell__post_repair": 9956,
  "cts__design__instance__count__stdcell__pre_repair": 9956,
  "cts__design__instance__displacement__max": 8.248,
  "cts__design__instance__displacement__mean": 0.0885,
  "cts__design__instance__displacement__total": 903.197,
  "cts__design__instance__utilization": 0.3265,
  "cts__design__instance__utilization__post_repair": 0.3204,
  "cts__design__instance__utilization__pre_repair": 0.3204,
  "cts__design__instance__utilization__stdcell": 0.3265,
  "cts__design__instance__utilization__stdcell__post_repair": 0.3204,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.3204,
  "cts__design__io": 693,
  "cts__design__io__post_repair": 693,
  "cts__design__io__pre_repair": 693,
  "cts__design__violations": 0,
  "cts__route__wirelength__estimated": 260102.2685,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.1526,
  "cts__timing__drv__max_cap_limit__post_repair": 0.001,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.001,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.1446,
  "cts__timing__drv__max_slew_limit__post_repair": 0.0264,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.0264,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -189.57,
  "cts__timing__setup__tns__post_repair": -352.91,
  "cts__timing__setup__tns__pre_repair": -352.91,
  "cts__timing__setup__ws": -0.82,
  "cts__timing__setup__ws__post_repair": -2.15,
  "cts__timing__setup__ws__pre_repair": -2.15,
  "detailedplace__clock__skew__hold": 0.0,
  "detailedplace__clock__skew__setup": 0.0,
  "detailedplace__cpu__total": 11.32,
  "detailedplace__design__instance__area": 73298.3984,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 73298.3984,
  "detailedplace__design__instance__count": 9849,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 9849,
  "detailedplace__design__instance__displacement__max": 16.7,
  "detailedplace__design__instance__displacement__mean": 2.323,
  "detailedplace__design__instance__displacement__total": 22881.089,
  "detailedplace__design__instance__utilization": 0.3181,
  "detailedplace__design__instance__utilization__stdcell": 0.3181,
  "detailedplace__design__io": 693,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 344428.0,
  "detailedplace__route__wirelength__estimated": 239072.1455,
  "detailedplace__runtime__total": "0:12.03",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.001,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.0261,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -40.01,
  "detailedplace__timing__setup__ws": -1.2,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 4193,
  "detailedroute__route__drc_errors__iter:2": 742,
  "detailedroute__route__drc_errors__iter:3": 505,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 9225,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 67613,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 67613,
  "detailedroute__route__wirelength": 386539,
  "detailedroute__route__wirelength__iter:1": 388381,
  "detailedroute__route__wirelength__iter:2": 386974,
  "detailedroute__route__wirelength__iter:3": 386538,
  "detailedroute__route__wirelength__iter:4": 386539,
  "finish__clock__skew__hold": 0.1299,
  "finish__clock__skew__setup": 0.1299,
  "finish__cpu__total": 19.99,
  "finish__design__instance__area": 75218.3984,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 75218.3984,
  "finish__design__instance__count": 10172,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 10172,
  "finish__design__instance__utilization": 0.3265,
  "finish__design__instance__utilization__stdcell": 0.3265,
  "finish__design__io": 693,
  "finish__mem__peak": 541116.0,
  "finish__runtime__total": "0:24.67",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.955,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.3603,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -31.2,
  "finish__timing__setup__ws": -0.43,
  "finish__timing__wns_percent_delay": -18.528365,
  "floorplan__clock__skew__hold": 0.0,
  "floorplan__clock__skew__setup": 0.0,
  "floorplan__cpu__total": 3.82,
  "floorplan__design__instance__area": 59614.5586,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 59614.5586,
  "floorplan__design__instance__count": 7827,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 7827,
  "floorplan__design__instance__utilization": 0.2587,
  "floorplan__design__instance__utilization__stdcell": 0.2587,
  "floorplan__design__io": 693,
  "floorplan__mem__peak": 286160.0,
  "floorplan__runtime__total": "0:04.11",
  "floorplan__timing__setup__tns": -1341.91,
  "floorplan__timing__setup__ws": -2.48,
  "globalplace__clock__skew__hold": 0.0,
  "globalplace__clock__skew__setup": 0.0,
  "globalplace__design__instance__area": 60871.1992,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 60871.1992,
  "globalplace__design__instance__count": 9136,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 9136,
  "globalplace__design__instance__utilization": 0.2642,
  "globalplace__design__instance__utilization__stdcell": 0.2642,
  "globalplace__design__io": 693,
  "globalplace__timing__setup__tns": -4848.8999,
  "globalplace__timing__setup__ws": -4.61,
  "globalroute__clock__skew__hold": 0.1774,
  "globalroute__clock__skew__setup": 0.1774,
  "globalroute__design__instance__area": 75218.3984,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 75218.3984,
  "globalroute__design__instance__count": 10172,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 10172,
  "globalroute__design__instance__utilization": 0.3265,
  "globalroute__design__instance__utilization__stdcell": 0.3265,
  "globalroute__design__io": 693,
  "globalroute__timing__clock__slack": -0.885,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9537,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.1227,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -203.6,
  "globalroute__timing__setup__ws": -0.88,
  "placeopt__clock__skew__hold": 0.0,
  "placeopt__clock__skew__hold__pre_opt": 0.0,
  "placeopt__clock__skew__setup": 0.0,
  "placeopt__clock__skew__setup__pre_opt": 0.0,
  "placeopt__cpu__total": 17.24,
  "placeopt__design__instance__area": 73298.3984,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 60871.1992,
  "placeopt__design__instance__area__stdcell": 73298.3984,
  "placeopt__design__instance__area__stdcell__pre_opt": 60871.1992,
  "placeopt__design__instance__count": 9849,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 9136,
  "placeopt__design__instance__count__stdcell": 9849,
  "placeopt__design__instance__count__stdcell__pre_opt": 9136,
  "placeopt__design__instance__utilization": 0.3181,
  "placeopt__design__instance__utilization__pre_opt": 0.2642,
  "placeopt__design__instance__utilization__stdcell": 0.3181,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2642,
  "placeopt__design__io": 693,
  "placeopt__design__io__pre_opt": 693,
  "placeopt__mem__peak": 348364.0,
  "placeopt__runtime__total": "0:18.49",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.0197,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.0453,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -33.93,
  "placeopt__timing__setup__tns__pre_opt": -4848.8999,
  "placeopt__timing__setup__ws": -1.19,
  "placeopt__timing__setup__ws__pre_opt": -4.61,
  "run__flow__design": "dynamic_node",
  "run__flow__generate_date": "2022-09-07 09:28",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-4871-g6fd2fefc4",
  "run__flow__platform": "tsmc65lp",
  "run__flow__platform__capacitance_units": "1pF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "b25f2daf0825d34d8053a13141d30ac3424479e7",
  "run__flow__scripts_commit": "8aa9f2dd46129f2c0a670095c93e8c9477cb1ccc",
  "run__flow__uuid": "c53725bf-732b-44ff-8f87-0fa1d46c8a1f",
  "run__flow__variant": "base",
  "synth__cpu__total": 34.69,
  "synth__design__instance__area__stdcell": 63246.72,
  "synth__design__instance__count__stdcell": 8802.0,
  "synth__mem__peak": 228072.0,
  "synth__runtime__total": "0:36.27",
  "total_time": "0:01:35.570000"
}