set a(0-5142) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(2,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-18 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-5670 {}}} SUCCS {{130 0 0 0-5138 {}} {258 0 0 0-5139 {}} {256 0 0 0-5670 {}}} CYCLES {}}
set a(0-5143) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(3,64) QUANTITY 1 NAME g:io_read(g:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-19 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-5667 {}}} SUCCS {{130 0 0 0-5138 {}} {256 0 0 0-5667 {}}} CYCLES {}}
set a(0-5144) {AREA_SCORE {} NAME COPY_LOOP:i:asn(COPY_LOOP:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-20 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5138 {}}} SUCCS {{259 0 0 0-5138 {}}} CYCLES {}}
set a(0-5145) {AREA_SCORE {} NAME COPY_LOOP:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-21 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5146 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5146) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0) TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-22 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5145 {}}} SUCCS {{259 0 0 0-5147 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5147) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-23 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5146 {}}} SUCCS {{258 0 0 0-5154 {}} {258 0 0 0-5158 {}} {258 0 0 0-5162 {}} {258 0 0 0-5166 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5148) {AREA_SCORE {} NAME COPY_LOOP:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-24 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5149 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5149) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-25 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5148 {}}} SUCCS {{259 0 0 0-5150 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5150) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-26 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5149 {}}} SUCCS {{258 0 0 0-5154 {}} {258 0 0 0-5158 {}} {258 0 0 0-5162 {}} {258 0 0 0-5166 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5151) {AREA_SCORE {} NAME COPY_LOOP:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-27 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5152 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5152) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-28 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5151 {}}} SUCCS {{259 0 0 0-5153 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5153) {AREA_SCORE {} NAME COPY_LOOP:switch#1 TYPE SELECT PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-29 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5152 {}}} SUCCS {{146 0 0 0-5154 {}} {146 0 0 0-5155 {}} {146 0 0 0-5156 {}} {130 0 0 0-5157 {}} {146 0 0 0-5158 {}} {146 0 0 0-5159 {}} {146 0 0 0-5160 {}} {130 0 0 0-5161 {}} {146 0 0 0-5162 {}} {146 0 0 0-5163 {}} {146 0 0 0-5164 {}} {130 0 0 0-5165 {}} {146 0 0 0-5166 {}} {146 0 0 0-5167 {}} {146 0 0 0-5168 {}} {130 0 0 0-5169 {}}} CYCLES {}}
set a(0-5154) {AREA_SCORE {} NAME COPY_LOOP:conc#67 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-30 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {258 0 0 0-5150 {}} {258 0 0 0-5147 {}}} SUCCS {{258 0 0.750 0-5157 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5155) {AREA_SCORE {} NAME COPY_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-31 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5156 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5156) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-32 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5155 {}} {146 0 0 0-5153 {}}} SUCCS {{259 0 0.750 0-5157 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5157) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-33 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5157 {}} {259 0 0.750 0-5156 {}} {258 0 0.750 0-5154 {}} {130 0 0 0-5153 {}}} SUCCS {{774 0 0 0-5157 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5158) {AREA_SCORE {} NAME COPY_LOOP:conc#69 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-34 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {258 0 0 0-5150 {}} {258 0 0 0-5147 {}}} SUCCS {{258 0 0.750 0-5161 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5159) {AREA_SCORE {} NAME COPY_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-35 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5160 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5160) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-36 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5159 {}} {146 0 0 0-5153 {}}} SUCCS {{259 0 0.750 0-5161 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5161) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-37 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5161 {}} {259 0 0.750 0-5160 {}} {258 0 0.750 0-5158 {}} {130 0 0 0-5153 {}}} SUCCS {{774 0 0 0-5161 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5162) {AREA_SCORE {} NAME COPY_LOOP:conc#71 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-38 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {258 0 0 0-5150 {}} {258 0 0 0-5147 {}}} SUCCS {{258 0 0.750 0-5165 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5163) {AREA_SCORE {} NAME COPY_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-39 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5164 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5164) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-40 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5163 {}} {146 0 0 0-5153 {}}} SUCCS {{259 0 0.750 0-5165 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5165) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-41 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5165 {}} {259 0 0.750 0-5164 {}} {258 0 0.750 0-5162 {}} {130 0 0 0-5153 {}}} SUCCS {{774 0 0 0-5165 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5166) {AREA_SCORE {} NAME COPY_LOOP:conc#73 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-42 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {258 0 0 0-5150 {}} {258 0 0 0-5147 {}}} SUCCS {{258 0 0.750 0-5169 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5167) {AREA_SCORE {} NAME COPY_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-43 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5153 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5168 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5168) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-44 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5167 {}} {146 0 0 0-5153 {}}} SUCCS {{259 0 0.750 0-5169 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5169) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-45 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5169 {}} {259 0 0.750 0-5168 {}} {258 0 0.750 0-5166 {}} {130 0 0 0-5153 {}}} SUCCS {{774 0 0 0-5169 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5170) {AREA_SCORE {} NAME COPY_LOOP:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-46 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5171 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5171) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-47 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5170 {}}} SUCCS {{259 0 0 0-5172 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5172) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-48 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5171 {}}} SUCCS {{258 0 0 0-5179 {}} {258 0 0 0-5183 {}} {258 0 0 0-5187 {}} {258 0 0 0-5191 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5173) {AREA_SCORE {} NAME COPY_LOOP:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-49 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5174 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5174) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-50 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5173 {}}} SUCCS {{259 0 0 0-5175 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5175) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP:read_mem(vec:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-51 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5174 {}}} SUCCS {{258 0 0 0-5179 {}} {258 0 0 0-5183 {}} {258 0 0 0-5187 {}} {258 0 0 0-5191 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5176) {AREA_SCORE {} NAME COPY_LOOP:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-52 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5177 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5177) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-53 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5176 {}}} SUCCS {{259 0 0 0-5178 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5178) {AREA_SCORE {} NAME COPY_LOOP:switch#3 TYPE SELECT PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-54 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5177 {}}} SUCCS {{146 0 0 0-5179 {}} {146 0 0 0-5180 {}} {146 0 0 0-5181 {}} {130 0 0 0-5182 {}} {146 0 0 0-5183 {}} {146 0 0 0-5184 {}} {146 0 0 0-5185 {}} {130 0 0 0-5186 {}} {146 0 0 0-5187 {}} {146 0 0 0-5188 {}} {146 0 0 0-5189 {}} {130 0 0 0-5190 {}} {146 0 0 0-5191 {}} {146 0 0 0-5192 {}} {146 0 0 0-5193 {}} {130 0 0 0-5194 {}}} CYCLES {}}
set a(0-5179) {AREA_SCORE {} NAME COPY_LOOP:conc#84 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-55 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {258 0 0 0-5175 {}} {258 0 0 0-5172 {}}} SUCCS {{258 0 0.750 0-5182 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5180) {AREA_SCORE {} NAME COPY_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-56 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5181 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5181) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-57 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5180 {}} {146 0 0 0-5178 {}}} SUCCS {{259 0 0.750 0-5182 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5182) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-58 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5182 {}} {259 0 0.750 0-5181 {}} {258 0 0.750 0-5179 {}} {130 0 0 0-5178 {}}} SUCCS {{774 0 0 0-5182 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5183) {AREA_SCORE {} NAME COPY_LOOP:conc#86 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-59 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {258 0 0 0-5175 {}} {258 0 0 0-5172 {}}} SUCCS {{258 0 0.750 0-5186 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5184) {AREA_SCORE {} NAME COPY_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-60 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5185 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5185) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-61 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5184 {}} {146 0 0 0-5178 {}}} SUCCS {{259 0 0.750 0-5186 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5186) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-62 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5186 {}} {259 0 0.750 0-5185 {}} {258 0 0.750 0-5183 {}} {130 0 0 0-5178 {}}} SUCCS {{774 0 0 0-5186 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5187) {AREA_SCORE {} NAME COPY_LOOP:conc#88 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-63 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {258 0 0 0-5175 {}} {258 0 0 0-5172 {}}} SUCCS {{258 0 0.750 0-5190 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5188) {AREA_SCORE {} NAME COPY_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-64 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5189 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5189) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-65 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5188 {}} {146 0 0 0-5178 {}}} SUCCS {{259 0 0.750 0-5190 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5190) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-66 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5190 {}} {259 0 0.750 0-5189 {}} {258 0 0.750 0-5187 {}} {130 0 0 0-5178 {}}} SUCCS {{774 0 0 0-5190 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5191) {AREA_SCORE {} NAME COPY_LOOP:conc#90 TYPE CONCATENATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-67 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {258 0 0 0-5175 {}} {258 0 0 0-5172 {}}} SUCCS {{258 0 0.750 0-5194 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5192) {AREA_SCORE {} NAME COPY_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-68 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5178 {}} {774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5193 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5193) {AREA_SCORE {} NAME COPY_LOOP:COPY_LOOP:slc(COPY_LOOP:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-69 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5192 {}} {146 0 0 0-5178 {}}} SUCCS {{259 0 0.750 0-5194 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5194) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-70 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5194 {}} {259 0 0.750 0-5193 {}} {258 0 0.750 0-5191 {}} {130 0 0 0-5178 {}}} SUCCS {{774 0 0 0-5194 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5195) {AREA_SCORE {} NAME COPY_LOOP:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-71 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{774 0 0 0-5200 {}}} SUCCS {{259 0 0 0-5196 {}} {130 0 0 0-5199 {}} {256 0 0 0-5200 {}}} CYCLES {}}
set a(0-5196) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-72 LOC {0 1.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{259 0 0 0-5195 {}}} SUCCS {{259 0 0 0-5197 {}} {130 0 0 0-5199 {}}} CYCLES {}}
set a(0-5197) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP:acc TYPE ACCU DELAY {1.02 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-73 LOC {1 0.0 1 0.9043510877719431 1 0.9043510877719431 1 0.9999999062265568 3 0.9999999062265568} PREDS {{259 0 0 0-5196 {}}} SUCCS {{259 0 0 0-5198 {}} {130 0 0 0-5199 {}} {258 0 0 0-5200 {}}} CYCLES {}}
set a(0-5198) {AREA_SCORE {} NAME COPY_LOOP:i:slc(COPY_LOOP:i(12:3))(9) TYPE READSLICE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-74 LOC {1 0.09564891222805702 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5197 {}}} SUCCS {{259 0 0 0-5199 {}}} CYCLES {}}
set a(0-5199) {AREA_SCORE {} NAME COPY_LOOP-8:break(COPY_LOOP) TYPE TERMINATE PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-75 LOC {3 0.009377344336084021 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5198 {}} {130 0 0 0-5197 {}} {130 0 0 0-5196 {}} {130 0 0 0-5195 {}} {130 0 0 0-5194 {}} {130 0 0 0-5193 {}} {130 0 0 0-5192 {}} {130 0 0 0-5191 {}} {130 0 0 0-5190 {}} {130 0 0 0-5189 {}} {130 0 0 0-5188 {}} {130 0 0 0-5187 {}} {130 0 0 0-5186 {}} {130 0 0 0-5185 {}} {130 0 0 0-5184 {}} {130 0 0 0-5183 {}} {130 0 0 0-5182 {}} {130 0 0 0-5181 {}} {130 0 0 0-5180 {}} {130 0 0 0-5179 {}} {130 0 0 0-5177 {}} {130 0 0 0-5176 {}} {130 0 0 0-5175 {}} {130 0 0 0-5174 {}} {130 0 0 0-5173 {}} {130 0 0 0-5172 {}} {130 0 0 0-5171 {}} {130 0 0 0-5170 {}} {130 0 0 0-5169 {}} {130 0 0 0-5168 {}} {130 0 0 0-5167 {}} {130 0 0 0-5166 {}} {130 0 0 0-5165 {}} {130 0 0 0-5164 {}} {130 0 0 0-5163 {}} {130 0 0 0-5162 {}} {130 0 0 0-5161 {}} {130 0 0 0-5160 {}} {130 0 0 0-5159 {}} {130 0 0 0-5158 {}} {130 0 0 0-5157 {}} {130 0 0 0-5156 {}} {130 0 0 0-5155 {}} {130 0 0 0-5154 {}} {130 0 0 0-5152 {}} {130 0 0 0-5151 {}} {130 0 0 0-5150 {}} {130 0 0 0-5149 {}} {130 0 0 0-5148 {}} {130 0 0 0-5147 {}} {130 0 0 0-5146 {}} {130 0 0 0-5145 {}}} SUCCS {{129 0 0 0-5200 {}}} CYCLES {}}
set a(0-5200) {AREA_SCORE {} NAME COPY_LOOP:asn(COPY_LOOP:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5138 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-76 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-5200 {}} {129 0 0 0-5199 {}} {258 0 0 0-5197 {}} {256 0 0 0-5195 {}} {256 0 0 0-5192 {}} {256 0 0 0-5188 {}} {256 0 0 0-5184 {}} {256 0 0 0-5180 {}} {256 0 0 0-5176 {}} {256 0 0 0-5173 {}} {256 0 0 0-5170 {}} {256 0 0 0-5167 {}} {256 0 0 0-5163 {}} {256 0 0 0-5159 {}} {256 0 0 0-5155 {}} {256 0 0 0-5151 {}} {256 0 0 0-5148 {}} {256 0 0 0-5145 {}}} SUCCS {{774 0 0 0-5145 {}} {774 0 0 0-5148 {}} {774 0 0 0-5151 {}} {774 0 0 0-5155 {}} {774 0 0 0-5159 {}} {774 0 0 0-5163 {}} {774 0 0 0-5167 {}} {774 0 0 0-5170 {}} {774 0 0 0-5173 {}} {774 0 0 0-5176 {}} {774 0 0 0-5180 {}} {774 0 0 0-5184 {}} {774 0 0 0-5188 {}} {774 0 0 0-5192 {}} {774 0 0 0-5195 {}} {772 0 0 0-5200 {}}} CYCLES {}}
set a(0-5138) {CHI {0-5145 0-5146 0-5147 0-5148 0-5149 0-5150 0-5151 0-5152 0-5153 0-5154 0-5155 0-5156 0-5157 0-5158 0-5159 0-5160 0-5161 0-5162 0-5163 0-5164 0-5165 0-5166 0-5167 0-5168 0-5169 0-5170 0-5171 0-5172 0-5173 0-5174 0-5175 0-5176 0-5177 0-5178 0-5179 0-5180 0-5181 0-5182 0-5183 0-5184 0-5185 0-5186 0-5187 0-5188 0-5189 0-5190 0-5191 0-5192 0-5193 0-5194 0-5195 0-5196 0-5197 0-5198 0-5199 0-5200} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1536 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 1536 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1536 NAME COPY_LOOP TYPE LOOP DELAY {20488.21 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-77 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5144 {}} {130 0 0 0-5143 {}} {130 0 0 0-5142 {}}} SUCCS {{772 0 0 0-5144 {}} {131 0 0 0-5201 {}} {258 0 0 0-5139 {}} {256 0 0 0-5674 {}} {256 0 0 0-5677 {}} {256 0 0 0-5680 {}} {256 0 0 0-5683 {}}} CYCLES {}}
set a(0-5201) {AREA_SCORE {} NAME STAGE_LOOP:c:asn(STAGE_LOOP:c(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-78 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5138 {}} {772 0 0 0-5139 {}}} SUCCS {{259 0 0 0-5139 {}}} CYCLES {}}
set a(0-5202) {AREA_SCORE {} NAME STAGE_LOOP:base:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-79 LOC {0 1.0 1 0.8598087021755438 1 0.8598087021755438 1 0.8598087021755438 1 0.8598087021755438} PREDS {{774 0 0 0-5617 {}}} SUCCS {{259 0 0 0-5203 {}} {130 0 0 0-5140 {}} {256 0 0 0-5617 {}}} CYCLES {}}
set a(0-5203) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_LOOP:base:acc TYPE ACCU DELAY {0.95 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-80 LOC {1 0.0 1 0.8598087021755438 1 0.8598087021755438 1 0.9484245123780944 1 0.9484245123780944} PREDS {{259 0 0 0-5202 {}}} SUCCS {{259 0 0 0-5204 {}} {130 0 0 0-5140 {}} {258 0 0 0-5614 {}} {258 0 0 0-5617 {}}} CYCLES {}}
set a(0-5204) {AREA_SCORE 7.87 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,1,4,9) QUANTITY 1 NAME STAGE_LOOP:base:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-81 LOC {1 0.08861590397599399 1 0.9484246061515378 1 0.9484246061515378 1 0.9999999062265565 1 0.9999999062265565} PREDS {{259 0 0 0-5203 {}}} SUCCS {{258 0 0 0-5140 {}}} CYCLES {}}
set a(0-5205) {AREA_SCORE {} NAME COMP_LOOP:r:asn(COMP_LOOP:r(10:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-82 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-5140 {}}} SUCCS {{259 0 0 0-5140 {}}} CYCLES {}}
set a(0-5206) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(tmp#31.sva#7) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-83 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5207) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-84 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5469 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5208) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-85 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5448 {}} {258 0 0 0-5488 {}}} CYCLES {}}
set a(0-5209) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-86 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5447 {}} {258 0 0 0-5487 {}}} CYCLES {}}
set a(0-5210) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-87 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5420 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5211) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-88 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5378 {}} {258 0 0 0-5420 {}} {258 0 0 0-5469 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5212) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-89 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5370 {}} {258 0 0 0-5397 {}}} CYCLES {}}
set a(0-5213) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-90 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5369 {}} {258 0 0 0-5396 {}}} CYCLES {}}
set a(0-5214) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-91 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5342 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5215) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-92 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5302 {}} {258 0 0 0-5342 {}} {258 0 0 0-5469 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5216) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-93 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5294 {}} {258 0 0 0-5321 {}}} CYCLES {}}
set a(0-5217) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-94 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5293 {}} {258 0 0 0-5320 {}}} CYCLES {}}
set a(0-5218) {AREA_SCORE {} NAME COMP_LOOP:f2:asn(COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1.ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-95 LOC {0 1.0 2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5266 {}} {258 0 0 0-5342 {}} {258 0 0 0-5420 {}} {258 0 0 0-5533 {}}} CYCLES {}}
set a(0-5219) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-96 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5231 {}} {258 0 0 0-5258 {}}} CYCLES {}}
set a(0-5220) {AREA_SCORE {} NAME COMP_LOOP:f1:asn(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@).ncse.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-97 LOC {0 1.0 3 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {} SUCCS {{258 0 0 0-5230 {}} {258 0 0 0-5257 {}}} CYCLES {}}
set a(0-5221) {AREA_SCORE {} NAME COMP_LOOP:f1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-98 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5222 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5222) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#9 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-99 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5221 {}}} SUCCS {{259 0 0 0-5223 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5223) {AREA_SCORE {} NAME COMP_LOOP:f1:switch TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-100 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5222 {}}} SUCCS {{146 0 0 0-5224 {}} {146 0 0 0-5225 {}} {146 0 0 0-5226 {}} {146 0 0 0-5227 {}} {146 0 0 0-5228 {}} {146 0 0 0-5229 {}}} CYCLES {}}
set a(0-5224) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-101 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5223 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5225 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5225) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#8 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-102 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5224 {}} {146 0 0 0-5223 {}}} SUCCS {{259 0 0.750 0-5226 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5226) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-103 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5225 {}} {146 0 0 0-5223 {}}} SUCCS {{259 0 0 0-5230 {}} {258 0 0 0-5257 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5227) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-104 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5223 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5228 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5228) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#12 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-105 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5227 {}} {146 0 0 0-5223 {}}} SUCCS {{259 0 0.750 0-5229 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5229) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-106 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5228 {}} {146 0 0 0-5223 {}}} SUCCS {{258 0 0 0-5231 {}} {258 0 0 0-5258 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5230) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-107 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-5226 {}} {258 0 0 0-5220 {}}} SUCCS {{258 0 0 0-5234 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5231) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@))(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-108 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5229 {}} {258 0 0 0-5219 {}}} SUCCS {{258 0 0 0-5234 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5232) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-109 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5233 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5233) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#10 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-110 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5232 {}}} SUCCS {{259 0 0 0-5234 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5234) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-111 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5233 {}} {258 0 0 0-5231 {}} {258 0 0 0-5230 {}}} SUCCS {{258 0 0 0-5246 {}} {258 0 0 0-5250 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5235) {AREA_SCORE {} NAME COMP_LOOP:f2:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-112 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {{774 0 0 0-5556 {}}} SUCCS {{258 0 0 0-5238 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5236) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(8-3) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-113 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {} SUCCS {{259 0 0 0-5237 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5237) {AREA_SCORE {} NAME COMP_LOOP-1:STAGE_LOOP:base:conc TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-114 LOC {0 1.0 1 0.9015378844711177 1 0.9015378844711177 407 0.9015378844711177} PREDS {{259 0 0 0-5236 {}}} SUCCS {{259 0 0 0-5238 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5238) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_and(8,2) QUANTITY 1 NAME COMP_LOOP-1:f2:and TYPE AND DELAY {0.55 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-115 LOC {1 0.0 1 0.9015378844711177 1 0.9015378844711177 1 0.9531131845461365 407 0.9531131845461365} PREDS {{259 0 0 0-5237 {}} {258 0 0 0-5235 {}}} SUCCS {{259 0 0 0-5239 {}} {258 0 0 0-5264 {}} {258 0 0 0-5300 {}} {258 0 0 0-5327 {}} {258 0 0 0-5376 {}} {258 0 0 0-5405 {}} {258 0 0 0-5454 {}} {258 0 0 0-5494 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5239) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-116 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5244 {}} {258 0 0 0-5266 {}} {258 0 0 0-5302 {}} {258 0 0 0-5342 {}} {258 0 0 0-5378 {}} {258 0 0 0-5420 {}} {258 0 0 0-5469 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5240) {AREA_SCORE {} NAME COMP_LOOP:r:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-117 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5241 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5241) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-118 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5240 {}}} SUCCS {{259 0 0.750 0-5242 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5242) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-119 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5241 {}}} SUCCS {{259 0 0 0-5243 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5243) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(0).@))(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-120 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5242 {}}} SUCCS {{259 0 0 0-5244 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5244) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-1:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-121 LOC {3 0.0 10 0.08982258064516128 10 0.08982258064516128 10 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5243 {}} {258 0 0 0-5239 {}}} SUCCS {{259 0 0 0-5245 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5245) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-122 LOC {3 1.0 32 1.0 32 1.0 61 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5244 {}}} SUCCS {{259 0 0 0-5246 {}} {258 0 0 0-5251 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5246) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-1:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-123 LOC {32 0.1295956114028507 61 0.8269879969992497 61 0.8269879969992497 61 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5245 {}} {258 0 0 0-5234 {}}} SUCCS {{259 0 0 0-5247 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5247) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-1:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-124 LOC {32 1.0 264 1.0 264 1.0 293 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5246 {}}} SUCCS {{258 0 0.750 0-5249 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5248) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-125 LOC {0 1.0 293 0.8827831957989497 293 0.8827831957989497 293 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5249 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5249) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-126 LOC {61 1.0 293 0.9624906226556639 293 1.0 294 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5249 {}} {259 0 0.750 0-5248 {}} {258 0 0.750 0-5247 {}} {774 0 0 0-5256 {}}} SUCCS {{774 0 0 0-5249 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5250) {AREA_SCORE {} NAME COMP_LOOP:conc#88 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-127 LOC {2 0.23255813953488372 61 0.8255813953488372 61 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5234 {}}} SUCCS {{258 0 0 0-5252 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5251) {AREA_SCORE {} NAME COMP_LOOP-1:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-128 LOC {32 0.1295956114028507 61 0.8255813953488372 61 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5245 {}}} SUCCS {{259 0 0 0-5252 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5252) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#5 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-129 LOC {32 0.1295956114028507 61 0.8255813953488372 61 0.8255813953488372 61 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5251 {}} {258 0 0 0-5250 {}}} SUCCS {{259 0 0 0-5253 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5253) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-1:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-130 LOC {32 1.0 158 1.0 158 1.0 176 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5252 {}}} SUCCS {{258 0 0.750 0-5256 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5254) {AREA_SCORE {} NAME COMP_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-131 LOC {0 1.0 176 0.8827831957989497 176 0.8827831957989497 176 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5255 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5255) {AREA_SCORE {} NAME COMP_LOOP:conc TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-132 LOC {0 1.0 176 0.8827831957989497 176 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5254 {}}} SUCCS {{259 0 0.750 0-5256 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5256) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-133 LOC {50 1.0 176 0.9624906226556639 176 1.0 177 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5256 {}} {259 0 0.750 0-5255 {}} {258 0 0.750 0-5253 {}}} SUCCS {{774 0 0 0-5249 {}} {774 0 0 0-5256 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5257) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(0).@)#1)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-134 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5226 {}} {258 0 0 0-5220 {}}} SUCCS {{258 0 0 0-5261 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5258) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(4).@)#1)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-135 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5229 {}} {258 0 0 0-5219 {}}} SUCCS {{258 0 0 0-5261 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5259) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-136 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5260 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5260) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#1 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-137 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5259 {}}} SUCCS {{259 0 0 0-5261 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5261) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#3 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-138 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5260 {}} {258 0 0 0-5258 {}} {258 0 0 0-5257 {}}} SUCCS {{258 0 0 0-5273 {}} {258 0 0 0-5277 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5262) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-139 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5263 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5263) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#9 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-140 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5262 {}}} SUCCS {{146 0 0 0-5264 {}}} CYCLES {}}
set a(0-5264) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-141 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5263 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5266 {}} {258 0 0 0-5342 {}} {258 0 0 0-5420 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5265) {AREA_SCORE {} NAME COMP_LOOP-2:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-142 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-5266 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5266) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-143 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-5265 {}} {258 0 0 0-5264 {}} {258 0 0 0-5239 {}} {258 0 0 0-5218 {}}} SUCCS {{258 0 0 0-5271 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5267) {AREA_SCORE {} NAME COMP_LOOP:r:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-144 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5268 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5268) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#1 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-145 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5267 {}}} SUCCS {{259 0 0.750 0-5269 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5269) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-146 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5268 {}}} SUCCS {{259 0 0 0-5270 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5270) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(1).@)#1)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-147 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5269 {}}} SUCCS {{259 0 0 0-5271 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5271) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-2:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-148 LOC {3 0.0 9 0.08982258064516128 9 0.08982258064516128 9 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5270 {}} {258 0 0 0-5266 {}}} SUCCS {{259 0 0 0-5272 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5272) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-149 LOC {3 1.0 61 1.0 61 1.0 90 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5271 {}}} SUCCS {{259 0 0 0-5273 {}} {258 0 0 0-5278 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5273) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-2:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-150 LOC {32 0.1295956114028507 90 0.8269879969992497 90 0.8269879969992497 90 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5272 {}} {258 0 0 0-5261 {}}} SUCCS {{259 0 0 0-5274 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5274) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-2:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-151 LOC {32 1.0 293 1.0 293 1.0 322 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5273 {}}} SUCCS {{258 0 0.750 0-5276 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5275) {AREA_SCORE {} NAME COMP_LOOP:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-152 LOC {0 1.0 322 0.8827831957989497 322 0.8827831957989497 322 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5276 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5276) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-153 LOC {61 1.0 322 0.9624906226556639 322 1.0 323 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5276 {}} {259 0 0.750 0-5275 {}} {258 0 0.750 0-5274 {}} {774 0 0 0-5283 {}}} SUCCS {{774 0 0 0-5276 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5277) {AREA_SCORE {} NAME COMP_LOOP:conc#89 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-154 LOC {2 0.23255813953488372 90 0.8255813953488372 90 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5261 {}}} SUCCS {{258 0 0 0-5279 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5278) {AREA_SCORE {} NAME COMP_LOOP-2:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-155 LOC {32 0.1295956114028507 90 0.8255813953488372 90 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5272 {}}} SUCCS {{259 0 0 0-5279 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5279) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#6 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-156 LOC {32 0.1295956114028507 90 0.8255813953488372 90 0.8255813953488372 90 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5278 {}} {258 0 0 0-5277 {}}} SUCCS {{259 0 0 0-5280 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5280) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-2:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-157 LOC {32 1.0 140 1.0 140 1.0 158 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5279 {}}} SUCCS {{258 0 0.750 0-5283 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5281) {AREA_SCORE {} NAME COMP_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-158 LOC {0 1.0 158 0.8827831957989497 158 0.8827831957989497 158 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5282 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5282) {AREA_SCORE {} NAME COMP_LOOP:conc#81 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-159 LOC {0 1.0 158 0.8827831957989497 158 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5281 {}}} SUCCS {{259 0 0.750 0-5283 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5283) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-160 LOC {50 1.0 158 0.9624906226556639 158 1.0 159 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5283 {}} {259 0 0.750 0-5282 {}} {258 0 0.750 0-5280 {}}} SUCCS {{774 0 0 0-5276 {}} {774 0 0 0-5283 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5284) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-161 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5285 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5285) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#15 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-162 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5284 {}}} SUCCS {{259 0 0 0-5286 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5286) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#2 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-163 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5285 {}}} SUCCS {{146 0 0 0-5287 {}} {146 0 0 0-5288 {}} {146 0 0 0-5289 {}} {146 0 0 0-5290 {}} {146 0 0 0-5291 {}} {146 0 0 0-5292 {}}} CYCLES {}}
set a(0-5287) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-164 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5286 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5288 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5288) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#23 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-165 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5287 {}} {146 0 0 0-5286 {}}} SUCCS {{259 0 0.750 0-5289 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5289) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-166 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5288 {}} {146 0 0 0-5286 {}}} SUCCS {{259 0 0 0-5293 {}} {258 0 0 0-5320 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5290) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-167 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5286 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5291 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5291) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#27 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-168 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5290 {}} {146 0 0 0-5286 {}}} SUCCS {{259 0 0.750 0-5292 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5292) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-169 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5291 {}} {146 0 0 0-5286 {}}} SUCCS {{258 0 0 0-5294 {}} {258 0 0 0-5321 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5293) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#2)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-170 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-5289 {}} {258 0 0 0-5217 {}}} SUCCS {{258 0 0 0-5297 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5294) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#2)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-171 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5292 {}} {258 0 0 0-5216 {}}} SUCCS {{258 0 0 0-5297 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5295) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-172 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5296 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5296) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#16 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-173 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5295 {}}} SUCCS {{259 0 0 0-5297 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5297) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-174 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5296 {}} {258 0 0 0-5294 {}} {258 0 0 0-5293 {}}} SUCCS {{258 0 0 0-5309 {}} {258 0 0 0-5313 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5298) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#2 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-175 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5299 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5299) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#10 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-176 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5298 {}}} SUCCS {{146 0 0 0-5300 {}}} CYCLES {}}
set a(0-5300) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-177 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5299 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5302 {}} {258 0 0 0-5342 {}} {258 0 0 0-5469 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5301) {AREA_SCORE {} NAME COMP_LOOP-3:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-178 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-5302 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5302) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#2 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-179 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-5301 {}} {258 0 0 0-5300 {}} {258 0 0 0-5239 {}} {258 0 0 0-5215 {}}} SUCCS {{258 0 0 0-5307 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5303) {AREA_SCORE {} NAME COMP_LOOP:r:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-180 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5304 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5304) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#2 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-181 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5303 {}}} SUCCS {{259 0 0.750 0-5305 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5305) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-182 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5304 {}}} SUCCS {{259 0 0 0-5306 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5306) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(2).@)#2)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-183 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5305 {}}} SUCCS {{259 0 0 0-5307 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5307) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-3:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-184 LOC {3 0.0 8 0.08982258064516128 8 0.08982258064516128 8 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5306 {}} {258 0 0 0-5302 {}}} SUCCS {{259 0 0 0-5308 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5308) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-185 LOC {3 1.0 90 1.0 90 1.0 119 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5307 {}}} SUCCS {{259 0 0 0-5309 {}} {258 0 0 0-5314 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5309) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-3:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-186 LOC {32 0.1295956114028507 119 0.8269879969992497 119 0.8269879969992497 119 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5308 {}} {258 0 0 0-5297 {}}} SUCCS {{259 0 0 0-5310 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5310) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-3:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-187 LOC {32 1.0 322 1.0 322 1.0 351 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5309 {}}} SUCCS {{258 0 0.750 0-5312 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5311) {AREA_SCORE {} NAME COMP_LOOP:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-188 LOC {0 1.0 351 0.8827831957989497 351 0.8827831957989497 351 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5312 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5312) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-189 LOC {61 1.0 351 0.9624906226556639 351 1.0 352 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5312 {}} {259 0 0.750 0-5311 {}} {258 0 0.750 0-5310 {}} {774 0 0 0-5319 {}}} SUCCS {{774 0 0 0-5312 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5313) {AREA_SCORE {} NAME COMP_LOOP:conc#90 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-190 LOC {2 0.23255813953488372 119 0.8255813953488372 119 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5297 {}}} SUCCS {{258 0 0 0-5315 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5314) {AREA_SCORE {} NAME COMP_LOOP-3:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-191 LOC {32 0.1295956114028507 119 0.8255813953488372 119 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5308 {}}} SUCCS {{259 0 0 0-5315 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5315) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-192 LOC {32 0.1295956114028507 119 0.8255813953488372 119 0.8255813953488372 119 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5314 {}} {258 0 0 0-5313 {}}} SUCCS {{259 0 0 0-5316 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5316) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-3:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-193 LOC {32 1.0 122 1.0 122 1.0 140 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5315 {}}} SUCCS {{258 0 0.750 0-5319 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5317) {AREA_SCORE {} NAME COMP_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-194 LOC {0 1.0 140 0.8827831957989497 140 0.8827831957989497 140 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5318 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5318) {AREA_SCORE {} NAME COMP_LOOP:conc#82 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-195 LOC {0 1.0 140 0.8827831957989497 140 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5317 {}}} SUCCS {{259 0 0.750 0-5319 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5319) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-196 LOC {50 1.0 140 0.9624906226556639 140 1.0 141 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5319 {}} {259 0 0.750 0-5318 {}} {258 0 0.750 0-5316 {}}} SUCCS {{774 0 0 0-5312 {}} {774 0 0 0-5319 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5320) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(1).@)#3)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-197 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5289 {}} {258 0 0 0-5217 {}}} SUCCS {{258 0 0 0-5324 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5321) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(5).@)#3)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-198 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5292 {}} {258 0 0 0-5216 {}}} SUCCS {{258 0 0 0-5324 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5322) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-199 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5323 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5323) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-200 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5322 {}}} SUCCS {{259 0 0 0-5324 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5324) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#7 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-201 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5323 {}} {258 0 0 0-5321 {}} {258 0 0 0-5320 {}}} SUCCS {{258 0 0 0-5349 {}} {258 0 0 0-5353 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5325) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-202 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5326 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5326) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#11 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-203 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5325 {}}} SUCCS {{146 0 0 0-5327 {}}} CYCLES {}}
set a(0-5327) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-204 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5326 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5342 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5328) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#1 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-205 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5330 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5329) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#2 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-206 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5330 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5330) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-207 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5329 {}} {258 0 0 0-5328 {}}} SUCCS {{258 0 0 0-5342 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5331) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-208 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5334 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5332) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#4 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-209 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5333 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5333) {AREA_SCORE {} NAME COMP_LOOP:f2:not#7 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-210 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5332 {}}} SUCCS {{259 0 0 0-5334 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5334) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-211 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5333 {}} {258 0 0 0-5331 {}}} SUCCS {{258 0 0 0-5342 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5335) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#5 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-212 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5338 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5336) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#6 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-213 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5337 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5337) {AREA_SCORE {} NAME COMP_LOOP:f2:not#8 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-214 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5336 {}}} SUCCS {{259 0 0 0-5338 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5338) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#1 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-215 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5337 {}} {258 0 0 0-5335 {}}} SUCCS {{258 0 0 0-5342 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5339) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#7 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-216 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5341 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5340) {AREA_SCORE {} NAME COMP_LOOP-4:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(1-0)#8 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-217 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5341 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5341) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#2 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-218 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5340 {}} {258 0 0 0-5339 {}}} SUCCS {{259 0 0 0-5342 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5342) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h TYPE MUX1HOT DELAY {1.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-219 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-5341 {}} {258 0 0 0-5338 {}} {258 0 0 0-5334 {}} {258 0 0 0-5330 {}} {258 0 0 0-5327 {}} {258 0 0 0-5300 {}} {258 0 0 0-5264 {}} {258 0 0 0-5239 {}} {258 0 0 0-5218 {}} {258 0 0 0-5215 {}} {258 0 0 0-5214 {}}} SUCCS {{258 0 0 0-5347 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5343) {AREA_SCORE {} NAME COMP_LOOP:r:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-220 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5344 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5344) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-221 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5343 {}}} SUCCS {{259 0 0.750 0-5345 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5345) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-222 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5344 {}}} SUCCS {{259 0 0 0-5346 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5346) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(3).@)#3)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-223 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5345 {}}} SUCCS {{259 0 0 0-5347 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5347) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-4:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-224 LOC {3 0.0 7 0.08982258064516128 7 0.08982258064516128 7 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5346 {}} {258 0 0 0-5342 {}}} SUCCS {{259 0 0 0-5348 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5348) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-225 LOC {3 1.0 119 1.0 119 1.0 148 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5347 {}}} SUCCS {{259 0 0 0-5349 {}} {258 0 0 0-5354 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5349) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-4:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-226 LOC {32 0.1295956114028507 148 0.8269879969992497 148 0.8269879969992497 148 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5348 {}} {258 0 0 0-5324 {}}} SUCCS {{259 0 0 0-5350 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5350) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-4:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-227 LOC {32 1.0 351 1.0 351 1.0 380 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5349 {}}} SUCCS {{258 0 0.750 0-5352 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5351) {AREA_SCORE {} NAME COMP_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-228 LOC {0 1.0 380 0.8827831957989497 380 0.8827831957989497 380 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5352 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5352) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-229 LOC {61 1.0 380 0.9624906226556639 380 1.0 381 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5352 {}} {259 0 0.750 0-5351 {}} {258 0 0.750 0-5350 {}} {774 0 0 0-5359 {}}} SUCCS {{774 0 0 0-5352 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5353) {AREA_SCORE {} NAME COMP_LOOP:conc#91 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-230 LOC {2 0.23255813953488372 148 0.8255813953488372 148 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5324 {}}} SUCCS {{258 0 0 0-5355 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5354) {AREA_SCORE {} NAME COMP_LOOP-4:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-231 LOC {32 0.1295956114028507 148 0.8255813953488372 148 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5348 {}}} SUCCS {{259 0 0 0-5355 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5355) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-232 LOC {32 0.1295956114028507 148 0.8255813953488372 148 0.8255813953488372 148 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5354 {}} {258 0 0 0-5353 {}}} SUCCS {{259 0 0 0-5356 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5356) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-4:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-233 LOC {32 1.0 176 1.0 176 1.0 194 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5355 {}}} SUCCS {{258 0 0.750 0-5359 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5357) {AREA_SCORE {} NAME COMP_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-234 LOC {0 1.0 194 0.8827831957989497 194 0.8827831957989497 194 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5358 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5358) {AREA_SCORE {} NAME COMP_LOOP:conc#83 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-235 LOC {0 1.0 194 0.8827831957989497 194 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5357 {}}} SUCCS {{259 0 0.750 0-5359 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5359) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-236 LOC {50 1.0 194 0.9624906226556639 194 1.0 195 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5359 {}} {259 0 0.750 0-5358 {}} {258 0 0.750 0-5356 {}}} SUCCS {{774 0 0 0-5352 {}} {774 0 0 0-5359 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5360) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-237 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5361 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5361) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#21 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-238 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5360 {}}} SUCCS {{259 0 0 0-5362 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5362) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#4 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-239 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5361 {}}} SUCCS {{146 0 0 0-5363 {}} {146 0 0 0-5364 {}} {146 0 0 0-5365 {}} {146 0 0 0-5366 {}} {146 0 0 0-5367 {}} {146 0 0 0-5368 {}}} CYCLES {}}
set a(0-5363) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-240 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5362 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5364 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5364) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#38 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-241 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5363 {}} {146 0 0 0-5362 {}}} SUCCS {{259 0 0.750 0-5365 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5365) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-242 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5364 {}} {146 0 0 0-5362 {}}} SUCCS {{259 0 0 0-5369 {}} {258 0 0 0-5396 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5366) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-243 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5362 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5367 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5367) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#42 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-244 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5366 {}} {146 0 0 0-5362 {}}} SUCCS {{259 0 0.750 0-5368 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5368) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-245 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5367 {}} {146 0 0 0-5362 {}}} SUCCS {{258 0 0 0-5370 {}} {258 0 0 0-5397 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5369) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#4)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-246 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-5365 {}} {258 0 0 0-5213 {}}} SUCCS {{258 0 0 0-5373 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5370) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#4)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-247 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5368 {}} {258 0 0 0-5212 {}}} SUCCS {{258 0 0 0-5373 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5371) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-248 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5372 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5372) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#22 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-249 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5371 {}}} SUCCS {{259 0 0 0-5373 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5373) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#8 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-250 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5372 {}} {258 0 0 0-5370 {}} {258 0 0 0-5369 {}}} SUCCS {{258 0 0 0-5385 {}} {258 0 0 0-5389 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5374) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#11 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-251 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5375 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5375) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#12 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-252 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5374 {}}} SUCCS {{146 0 0 0-5376 {}}} CYCLES {}}
set a(0-5376) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-253 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5375 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5378 {}} {258 0 0 0-5420 {}} {258 0 0 0-5469 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5377) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#12 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-254 LOC {0 1.0 2 0.9924981245311327 2 0.9924981245311327 409 0.08232070517629407} PREDS {} SUCCS {{259 0 0 0-5378 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5378) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f2:mux#4 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-255 LOC {2 0.2250562640660165 2 0.9924981245311327 2 0.9924981245311327 2 0.9999999062265565 409 0.08982248687171793} PREDS {{259 0 0 0-5377 {}} {258 0 0 0-5376 {}} {258 0 0 0-5239 {}} {258 0 0 0-5211 {}}} SUCCS {{258 0 0 0-5383 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5379) {AREA_SCORE {} NAME COMP_LOOP:r:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-256 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5380 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5380) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#4 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-257 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5379 {}}} SUCCS {{259 0 0.750 0-5381 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5381) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-258 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5380 {}}} SUCCS {{259 0 0 0-5382 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5382) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(4).@)#4)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-259 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5381 {}}} SUCCS {{259 0 0 0-5383 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5383) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-5:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-260 LOC {3 0.0 6 0.08982258064516128 6 0.08982258064516128 6 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5382 {}} {258 0 0 0-5378 {}}} SUCCS {{259 0 0 0-5384 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5384) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-261 LOC {3 1.0 148 1.0 148 1.0 177 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5383 {}}} SUCCS {{259 0 0 0-5385 {}} {258 0 0 0-5390 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5385) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-5:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-262 LOC {32 0.1295956114028507 177 0.8269879969992497 177 0.8269879969992497 177 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5384 {}} {258 0 0 0-5373 {}}} SUCCS {{259 0 0 0-5386 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5386) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-5:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-263 LOC {32 1.0 380 1.0 380 1.0 409 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5385 {}}} SUCCS {{258 0 0.750 0-5388 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5387) {AREA_SCORE {} NAME COMP_LOOP:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-264 LOC {0 1.0 409 0.8827831957989497 409 0.8827831957989497 409 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5388 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5388) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@)#8 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-265 LOC {61 1.0 409 0.9624906226556639 409 1.0 410 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5388 {}} {259 0 0.750 0-5387 {}} {258 0 0.750 0-5386 {}} {774 0 0 0-5395 {}}} SUCCS {{774 0 0 0-5388 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5389) {AREA_SCORE {} NAME COMP_LOOP:conc#92 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-266 LOC {2 0.23255813953488372 177 0.8255813953488372 177 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5373 {}}} SUCCS {{258 0 0 0-5391 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5390) {AREA_SCORE {} NAME COMP_LOOP-5:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-267 LOC {32 0.1295956114028507 177 0.8255813953488372 177 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5384 {}}} SUCCS {{259 0 0 0-5391 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5391) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#9 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-268 LOC {32 0.1295956114028507 177 0.8255813953488372 177 0.8255813953488372 177 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5390 {}} {258 0 0 0-5389 {}}} SUCCS {{259 0 0 0-5392 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5392) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-5:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-269 LOC {32 1.0 194 1.0 194 1.0 212 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5391 {}}} SUCCS {{258 0 0.750 0-5395 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5393) {AREA_SCORE {} NAME COMP_LOOP:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-270 LOC {0 1.0 212 0.8827831957989497 212 0.8827831957989497 212 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5394 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5394) {AREA_SCORE {} NAME COMP_LOOP:conc#84 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-271 LOC {0 1.0 212 0.8827831957989497 212 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5393 {}}} SUCCS {{259 0 0.750 0-5395 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5395) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(4).@)#9 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-272 LOC {50 1.0 212 0.9624906226556639 212 1.0 213 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5395 {}} {259 0 0.750 0-5394 {}} {258 0 0.750 0-5392 {}}} SUCCS {{774 0 0 0-5388 {}} {774 0 0 0-5395 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5396) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(2).@)#5)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-273 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5365 {}} {258 0 0 0-5213 {}}} SUCCS {{258 0 0 0-5400 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5397) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(6).@)#5)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-274 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5368 {}} {258 0 0 0-5212 {}}} SUCCS {{258 0 0 0-5400 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5398) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-275 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5399 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5399) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#5 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-276 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5398 {}}} SUCCS {{259 0 0 0-5400 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5400) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#11 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-277 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5399 {}} {258 0 0 0-5397 {}} {258 0 0 0-5396 {}}} SUCCS {{258 0 0 0-5427 {}} {258 0 0 0-5431 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5401) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#4 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-278 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{258 0 0 0-5403 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5402) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-279 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5403 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5403) {AREA_SCORE {} NAME COMP_LOOP:f2:conc TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-280 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5402 {}} {258 0 0 0-5401 {}}} SUCCS {{259 0 0 0-5404 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5404) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#13 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-281 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5403 {}}} SUCCS {{146 0 0 0-5405 {}}} CYCLES {}}
set a(0-5405) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-282 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5404 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5420 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5406) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#13 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-283 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5408 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5407) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#2 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-284 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5408 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5408) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-285 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5407 {}} {258 0 0 0-5406 {}}} SUCCS {{258 0 0 0-5420 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5409) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#3 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-286 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5412 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5410) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#16 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-287 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5411 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5411) {AREA_SCORE {} NAME COMP_LOOP:f2:not#9 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-288 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5410 {}}} SUCCS {{259 0 0 0-5412 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5412) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#3 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-289 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5411 {}} {258 0 0 0-5409 {}}} SUCCS {{258 0 0 0-5420 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5413) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#17 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-290 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5416 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5414) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#6 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-291 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5415 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5415) {AREA_SCORE {} NAME COMP_LOOP:f2:not#10 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-292 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5414 {}}} SUCCS {{259 0 0 0-5416 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5416) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#4 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-293 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5415 {}} {258 0 0 0-5413 {}}} SUCCS {{258 0 0 0-5420 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5417) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#19 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-294 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5419 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5418) {AREA_SCORE {} NAME COMP_LOOP-6:f2:COMP_LOOP:f2:slc(STAGE_LOOP:base(8:0))(0)#8 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-295 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5419 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5419) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#5 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-296 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5418 {}} {258 0 0 0-5417 {}}} SUCCS {{259 0 0 0-5420 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5420) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#2 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-297 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-5419 {}} {258 0 0 0-5416 {}} {258 0 0 0-5412 {}} {258 0 0 0-5408 {}} {258 0 0 0-5405 {}} {258 0 0 0-5376 {}} {258 0 0 0-5264 {}} {258 0 0 0-5239 {}} {258 0 0 0-5218 {}} {258 0 0 0-5211 {}} {258 0 0 0-5210 {}}} SUCCS {{258 0 0 0-5425 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5421) {AREA_SCORE {} NAME COMP_LOOP:r:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-298 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5422 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5422) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#5 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-299 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5421 {}}} SUCCS {{259 0 0.750 0-5423 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5423) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-300 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5422 {}}} SUCCS {{259 0 0 0-5424 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5424) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(5).@)#5)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-301 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5423 {}}} SUCCS {{259 0 0 0-5425 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5425) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-6:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-302 LOC {3 0.0 5 0.08982258064516128 5 0.08982258064516128 5 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5424 {}} {258 0 0 0-5420 {}}} SUCCS {{259 0 0 0-5426 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5426) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-303 LOC {3 1.0 177 1.0 177 1.0 206 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5425 {}}} SUCCS {{259 0 0 0-5427 {}} {258 0 0 0-5432 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5427) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-6:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-304 LOC {32 0.1295956114028507 206 0.8269879969992497 206 0.8269879969992497 206 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5426 {}} {258 0 0 0-5400 {}}} SUCCS {{259 0 0 0-5428 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5428) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-6:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-305 LOC {32 1.0 409 1.0 409 1.0 438 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5427 {}}} SUCCS {{258 0 0.750 0-5430 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5429) {AREA_SCORE {} NAME COMP_LOOP:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-306 LOC {0 1.0 438 0.8827831957989497 438 0.8827831957989497 438 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5430 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5430) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#10 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-307 LOC {61 1.0 438 0.9624906226556639 438 1.0 439 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5430 {}} {259 0 0.750 0-5429 {}} {258 0 0.750 0-5428 {}} {774 0 0 0-5437 {}}} SUCCS {{774 0 0 0-5430 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5431) {AREA_SCORE {} NAME COMP_LOOP:conc#93 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-308 LOC {2 0.23255813953488372 206 0.8255813953488372 206 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5400 {}}} SUCCS {{258 0 0 0-5433 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5432) {AREA_SCORE {} NAME COMP_LOOP-6:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-309 LOC {32 0.1295956114028507 206 0.8255813953488372 206 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5426 {}}} SUCCS {{259 0 0 0-5433 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5433) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#10 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-310 LOC {32 0.1295956114028507 206 0.8255813953488372 206 0.8255813953488372 206 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5432 {}} {258 0 0 0-5431 {}}} SUCCS {{259 0 0 0-5434 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5434) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-6:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-311 LOC {32 1.0 212 1.0 212 1.0 230 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5433 {}}} SUCCS {{258 0 0.750 0-5437 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5435) {AREA_SCORE {} NAME COMP_LOOP:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-312 LOC {0 1.0 230 0.8827831957989497 230 0.8827831957989497 230 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5436 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5436) {AREA_SCORE {} NAME COMP_LOOP:conc#85 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-313 LOC {0 1.0 230 0.8827831957989497 230 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5435 {}}} SUCCS {{259 0 0.750 0-5437 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5437) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(5).@)#11 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-314 LOC {50 1.0 230 0.9624906226556639 230 1.0 231 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5437 {}} {259 0 0.750 0-5436 {}} {258 0 0.750 0-5434 {}}} SUCCS {{774 0 0 0-5430 {}} {774 0 0 0-5437 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5438) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-315 LOC {0 1.0 0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5439 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5439) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#27 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-316 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5438 {}}} SUCCS {{259 0 0 0-5440 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5440) {AREA_SCORE {} NAME COMP_LOOP:f1:switch#6 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-317 LOC {0 1.0 0 1.0 0 1.0 437 0.8827831957989497} PREDS {{259 0 0 0-5439 {}}} SUCCS {{146 0 0 0-5441 {}} {146 0 0 0-5442 {}} {146 0 0 0-5443 {}} {146 0 0 0-5444 {}} {146 0 0 0-5445 {}} {146 0 0 0-5446 {}}} CYCLES {}}
set a(0-5441) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-318 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5440 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5442 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5442) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#53 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-319 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5441 {}} {146 0 0 0-5440 {}}} SUCCS {{259 0 0.750 0-5443 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5443) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-320 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5442 {}} {146 0 0 0-5440 {}}} SUCCS {{259 0 0 0-5447 {}} {258 0 0 0-5487 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5444) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-321 LOC {0 1.0 2 0.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{146 0 0 0-5440 {}} {774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5445 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5445) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(7-1)#6 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-322 LOC {0 1.0 2 0.0 2 0.0 437 0.8827831957989497} PREDS {{259 0 0 0-5444 {}} {146 0 0 0-5440 {}}} SUCCS {{259 0 0.750 0-5446 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5446) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-323 LOC {1 1.0 2 0.9624906226556639 2 1.0 3 0.22505617029257308 438 0.22505617029257308} PREDS {{259 0 0.750 0-5445 {}} {146 0 0 0-5440 {}}} SUCCS {{258 0 0 0-5448 {}} {258 0 0 0-5488 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5447) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#6)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-324 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{259 0 0 0-5443 {}} {258 0 0 0-5209 {}}} SUCCS {{258 0 0 0-5451 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5448) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#6)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-325 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5446 {}} {258 0 0 0-5208 {}}} SUCCS {{258 0 0 0-5451 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5449) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-326 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5450 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5450) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#28 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-327 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5449 {}}} SUCCS {{259 0 0 0-5451 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5451) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#12 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-328 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5450 {}} {258 0 0 0-5448 {}} {258 0 0 0-5447 {}}} SUCCS {{258 0 0 0-5476 {}} {258 0 0 0-5480 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5452) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#5 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-329 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5453 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5453) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#14 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-330 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5452 {}}} SUCCS {{146 0 0 0-5454 {}}} CYCLES {}}
set a(0-5454) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-331 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5453 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5469 {}} {258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5455) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#21 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-332 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5457 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5456) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#22 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-333 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5457 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5457) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-334 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5456 {}} {258 0 0 0-5455 {}}} SUCCS {{258 0 0 0-5469 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5458) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#23 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-335 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5461 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5459) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#24 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-336 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5460 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5460) {AREA_SCORE {} NAME COMP_LOOP:f2:not#11 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-337 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5459 {}}} SUCCS {{259 0 0 0-5461 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5461) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#6 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-338 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5460 {}} {258 0 0 0-5458 {}}} SUCCS {{258 0 0 0-5469 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5462) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#25 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-339 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5465 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5463) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#26 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-340 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5464 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5464) {AREA_SCORE {} NAME COMP_LOOP:f2:not#12 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-341 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5463 {}}} SUCCS {{259 0 0 0-5465 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5465) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#7 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-342 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5464 {}} {258 0 0 0-5462 {}}} SUCCS {{258 0 0 0-5469 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5466) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#27 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-343 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5468 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5467) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#28 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-344 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5468 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5468) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#8 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-345 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5467 {}} {258 0 0 0-5466 {}}} SUCCS {{259 0 0 0-5469 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5469) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 3 NAME COMP_LOOP:f2:mux1h#4 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-346 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-5468 {}} {258 0 0 0-5465 {}} {258 0 0 0-5461 {}} {258 0 0 0-5457 {}} {258 0 0 0-5454 {}} {258 0 0 0-5376 {}} {258 0 0 0-5300 {}} {258 0 0 0-5239 {}} {258 0 0 0-5215 {}} {258 0 0 0-5211 {}} {258 0 0 0-5207 {}}} SUCCS {{258 0 0 0-5474 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5470) {AREA_SCORE {} NAME COMP_LOOP:r:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-347 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5471 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5471) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#6 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-348 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5470 {}}} SUCCS {{259 0 0.750 0-5472 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5472) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-349 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5471 {}}} SUCCS {{259 0 0 0-5473 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5473) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(6).@)#6)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-350 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5472 {}}} SUCCS {{259 0 0 0-5474 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5474) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-7:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-351 LOC {3 0.0 4 0.08982258064516128 4 0.08982258064516128 4 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5473 {}} {258 0 0 0-5469 {}}} SUCCS {{259 0 0 0-5475 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5475) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-352 LOC {3 1.0 206 1.0 206 1.0 235 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5474 {}}} SUCCS {{259 0 0 0-5476 {}} {258 0 0 0-5481 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5476) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-7:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-353 LOC {32 0.1295956114028507 235 0.8269879969992497 235 0.8269879969992497 235 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5475 {}} {258 0 0 0-5451 {}}} SUCCS {{259 0 0 0-5477 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5477) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-7:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-354 LOC {32 1.0 438 1.0 438 1.0 467 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5476 {}}} SUCCS {{258 0 0.750 0-5479 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5478) {AREA_SCORE {} NAME COMP_LOOP:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-355 LOC {0 1.0 467 0.8827831957989497 467 0.8827831957989497 467 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5479 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5479) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#12 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-356 LOC {61 1.0 467 0.9624906226556639 467 1.0 468 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5479 {}} {259 0 0.750 0-5478 {}} {258 0 0.750 0-5477 {}} {774 0 0 0-5486 {}}} SUCCS {{774 0 0 0-5479 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5480) {AREA_SCORE {} NAME COMP_LOOP:conc#94 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-357 LOC {2 0.23255813953488372 235 0.8255813953488372 235 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5451 {}}} SUCCS {{258 0 0 0-5482 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5481) {AREA_SCORE {} NAME COMP_LOOP-7:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-358 LOC {32 0.1295956114028507 235 0.8255813953488372 235 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5475 {}}} SUCCS {{259 0 0 0-5482 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5482) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#11 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-359 LOC {32 0.1295956114028507 235 0.8255813953488372 235 0.8255813953488372 235 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5481 {}} {258 0 0 0-5480 {}}} SUCCS {{259 0 0 0-5483 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5483) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-7:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-360 LOC {32 1.0 235 1.0 235 1.0 253 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5482 {}}} SUCCS {{258 0 0.750 0-5486 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5484) {AREA_SCORE {} NAME COMP_LOOP:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-361 LOC {0 1.0 253 0.8827831957989497 253 0.8827831957989497 253 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5485 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5485) {AREA_SCORE {} NAME COMP_LOOP:conc#86 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-362 LOC {0 1.0 253 0.8827831957989497 253 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5484 {}}} SUCCS {{259 0 0.750 0-5486 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5486) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(6).@)#13 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-363 LOC {50 1.0 253 0.9624906226556639 253 1.0 254 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5486 {}} {259 0 0.750 0-5485 {}} {258 0 0.750 0-5483 {}}} SUCCS {{774 0 0 0-5479 {}} {774 0 0 0-5486 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5487) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(3).@)#7)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-364 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5443 {}} {258 0 0 0-5209 {}}} SUCCS {{258 0 0 0-5491 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5488) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:f1:read_mem(xt:rsc(0)(7).@)#7)(127-64) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-365 LOC {2 0.2250562640660165 3 0.2250562640660165 3 0.2250562640660165 438 0.8194861215303825} PREDS {{258 0 0 0-5446 {}} {258 0 0 0-5208 {}}} SUCCS {{258 0 0 0-5491 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5489) {AREA_SCORE {} NAME COMP_LOOP:f1:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-366 LOC {0 1.0 3 0.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5490 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5490) {AREA_SCORE {} NAME COMP_LOOP:f1:slc(COMP_LOOP:r(10:3))(0)#7 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-367 LOC {0 1.0 3 0.0 3 0.0 438 0.8194861215303825} PREDS {{259 0 0 0-5489 {}}} SUCCS {{259 0 0 0-5491 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5491) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux(64,1,2) QUANTITY 11 NAME COMP_LOOP:f1:mux#15 TYPE MUX DELAY {0.08 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-368 LOC {2 0.2250562640660165 3 0.9924981245311327 3 0.9924981245311327 3 0.9999999062265565 438 0.8269879032258063} PREDS {{259 0 0 0-5490 {}} {258 0 0 0-5488 {}} {258 0 0 0-5487 {}}} SUCCS {{258 0 0 0-5540 {}} {258 0 0 0-5544 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5492) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#6 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-369 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {} SUCCS {{259 0 0 0-5493 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5493) {AREA_SCORE {} NAME COMP_LOOP:f2:switch#15 TYPE SELECT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-370 LOC {0 1.0 0 1.0 0 1.0 407 0.9531132783195799} PREDS {{259 0 0 0-5492 {}}} SUCCS {{146 0 0 0-5494 {}}} CYCLES {}}
set a(0-5494) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(twiddle:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-371 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{146 0 0 0-5493 {}} {258 0 0 0-5238 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5495) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#29 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-372 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5498 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5496) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#30 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-373 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5498 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5497) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#31 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-374 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5498 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5498) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:nor#3 TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-375 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5497 {}} {258 0 0 0-5496 {}} {258 0 0 0-5495 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5499) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#32 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-376 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5503 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5500) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#33 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-377 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5502 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5501) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#34 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-378 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5502 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5502) {AREA_SCORE {} NAME COMP_LOOP:f2:nor TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-379 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5501 {}} {258 0 0 0-5500 {}}} SUCCS {{259 0 0 0-5503 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5503) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#9 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-380 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5502 {}} {258 0 0 0-5499 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5504) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#35 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-381 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5508 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5505) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#36 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-382 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5507 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5506) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#37 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-383 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5507 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5507) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#1 TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-384 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5506 {}} {258 0 0 0-5505 {}}} SUCCS {{259 0 0 0-5508 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5508) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#10 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-385 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5507 {}} {258 0 0 0-5504 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5509) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#38 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-386 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5513 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5510) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#39 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-387 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5513 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5511) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#40 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-388 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5512 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5512) {AREA_SCORE {} NAME COMP_LOOP:f2:not#13 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-389 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5511 {}}} SUCCS {{259 0 0 0-5513 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5513) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#11 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-390 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5512 {}} {258 0 0 0-5510 {}} {258 0 0 0-5509 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5514) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#41 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-391 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5518 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5515) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#42 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-392 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5517 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5516) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#43 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-393 LOC {0 1.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5517 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5517) {AREA_SCORE {} NAME COMP_LOOP:f2:nor#2 TYPE NOR PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-394 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5516 {}} {258 0 0 0-5515 {}}} SUCCS {{259 0 0 0-5518 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5518) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#12 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-395 LOC {1 0.0 2 0.0 2 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5517 {}} {258 0 0 0-5514 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5519) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#44 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-396 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5523 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5520) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#45 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-397 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5523 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5521) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#46 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-398 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5522 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5522) {AREA_SCORE {} NAME COMP_LOOP:f2:not#14 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-399 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5521 {}}} SUCCS {{259 0 0 0-5523 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5523) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#13 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-400 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5522 {}} {258 0 0 0-5520 {}} {258 0 0 0-5519 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5524) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#47 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-401 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5528 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5525) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#48 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-402 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5528 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5526) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#49 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-403 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5527 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5527) {AREA_SCORE {} NAME COMP_LOOP:f2:not#15 TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-404 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5526 {}}} SUCCS {{259 0 0 0-5528 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5528) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#14 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-405 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5527 {}} {258 0 0 0-5525 {}} {258 0 0 0-5524 {}}} SUCCS {{258 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5529) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#50 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-406 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5532 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5530) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#51 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-407 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{258 0 0 0-5532 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5531) {AREA_SCORE {} NAME STAGE_LOOP:base:slc(STAGE_LOOP:base(8:0))(2)#52 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-408 LOC {0 1.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {} SUCCS {{259 0 0 0-5532 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5532) {AREA_SCORE {} NAME COMP_LOOP:f2:COMP_LOOP:f2:and#15 TYPE AND PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-409 LOC {1 0.0 1 0.0 1 0.0 408 0.8593398349587397} PREDS {{259 0 0 0-5531 {}} {258 0 0 0-5530 {}} {258 0 0 0-5529 {}}} SUCCS {{259 0 0 0-5533 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5533) {AREA_SCORE 215.45 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,8) QUANTITY 1 NAME COMP_LOOP:f2:mux1h#6 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-410 LOC {2 0.2250562640660165 2 0.8593398349587397 2 0.8593398349587397 2 0.9999999062265567 408 0.9999999062265567} PREDS {{259 0 0 0-5532 {}} {258 0 0 0-5528 {}} {258 0 0 0-5523 {}} {258 0 0 0-5518 {}} {258 0 0 0-5513 {}} {258 0 0 0-5508 {}} {258 0 0 0-5503 {}} {258 0 0 0-5498 {}} {258 0 0 0-5494 {}} {258 0 0 0-5454 {}} {258 0 0 0-5405 {}} {258 0 0 0-5376 {}} {258 0 0 0-5327 {}} {258 0 0 0-5300 {}} {258 0 0 0-5264 {}} {258 0 0 0-5239 {}} {258 0 0 0-5218 {}} {258 0 0 0-5215 {}} {258 0 0 0-5214 {}} {258 0 0 0-5211 {}} {258 0 0 0-5210 {}} {258 0 0 0-5207 {}} {258 0 0 0-5206 {}}} SUCCS {{258 0 0 0-5538 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5534) {AREA_SCORE {} NAME COMP_LOOP:r:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-411 LOC {0 1.0 1 0.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5535 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5535) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:r(10:3))(6-0)#7 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-412 LOC {0 1.0 1 0.0 1 0.0 407 0.8827831957989497} PREDS {{259 0 0 0-5534 {}}} SUCCS {{259 0 0.750 0-5536 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5536) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-413 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 408 0.22505617029257308} PREDS {{259 0 0.750 0-5535 {}}} SUCCS {{259 0 0 0-5537 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5537) {AREA_SCORE {} NAME COMP_LOOP:f2:slc(COMP_LOOP:f2:read_mem(xt:rsc(0)(7).@)#7)(63-0) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-414 LOC {2 0.2250562640660165 2 0.2250562640660165 2 0.2250562640660165 409 0.08982258064516128} PREDS {{259 0 0 0-5536 {}}} SUCCS {{259 0 0 0-5538 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5538) {AREA_SCORE 9728.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,128) QUANTITY 1 NAME COMP_LOOP-8:f2:mul TYPE MUL DELAY {9.71 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-415 LOC {3 0.0 3 0.08982258064516128 3 0.08982258064516128 3 0.999999910727682 409 0.999999910727682} PREDS {{259 0 0 0-5537 {}} {258 0 0 0-5533 {}}} SUCCS {{259 0 0 0-5539 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5539) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:f2:rem TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-416 LOC {3 1.0 3 1.0 3 1.0 32 0.12959551762941057 438 0.12959551762941057} PREDS {{259 0 0 0-5538 {}}} SUCCS {{259 0 0 0-5540 {}} {258 0 0 0-5545 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5540) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,65) QUANTITY 8 NAME COMP_LOOP-8:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-417 LOC {32 0.1295956114028507 32 0.8269879969992497 32 0.8269879969992497 32 0.9999999062265565 438 0.9999999062265565} PREDS {{259 0 0 0-5539 {}} {258 0 0 0-5491 {}}} SUCCS {{259 0 0 0-5541 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5541) {AREA_SCORE 15411.27 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(128,64,0) QUANTITY 1 MULTICYCLE mgc_rem(128,64,0) NAME COMP_LOOP-8:COMP_LOOP:rem#1 TYPE REM DELAY {28cy+1.38 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-418 LOC {32 1.0 235 1.0 235 1.0 264 0.12959551762941057 467 0.12959551762941057} PREDS {{259 0 0 0-5540 {}}} SUCCS {{258 0 0.750 0-5543 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5542) {AREA_SCORE {} NAME COMP_LOOP:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-419 LOC {0 1.0 264 0.8827831957989497 264 0.8827831957989497 264 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0.750 0-5543 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5543) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#14 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-420 LOC {61 1.0 264 0.9624906226556639 264 1.0 265 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5543 {}} {259 0 0.750 0-5542 {}} {258 0 0.750 0-5541 {}} {774 0 0 0-5550 {}}} SUCCS {{774 0 0 0-5543 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5544) {AREA_SCORE {} NAME COMP_LOOP:conc#95 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-421 LOC {2 0.23255813953488372 32 0.8255813953488372 32 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5491 {}}} SUCCS {{258 0 0 0-5546 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5545) {AREA_SCORE {} NAME COMP_LOOP-8:f2:not TYPE NOT PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-422 LOC {32 0.1295956114028507 32 0.8255813953488372 32 0.8255813953488372 449 0.8255813953488372} PREDS {{258 0 0 0-5539 {}}} SUCCS {{259 0 0 0-5546 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5546) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,64,0,65) QUANTITY 8 NAME COMP_LOOP:acc#12 TYPE ACCU DELAY {1.86 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-423 LOC {32 0.1295956114028507 32 0.8255813953488372 32 0.8255813953488372 32 0.9999999062265567 449 0.9999999062265567} PREDS {{259 0 0 0-5545 {}} {258 0 0 0-5544 {}}} SUCCS {{259 0 0 0-5547 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5547) {AREA_SCORE 8359.25 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(65,65,1) QUANTITY 1 MULTICYCLE mgc_rem(65,65,1) NAME COMP_LOOP-8:rem TYPE REM DELAY {17cy+5.36 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-424 LOC {32 1.0 32 1.0 32 1.0 50 0.5025861777944427 467 0.5025861777944427} PREDS {{259 0 0 0-5546 {}}} SUCCS {{258 0 0.750 0-5550 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5548) {AREA_SCORE {} NAME COMP_LOOP:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-425 LOC {0 1.0 50 0.8827831957989497 50 0.8827831957989497 50 0.8827831957989497 467 0.8827831957989497} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5549 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5549) {AREA_SCORE {} NAME COMP_LOOP:conc#87 TYPE CONCATENATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-426 LOC {0 1.0 50 0.8827831957989497 50 0.8827831957989497 467 0.8827831957989497} PREDS {{259 0 0 0-5548 {}}} SUCCS {{259 0 0.750 0-5550 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5550) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(result:rsc(0)(7).@)#15 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-427 LOC {50 1.0 50 0.9624906226556639 50 1.0 51 0.009377250562640604 468 0.009377250562640604} PREDS {{774 0 0 0-5550 {}} {259 0 0.750 0-5549 {}} {258 0 0.750 0-5547 {}}} SUCCS {{774 0 0 0-5543 {}} {774 0 0 0-5550 {}} {130 0 0 0-5554 {}}} CYCLES {}}
set a(0-5551) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-428 LOC {0 1.0 1 0.9057576894223555 1 0.9057576894223555 1 0.9057576894223555 468 0.9057576894223555} PREDS {{774 0 0 0-5556 {}}} SUCCS {{259 0 0 0-5552 {}} {130 0 0 0-5554 {}} {256 0 0 0-5556 {}}} CYCLES {}}
set a(0-5552) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,9) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-429 LOC {1 0.0 1 0.9057576894223555 1 0.9057576894223555 1 0.9999999062265565 468 0.9999999062265565} PREDS {{259 0 0 0-5551 {}}} SUCCS {{259 0 0 0-5553 {}} {130 0 0 0-5554 {}} {258 0 0 0-5555 {}}} CYCLES {}}
set a(0-5553) {AREA_SCORE {} NAME COMP_LOOP:r:slc(COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp)(8) TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-430 LOC {1 0.0942423105776444 237 0.0 237 0.0 468 1.0} PREDS {{259 0 0 0-5552 {}}} SUCCS {{259 0 0 0-5554 {}}} CYCLES {}}
set a(0-5554) {AREA_SCORE {} NAME COMP_LOOP-8:break(COMP_LOOP) TYPE TERMINATE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-431 LOC {62 0.009377344336084021 468 1.0 468 1.0 468 1.0} PREDS {{259 0 0 0-5553 {}} {130 0 0 0-5552 {}} {130 0 0 0-5551 {}} {130 0 0 0-5550 {}} {130 0 0 0-5549 {}} {130 0 0 0-5548 {}} {130 0 0 0-5547 {}} {130 0 0 0-5546 {}} {130 0 0 0-5545 {}} {130 0 0 0-5544 {}} {130 0 0 0-5543 {}} {130 0 0 0-5542 {}} {130 0 0 0-5541 {}} {130 0 0 0-5540 {}} {130 0 0 0-5539 {}} {130 0 0 0-5538 {}} {130 0 0 0-5537 {}} {130 0 0 0-5536 {}} {130 0 0 0-5535 {}} {130 0 0 0-5534 {}} {130 0 0 0-5533 {}} {130 0 0 0-5532 {}} {130 0 0 0-5531 {}} {130 0 0 0-5530 {}} {130 0 0 0-5529 {}} {130 0 0 0-5528 {}} {130 0 0 0-5527 {}} {130 0 0 0-5526 {}} {130 0 0 0-5525 {}} {130 0 0 0-5524 {}} {130 0 0 0-5523 {}} {130 0 0 0-5522 {}} {130 0 0 0-5521 {}} {130 0 0 0-5520 {}} {130 0 0 0-5519 {}} {130 0 0 0-5518 {}} {130 0 0 0-5517 {}} {130 0 0 0-5516 {}} {130 0 0 0-5515 {}} {130 0 0 0-5514 {}} {130 0 0 0-5513 {}} {130 0 0 0-5512 {}} {130 0 0 0-5511 {}} {130 0 0 0-5510 {}} {130 0 0 0-5509 {}} {130 0 0 0-5508 {}} {130 0 0 0-5507 {}} {130 0 0 0-5506 {}} {130 0 0 0-5505 {}} {130 0 0 0-5504 {}} {130 0 0 0-5503 {}} {130 0 0 0-5502 {}} {130 0 0 0-5501 {}} {130 0 0 0-5500 {}} {130 0 0 0-5499 {}} {130 0 0 0-5498 {}} {130 0 0 0-5497 {}} {130 0 0 0-5496 {}} {130 0 0 0-5495 {}} {130 0 0 0-5494 {}} {130 0 0 0-5492 {}} {130 0 0 0-5491 {}} {130 0 0 0-5490 {}} {130 0 0 0-5489 {}} {130 0 0 0-5488 {}} {130 0 0 0-5487 {}} {130 0 0 0-5486 {}} {130 0 0 0-5485 {}} {130 0 0 0-5484 {}} {130 0 0 0-5483 {}} {130 0 0 0-5482 {}} {130 0 0 0-5481 {}} {130 0 0 0-5480 {}} {130 0 0 0-5479 {}} {130 0 0 0-5478 {}} {130 0 0 0-5477 {}} {130 0 0 0-5476 {}} {130 0 0 0-5475 {}} {130 0 0 0-5474 {}} {130 0 0 0-5473 {}} {130 0 0 0-5472 {}} {130 0 0 0-5471 {}} {130 0 0 0-5470 {}} {130 0 0 0-5469 {}} {130 0 0 0-5468 {}} {130 0 0 0-5467 {}} {130 0 0 0-5466 {}} {130 0 0 0-5465 {}} {130 0 0 0-5464 {}} {130 0 0 0-5463 {}} {130 0 0 0-5462 {}} {130 0 0 0-5461 {}} {130 0 0 0-5460 {}} {130 0 0 0-5459 {}} {130 0 0 0-5458 {}} {130 0 0 0-5457 {}} {130 0 0 0-5456 {}} {130 0 0 0-5455 {}} {130 0 0 0-5454 {}} {130 0 0 0-5452 {}} {130 0 0 0-5451 {}} {130 0 0 0-5450 {}} {130 0 0 0-5449 {}} {130 0 0 0-5448 {}} {130 0 0 0-5447 {}} {130 0 0 0-5446 {}} {130 0 0 0-5445 {}} {130 0 0 0-5444 {}} {130 0 0 0-5443 {}} {130 0 0 0-5442 {}} {130 0 0 0-5441 {}} {130 0 0 0-5439 {}} {130 0 0 0-5438 {}} {130 0 0 0-5437 {}} {130 0 0 0-5436 {}} {130 0 0 0-5435 {}} {130 0 0 0-5434 {}} {130 0 0 0-5433 {}} {130 0 0 0-5432 {}} {130 0 0 0-5431 {}} {130 0 0 0-5430 {}} {130 0 0 0-5429 {}} {130 0 0 0-5428 {}} {130 0 0 0-5427 {}} {130 0 0 0-5426 {}} {130 0 0 0-5425 {}} {130 0 0 0-5424 {}} {130 0 0 0-5423 {}} {130 0 0 0-5422 {}} {130 0 0 0-5421 {}} {130 0 0 0-5420 {}} {130 0 0 0-5419 {}} {130 0 0 0-5418 {}} {130 0 0 0-5417 {}} {130 0 0 0-5416 {}} {130 0 0 0-5415 {}} {130 0 0 0-5414 {}} {130 0 0 0-5413 {}} {130 0 0 0-5412 {}} {130 0 0 0-5411 {}} {130 0 0 0-5410 {}} {130 0 0 0-5409 {}} {130 0 0 0-5408 {}} {130 0 0 0-5407 {}} {130 0 0 0-5406 {}} {130 0 0 0-5405 {}} {130 0 0 0-5403 {}} {130 0 0 0-5402 {}} {130 0 0 0-5401 {}} {130 0 0 0-5400 {}} {130 0 0 0-5399 {}} {130 0 0 0-5398 {}} {130 0 0 0-5397 {}} {130 0 0 0-5396 {}} {130 0 0 0-5395 {}} {130 0 0 0-5394 {}} {130 0 0 0-5393 {}} {130 0 0 0-5392 {}} {130 0 0 0-5391 {}} {130 0 0 0-5390 {}} {130 0 0 0-5389 {}} {130 0 0 0-5388 {}} {130 0 0 0-5387 {}} {130 0 0 0-5386 {}} {130 0 0 0-5385 {}} {130 0 0 0-5384 {}} {130 0 0 0-5383 {}} {130 0 0 0-5382 {}} {130 0 0 0-5381 {}} {130 0 0 0-5380 {}} {130 0 0 0-5379 {}} {130 0 0 0-5378 {}} {130 0 0 0-5377 {}} {130 0 0 0-5376 {}} {130 0 0 0-5374 {}} {130 0 0 0-5373 {}} {130 0 0 0-5372 {}} {130 0 0 0-5371 {}} {130 0 0 0-5370 {}} {130 0 0 0-5369 {}} {130 0 0 0-5368 {}} {130 0 0 0-5367 {}} {130 0 0 0-5366 {}} {130 0 0 0-5365 {}} {130 0 0 0-5364 {}} {130 0 0 0-5363 {}} {130 0 0 0-5361 {}} {130 0 0 0-5360 {}} {130 0 0 0-5359 {}} {130 0 0 0-5358 {}} {130 0 0 0-5357 {}} {130 0 0 0-5356 {}} {130 0 0 0-5355 {}} {130 0 0 0-5354 {}} {130 0 0 0-5353 {}} {130 0 0 0-5352 {}} {130 0 0 0-5351 {}} {130 0 0 0-5350 {}} {130 0 0 0-5349 {}} {130 0 0 0-5348 {}} {130 0 0 0-5347 {}} {130 0 0 0-5346 {}} {130 0 0 0-5345 {}} {130 0 0 0-5344 {}} {130 0 0 0-5343 {}} {130 0 0 0-5342 {}} {130 0 0 0-5341 {}} {130 0 0 0-5340 {}} {130 0 0 0-5339 {}} {130 0 0 0-5338 {}} {130 0 0 0-5337 {}} {130 0 0 0-5336 {}} {130 0 0 0-5335 {}} {130 0 0 0-5334 {}} {130 0 0 0-5333 {}} {130 0 0 0-5332 {}} {130 0 0 0-5331 {}} {130 0 0 0-5330 {}} {130 0 0 0-5329 {}} {130 0 0 0-5328 {}} {130 0 0 0-5327 {}} {130 0 0 0-5325 {}} {130 0 0 0-5324 {}} {130 0 0 0-5323 {}} {130 0 0 0-5322 {}} {130 0 0 0-5321 {}} {130 0 0 0-5320 {}} {130 0 0 0-5319 {}} {130 0 0 0-5318 {}} {130 0 0 0-5317 {}} {130 0 0 0-5316 {}} {130 0 0 0-5315 {}} {130 0 0 0-5314 {}} {130 0 0 0-5313 {}} {130 0 0 0-5312 {}} {130 0 0 0-5311 {}} {130 0 0 0-5310 {}} {130 0 0 0-5309 {}} {130 0 0 0-5308 {}} {130 0 0 0-5307 {}} {130 0 0 0-5306 {}} {130 0 0 0-5305 {}} {130 0 0 0-5304 {}} {130 0 0 0-5303 {}} {130 0 0 0-5302 {}} {130 0 0 0-5301 {}} {130 0 0 0-5300 {}} {130 0 0 0-5298 {}} {130 0 0 0-5297 {}} {130 0 0 0-5296 {}} {130 0 0 0-5295 {}} {130 0 0 0-5294 {}} {130 0 0 0-5293 {}} {130 0 0 0-5292 {}} {130 0 0 0-5291 {}} {130 0 0 0-5290 {}} {130 0 0 0-5289 {}} {130 0 0 0-5288 {}} {130 0 0 0-5287 {}} {130 0 0 0-5285 {}} {130 0 0 0-5284 {}} {130 0 0 0-5283 {}} {130 0 0 0-5282 {}} {130 0 0 0-5281 {}} {130 0 0 0-5280 {}} {130 0 0 0-5279 {}} {130 0 0 0-5278 {}} {130 0 0 0-5277 {}} {130 0 0 0-5276 {}} {130 0 0 0-5275 {}} {130 0 0 0-5274 {}} {130 0 0 0-5273 {}} {130 0 0 0-5272 {}} {130 0 0 0-5271 {}} {130 0 0 0-5270 {}} {130 0 0 0-5269 {}} {130 0 0 0-5268 {}} {130 0 0 0-5267 {}} {130 0 0 0-5266 {}} {130 0 0 0-5265 {}} {130 0 0 0-5264 {}} {130 0 0 0-5262 {}} {130 0 0 0-5261 {}} {130 0 0 0-5260 {}} {130 0 0 0-5259 {}} {130 0 0 0-5258 {}} {130 0 0 0-5257 {}} {130 0 0 0-5256 {}} {130 0 0 0-5255 {}} {130 0 0 0-5254 {}} {130 0 0 0-5253 {}} {130 0 0 0-5252 {}} {130 0 0 0-5251 {}} {130 0 0 0-5250 {}} {130 0 0 0-5249 {}} {130 0 0 0-5248 {}} {130 0 0 0-5247 {}} {130 0 0 0-5246 {}} {130 0 0 0-5245 {}} {130 0 0 0-5244 {}} {130 0 0 0-5243 {}} {130 0 0 0-5242 {}} {130 0 0 0-5241 {}} {130 0 0 0-5240 {}} {130 0 0 0-5239 {}} {130 0 0 0-5238 {}} {130 0 0 0-5237 {}} {130 0 0 0-5236 {}} {130 0 0 0-5235 {}} {130 0 0 0-5234 {}} {130 0 0 0-5233 {}} {130 0 0 0-5232 {}} {130 0 0 0-5231 {}} {130 0 0 0-5230 {}} {130 0 0 0-5229 {}} {130 0 0 0-5228 {}} {130 0 0 0-5227 {}} {130 0 0 0-5226 {}} {130 0 0 0-5225 {}} {130 0 0 0-5224 {}} {130 0 0 0-5222 {}} {130 0 0 0-5221 {}}} SUCCS {{128 0 0 0-5556 {}}} CYCLES {}}
set a(0-5555) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:slc(COMP_LOOP-8:acc#4)(11-3).psp)(7-0)#1 TYPE READSLICE PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-432 LOC {1 0.0942423105776444 237 0.0 237 0.0 468 1.0} PREDS {{258 0 0 0-5552 {}}} SUCCS {{259 0 0 0-5556 {}}} CYCLES {}}
set a(0-5556) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5140 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-433 LOC {62 0.0 468 0.0 468 0.0 468 0.0 468 1.0} PREDS {{772 0 0 0-5556 {}} {259 0 0 0-5555 {}} {128 0 0 0-5554 {}} {256 0 0 0-5551 {}} {256 0 0 0-5548 {}} {256 0 0 0-5542 {}} {256 0 0 0-5534 {}} {256 0 0 0-5489 {}} {256 0 0 0-5484 {}} {256 0 0 0-5478 {}} {256 0 0 0-5470 {}} {256 0 0 0-5449 {}} {256 0 0 0-5444 {}} {256 0 0 0-5441 {}} {256 0 0 0-5438 {}} {256 0 0 0-5435 {}} {256 0 0 0-5429 {}} {256 0 0 0-5421 {}} {256 0 0 0-5398 {}} {256 0 0 0-5393 {}} {256 0 0 0-5387 {}} {256 0 0 0-5379 {}} {256 0 0 0-5371 {}} {256 0 0 0-5366 {}} {256 0 0 0-5363 {}} {256 0 0 0-5360 {}} {256 0 0 0-5357 {}} {256 0 0 0-5351 {}} {256 0 0 0-5343 {}} {256 0 0 0-5322 {}} {256 0 0 0-5317 {}} {256 0 0 0-5311 {}} {256 0 0 0-5303 {}} {256 0 0 0-5295 {}} {256 0 0 0-5290 {}} {256 0 0 0-5287 {}} {256 0 0 0-5284 {}} {256 0 0 0-5281 {}} {256 0 0 0-5275 {}} {256 0 0 0-5267 {}} {256 0 0 0-5259 {}} {256 0 0 0-5254 {}} {256 0 0 0-5248 {}} {256 0 0 0-5240 {}} {256 0 0 0-5235 {}} {256 0 0 0-5232 {}} {256 0 0 0-5227 {}} {256 0 0 0-5224 {}} {256 0 0 0-5221 {}}} SUCCS {{774 0 0 0-5221 {}} {774 0 0 0-5224 {}} {774 0 0 0-5227 {}} {774 0 0 0-5232 {}} {774 0 0 0-5235 {}} {774 0 0 0-5240 {}} {774 0 0 0-5248 {}} {774 0 0 0-5254 {}} {774 0 0 0-5259 {}} {774 0 0 0-5267 {}} {774 0 0 0-5275 {}} {774 0 0 0-5281 {}} {774 0 0 0-5284 {}} {774 0 0 0-5287 {}} {774 0 0 0-5290 {}} {774 0 0 0-5295 {}} {774 0 0 0-5303 {}} {774 0 0 0-5311 {}} {774 0 0 0-5317 {}} {774 0 0 0-5322 {}} {774 0 0 0-5343 {}} {774 0 0 0-5351 {}} {774 0 0 0-5357 {}} {774 0 0 0-5360 {}} {774 0 0 0-5363 {}} {774 0 0 0-5366 {}} {774 0 0 0-5371 {}} {774 0 0 0-5379 {}} {774 0 0 0-5387 {}} {774 0 0 0-5393 {}} {774 0 0 0-5398 {}} {774 0 0 0-5421 {}} {774 0 0 0-5429 {}} {774 0 0 0-5435 {}} {774 0 0 0-5438 {}} {774 0 0 0-5441 {}} {774 0 0 0-5444 {}} {774 0 0 0-5449 {}} {774 0 0 0-5470 {}} {774 0 0 0-5478 {}} {774 0 0 0-5484 {}} {774 0 0 0-5489 {}} {774 0 0 0-5534 {}} {774 0 0 0-5542 {}} {774 0 0 0-5548 {}} {774 0 0 0-5551 {}} {772 0 0 0-5556 {}}} CYCLES {}}
set a(0-5140) {CHI {0-5206 0-5207 0-5208 0-5209 0-5210 0-5211 0-5212 0-5213 0-5214 0-5215 0-5216 0-5217 0-5218 0-5219 0-5220 0-5221 0-5222 0-5223 0-5224 0-5225 0-5226 0-5227 0-5228 0-5229 0-5230 0-5231 0-5232 0-5233 0-5234 0-5235 0-5236 0-5237 0-5238 0-5239 0-5240 0-5241 0-5242 0-5243 0-5244 0-5245 0-5246 0-5247 0-5248 0-5249 0-5250 0-5251 0-5252 0-5253 0-5254 0-5255 0-5256 0-5257 0-5258 0-5259 0-5260 0-5261 0-5262 0-5263 0-5264 0-5265 0-5266 0-5267 0-5268 0-5269 0-5270 0-5271 0-5272 0-5273 0-5274 0-5275 0-5276 0-5277 0-5278 0-5279 0-5280 0-5281 0-5282 0-5283 0-5284 0-5285 0-5286 0-5287 0-5288 0-5289 0-5290 0-5291 0-5292 0-5293 0-5294 0-5295 0-5296 0-5297 0-5298 0-5299 0-5300 0-5301 0-5302 0-5303 0-5304 0-5305 0-5306 0-5307 0-5308 0-5309 0-5310 0-5311 0-5312 0-5313 0-5314 0-5315 0-5316 0-5317 0-5318 0-5319 0-5320 0-5321 0-5322 0-5323 0-5324 0-5325 0-5326 0-5327 0-5328 0-5329 0-5330 0-5331 0-5332 0-5333 0-5334 0-5335 0-5336 0-5337 0-5338 0-5339 0-5340 0-5341 0-5342 0-5343 0-5344 0-5345 0-5346 0-5347 0-5348 0-5349 0-5350 0-5351 0-5352 0-5353 0-5354 0-5355 0-5356 0-5357 0-5358 0-5359 0-5360 0-5361 0-5362 0-5363 0-5364 0-5365 0-5366 0-5367 0-5368 0-5369 0-5370 0-5371 0-5372 0-5373 0-5374 0-5375 0-5376 0-5377 0-5378 0-5379 0-5380 0-5381 0-5382 0-5383 0-5384 0-5385 0-5386 0-5387 0-5388 0-5389 0-5390 0-5391 0-5392 0-5393 0-5394 0-5395 0-5396 0-5397 0-5398 0-5399 0-5400 0-5401 0-5402 0-5403 0-5404 0-5405 0-5406 0-5407 0-5408 0-5409 0-5410 0-5411 0-5412 0-5413 0-5414 0-5415 0-5416 0-5417 0-5418 0-5419 0-5420 0-5421 0-5422 0-5423 0-5424 0-5425 0-5426 0-5427 0-5428 0-5429 0-5430 0-5431 0-5432 0-5433 0-5434 0-5435 0-5436 0-5437 0-5438 0-5439 0-5440 0-5441 0-5442 0-5443 0-5444 0-5445 0-5446 0-5447 0-5448 0-5449 0-5450 0-5451 0-5452 0-5453 0-5454 0-5455 0-5456 0-5457 0-5458 0-5459 0-5460 0-5461 0-5462 0-5463 0-5464 0-5465 0-5466 0-5467 0-5468 0-5469 0-5470 0-5471 0-5472 0-5473 0-5474 0-5475 0-5476 0-5477 0-5478 0-5479 0-5480 0-5481 0-5482 0-5483 0-5484 0-5485 0-5486 0-5487 0-5488 0-5489 0-5490 0-5491 0-5492 0-5493 0-5494 0-5495 0-5496 0-5497 0-5498 0-5499 0-5500 0-5501 0-5502 0-5503 0-5504 0-5505 0-5506 0-5507 0-5508 0-5509 0-5510 0-5511 0-5512 0-5513 0-5514 0-5515 0-5516 0-5517 0-5518 0-5519 0-5520 0-5521 0-5522 0-5523 0-5524 0-5525 0-5526 0-5527 0-5528 0-5529 0-5530 0-5531 0-5532 0-5533 0-5534 0-5535 0-5536 0-5537 0-5538 0-5539 0-5540 0-5541 0-5542 0-5543 0-5544 0-5545 0-5546 0-5547 0-5548 0-5549 0-5550 0-5551 0-5552 0-5553 0-5554 0-5555 0-5556} ITERATIONS 256 RESET_LATENCY 0 CSTEPS 468 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1198080 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 119808 TOTAL_CYCLES_IN 1198080 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 1198080 NAME COMP_LOOP TYPE LOOP DELAY {15970419.73 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-434 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5205 {}} {258 0 0 0-5204 {}} {130 0 0 0-5203 {}} {130 0 0 0-5202 {}} {774 0 0 0-5141 {}}} SUCCS {{772 0 0 0-5205 {}} {131 0 0 0-5557 {}} {130 0 0 0-5141 {}}} CYCLES {}}
set a(0-5557) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn(COPY_LOOP#1:i(12:3)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-435 LOC {1 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5140 {}} {772 0 0 0-5141 {}}} SUCCS {{259 0 0 0-5141 {}}} CYCLES {}}
set a(0-5558) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-436 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5559 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5559) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0) TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-437 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5558 {}}} SUCCS {{259 0 0 0-5560 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5560) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-438 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5559 {}}} SUCCS {{258 0 0 0-5567 {}} {258 0 0 0-5571 {}} {258 0 0 0-5575 {}} {258 0 0 0-5579 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5561) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-439 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5562 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5562) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#4 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-440 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5561 {}}} SUCCS {{259 0 0 0-5563 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5563) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-441 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5562 {}}} SUCCS {{258 0 0 0-5567 {}} {258 0 0 0-5571 {}} {258 0 0 0-5575 {}} {258 0 0 0-5579 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5564) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-442 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5565 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5565) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#15 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-443 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5564 {}}} SUCCS {{259 0 0 0-5566 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5566) {AREA_SCORE {} NAME COPY_LOOP#1:switch#1 TYPE SELECT PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-444 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5565 {}}} SUCCS {{146 0 0 0-5567 {}} {146 0 0 0-5568 {}} {146 0 0 0-5569 {}} {130 0 0 0-5570 {}} {146 0 0 0-5571 {}} {146 0 0 0-5572 {}} {146 0 0 0-5573 {}} {130 0 0 0-5574 {}} {146 0 0 0-5575 {}} {146 0 0 0-5576 {}} {146 0 0 0-5577 {}} {130 0 0 0-5578 {}} {146 0 0 0-5579 {}} {146 0 0 0-5580 {}} {146 0 0 0-5581 {}} {130 0 0 0-5582 {}}} CYCLES {}}
set a(0-5567) {AREA_SCORE {} NAME COPY_LOOP#1:conc#67 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-445 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {258 0 0 0-5563 {}} {258 0 0 0-5560 {}}} SUCCS {{258 0 0.750 0-5570 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5568) {AREA_SCORE {} NAME COPY_LOOP#1:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-446 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5569 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5569) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#20 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-447 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5568 {}} {146 0 0 0-5566 {}}} SUCCS {{259 0 0.750 0-5570 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5570) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-448 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5570 {}} {259 0 0.750 0-5569 {}} {258 0 0.750 0-5567 {}} {130 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5570 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5571) {AREA_SCORE {} NAME COPY_LOOP#1:conc#69 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-449 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {258 0 0 0-5563 {}} {258 0 0 0-5560 {}}} SUCCS {{258 0 0.750 0-5574 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5572) {AREA_SCORE {} NAME COPY_LOOP#1:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-450 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5573 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5573) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#24 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-451 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5572 {}} {146 0 0 0-5566 {}}} SUCCS {{259 0 0.750 0-5574 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5574) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-452 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5574 {}} {259 0 0.750 0-5573 {}} {258 0 0.750 0-5571 {}} {130 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5574 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5575) {AREA_SCORE {} NAME COPY_LOOP#1:conc#71 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-453 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {258 0 0 0-5563 {}} {258 0 0 0-5560 {}}} SUCCS {{258 0 0.750 0-5578 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5576) {AREA_SCORE {} NAME COPY_LOOP#1:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-454 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5577 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5577) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#28 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-455 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5576 {}} {146 0 0 0-5566 {}}} SUCCS {{259 0 0.750 0-5578 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5578) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(4).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-456 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5578 {}} {259 0 0.750 0-5577 {}} {258 0 0.750 0-5575 {}} {130 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5578 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5579) {AREA_SCORE {} NAME COPY_LOOP#1:conc#73 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-457 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {258 0 0 0-5563 {}} {258 0 0 0-5560 {}}} SUCCS {{258 0 0.750 0-5582 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5580) {AREA_SCORE {} NAME COPY_LOOP#1:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-458 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5566 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5581 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5581) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#32 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-459 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5580 {}} {146 0 0 0-5566 {}}} SUCCS {{259 0 0.750 0-5582 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5582) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(6).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-460 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5582 {}} {259 0 0.750 0-5581 {}} {258 0 0.750 0-5579 {}} {130 0 0 0-5566 {}}} SUCCS {{774 0 0 0-5582 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5583) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-461 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5584 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5584) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#7 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-462 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5583 {}}} SUCCS {{259 0 0 0-5585 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5585) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(4).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-463 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5584 {}}} SUCCS {{258 0 0 0-5592 {}} {258 0 0 0-5596 {}} {258 0 0 0-5600 {}} {258 0 0 0-5604 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5586) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-464 LOC {0 1.0 1 0.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5587 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5587) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#10 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-465 LOC {0 1.0 1 0.0 1 0.0 1 0.9531132783195799} PREDS {{259 0 0 0-5586 {}}} SUCCS {{259 0 0 0-5588 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5588) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) QUANTITY 1 NAME COPY_LOOP#1:read_mem(result:rsc(0)(6).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-466 LOC {1 1.0 1 0.9624906226556639 1 1.0 2 0.22505617029257308 2 0.22505617029257308} PREDS {{259 0 0 0-5587 {}}} SUCCS {{258 0 0 0-5592 {}} {258 0 0 0-5596 {}} {258 0 0 0-5600 {}} {258 0 0 0-5604 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5589) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-467 LOC {0 1.0 0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5590 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5590) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#19 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-468 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5589 {}}} SUCCS {{259 0 0 0-5591 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5591) {AREA_SCORE {} NAME COPY_LOOP#1:switch#3 TYPE SELECT PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-469 LOC {0 1.0 0 1.0 0 1.0 2 0.8827831957989497} PREDS {{259 0 0 0-5590 {}}} SUCCS {{146 0 0 0-5592 {}} {146 0 0 0-5593 {}} {146 0 0 0-5594 {}} {130 0 0 0-5595 {}} {146 0 0 0-5596 {}} {146 0 0 0-5597 {}} {146 0 0 0-5598 {}} {130 0 0 0-5599 {}} {146 0 0 0-5600 {}} {146 0 0 0-5601 {}} {146 0 0 0-5602 {}} {130 0 0 0-5603 {}} {146 0 0 0-5604 {}} {146 0 0 0-5605 {}} {146 0 0 0-5606 {}} {130 0 0 0-5607 {}}} CYCLES {}}
set a(0-5592) {AREA_SCORE {} NAME COPY_LOOP#1:conc#84 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-470 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {258 0 0 0-5588 {}} {258 0 0 0-5585 {}}} SUCCS {{258 0 0.750 0-5595 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5593) {AREA_SCORE {} NAME COPY_LOOP#1:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-471 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5594 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5594) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#52 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-472 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5593 {}} {146 0 0 0-5591 {}}} SUCCS {{259 0 0.750 0-5595 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5595) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-473 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5595 {}} {259 0 0.750 0-5594 {}} {258 0 0.750 0-5592 {}} {130 0 0 0-5591 {}}} SUCCS {{774 0 0 0-5595 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5596) {AREA_SCORE {} NAME COPY_LOOP#1:conc#86 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-474 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {258 0 0 0-5588 {}} {258 0 0 0-5585 {}}} SUCCS {{258 0 0.750 0-5599 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5597) {AREA_SCORE {} NAME COPY_LOOP#1:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-475 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5598 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5598) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#56 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-476 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5597 {}} {146 0 0 0-5591 {}}} SUCCS {{259 0 0.750 0-5599 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5599) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-477 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5599 {}} {259 0 0.750 0-5598 {}} {258 0 0.750 0-5596 {}} {130 0 0 0-5591 {}}} SUCCS {{774 0 0 0-5599 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5600) {AREA_SCORE {} NAME COPY_LOOP#1:conc#88 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-478 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {258 0 0 0-5588 {}} {258 0 0 0-5585 {}}} SUCCS {{258 0 0.750 0-5603 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5601) {AREA_SCORE {} NAME COPY_LOOP#1:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-479 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5602 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5602) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#60 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-480 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5601 {}} {146 0 0 0-5591 {}}} SUCCS {{259 0 0.750 0-5603 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5603) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(5).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-481 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5603 {}} {259 0 0.750 0-5602 {}} {258 0 0.750 0-5600 {}} {130 0 0 0-5591 {}}} SUCCS {{774 0 0 0-5603 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5604) {AREA_SCORE {} NAME COPY_LOOP#1:conc#90 TYPE CONCATENATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-482 LOC {2 0.2250562640660165 2 0.8827831957989497 2 0.8827831957989497 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {258 0 0 0-5588 {}} {258 0 0 0-5585 {}}} SUCCS {{258 0 0.750 0-5607 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5605) {AREA_SCORE {} NAME COPY_LOOP#1:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-483 LOC {0 1.0 2 0.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{146 0 0 0-5591 {}} {774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5606 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5606) {AREA_SCORE {} NAME COPY_LOOP#1:COPY_LOOP#1:slc(COPY_LOOP#1:i(12:3))(8-2)#3 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-484 LOC {0 1.0 2 0.0 2 0.0 2 0.8827831957989497} PREDS {{259 0 0 0-5605 {}} {146 0 0 0-5591 {}}} SUCCS {{259 0 0.750 0-5607 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5607) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) QUANTITY 1 NAME COPY_LOOP#1:write_mem(xt:rsc(0)(7).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-485 LOC {2 1.0 2 0.9624906226556639 2 1.0 3 0.009377250562640604 3 0.009377250562640604} PREDS {{774 0 0 0-5607 {}} {259 0 0.750 0-5606 {}} {258 0 0.750 0-5604 {}} {130 0 0 0-5591 {}}} SUCCS {{774 0 0 0-5607 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5608) {AREA_SCORE {} NAME COPY_LOOP#1:i:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-486 LOC {0 1.0 1 0.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{774 0 0 0-5613 {}}} SUCCS {{259 0 0 0-5609 {}} {130 0 0 0-5612 {}} {256 0 0 0-5613 {}}} CYCLES {}}
set a(0-5609) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(8-0)#2 TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-487 LOC {0 1.0 1 0.0 1 0.0 3 0.9043510877719431} PREDS {{259 0 0 0-5608 {}}} SUCCS {{259 0 0 0-5610 {}} {130 0 0 0-5612 {}}} CYCLES {}}
set a(0-5610) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,2,1,10) QUANTITY 1 NAME COPY_LOOP#1:acc TYPE ACCU DELAY {1.02 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-488 LOC {1 0.0 1 0.9043510877719431 1 0.9043510877719431 1 0.9999999062265568 3 0.9999999062265568} PREDS {{259 0 0 0-5609 {}}} SUCCS {{259 0 0 0-5611 {}} {130 0 0 0-5612 {}} {258 0 0 0-5613 {}}} CYCLES {}}
set a(0-5611) {AREA_SCORE {} NAME COPY_LOOP#1:i:slc(COPY_LOOP#1:i(12:3))(9) TYPE READSLICE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-489 LOC {1 0.09564891222805702 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5610 {}}} SUCCS {{259 0 0 0-5612 {}}} CYCLES {}}
set a(0-5612) {AREA_SCORE {} NAME COPY_LOOP#1-8:break(COPY_LOOP#1) TYPE TERMINATE PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-490 LOC {3 0.009377344336084021 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-5611 {}} {130 0 0 0-5610 {}} {130 0 0 0-5609 {}} {130 0 0 0-5608 {}} {130 0 0 0-5607 {}} {130 0 0 0-5606 {}} {130 0 0 0-5605 {}} {130 0 0 0-5604 {}} {130 0 0 0-5603 {}} {130 0 0 0-5602 {}} {130 0 0 0-5601 {}} {130 0 0 0-5600 {}} {130 0 0 0-5599 {}} {130 0 0 0-5598 {}} {130 0 0 0-5597 {}} {130 0 0 0-5596 {}} {130 0 0 0-5595 {}} {130 0 0 0-5594 {}} {130 0 0 0-5593 {}} {130 0 0 0-5592 {}} {130 0 0 0-5590 {}} {130 0 0 0-5589 {}} {130 0 0 0-5588 {}} {130 0 0 0-5587 {}} {130 0 0 0-5586 {}} {130 0 0 0-5585 {}} {130 0 0 0-5584 {}} {130 0 0 0-5583 {}} {130 0 0 0-5582 {}} {130 0 0 0-5581 {}} {130 0 0 0-5580 {}} {130 0 0 0-5579 {}} {130 0 0 0-5578 {}} {130 0 0 0-5577 {}} {130 0 0 0-5576 {}} {130 0 0 0-5575 {}} {130 0 0 0-5574 {}} {130 0 0 0-5573 {}} {130 0 0 0-5572 {}} {130 0 0 0-5571 {}} {130 0 0 0-5570 {}} {130 0 0 0-5569 {}} {130 0 0 0-5568 {}} {130 0 0 0-5567 {}} {130 0 0 0-5565 {}} {130 0 0 0-5564 {}} {130 0 0 0-5563 {}} {130 0 0 0-5562 {}} {130 0 0 0-5561 {}} {130 0 0 0-5560 {}} {130 0 0 0-5559 {}} {130 0 0 0-5558 {}}} SUCCS {{129 0 0 0-5613 {}}} CYCLES {}}
set a(0-5613) {AREA_SCORE {} NAME COPY_LOOP#1:asn(COPY_LOOP#1:i(12:3).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5141 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-491 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-5613 {}} {129 0 0 0-5612 {}} {258 0 0 0-5610 {}} {256 0 0 0-5608 {}} {256 0 0 0-5605 {}} {256 0 0 0-5601 {}} {256 0 0 0-5597 {}} {256 0 0 0-5593 {}} {256 0 0 0-5589 {}} {256 0 0 0-5586 {}} {256 0 0 0-5583 {}} {256 0 0 0-5580 {}} {256 0 0 0-5576 {}} {256 0 0 0-5572 {}} {256 0 0 0-5568 {}} {256 0 0 0-5564 {}} {256 0 0 0-5561 {}} {256 0 0 0-5558 {}}} SUCCS {{774 0 0 0-5558 {}} {774 0 0 0-5561 {}} {774 0 0 0-5564 {}} {774 0 0 0-5568 {}} {774 0 0 0-5572 {}} {774 0 0 0-5576 {}} {774 0 0 0-5580 {}} {774 0 0 0-5583 {}} {774 0 0 0-5586 {}} {774 0 0 0-5589 {}} {774 0 0 0-5593 {}} {774 0 0 0-5597 {}} {774 0 0 0-5601 {}} {774 0 0 0-5605 {}} {774 0 0 0-5608 {}} {772 0 0 0-5613 {}}} CYCLES {}}
set a(0-5141) {CHI {0-5558 0-5559 0-5560 0-5561 0-5562 0-5563 0-5564 0-5565 0-5566 0-5567 0-5568 0-5569 0-5570 0-5571 0-5572 0-5573 0-5574 0-5575 0-5576 0-5577 0-5578 0-5579 0-5580 0-5581 0-5582 0-5583 0-5584 0-5585 0-5586 0-5587 0-5588 0-5589 0-5590 0-5591 0-5592 0-5593 0-5594 0-5595 0-5596 0-5597 0-5598 0-5599 0-5600 0-5601 0-5602 0-5603 0-5604 0-5605 0-5606 0-5607 0-5608 0-5609 0-5610 0-5611 0-5612 0-5613} ITERATIONS 512 RESET_LATENCY 0 CSTEPS 3 UNROLL 8 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 15360 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1536 TOTAL_CYCLES_IN 15360 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15360 NAME COPY_LOOP#1 TYPE LOOP DELAY {204762.13 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-492 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-5557 {}} {130 0 0 0-5140 {}}} SUCCS {{774 0 0 0-5140 {}} {772 0 0 0-5557 {}} {131 0 0 0-5614 {}} {130 0 0 0-5615 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5614) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_LOOP:acc TYPE ACCU DELAY {0.95 ns} PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-493 LOC {2 0.0 2 0.9113840960240059 2 0.9113840960240059 2 0.9999999062265565 2 0.9999999062265565} PREDS {{131 0 0 0-5141 {}} {258 0 0 0-5203 {}}} SUCCS {{259 0 0 0-5615 {}} {130 0 0 0-5616 {}}} CYCLES {}}
set a(0-5615) {AREA_SCORE {} NAME STAGE_LOOP:slc(STAGE_LOOP:acc)(4) TYPE READSLICE PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-494 LOC {2 0.08861590397599399 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5614 {}} {130 0 0 0-5141 {}}} SUCCS {{259 0 0 0-5616 {}}} CYCLES {}}
set a(0-5616) {AREA_SCORE {} NAME STAGE_LOOP:break(STAGE_LOOP) TYPE TERMINATE PAR 0-5139 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-495 LOC {2 0.08861590397599399 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5615 {}} {130 0 0 0-5614 {}} {130 0 0 0-5141 {}}} SUCCS {{129 0 0 0-5617 {}}} CYCLES {}}
set a(0-5617) {AREA_SCORE {} NAME asn(STAGE_LOOP:c(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-5139 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-5617 {}} {129 0 0 0-5616 {}} {258 0 0 0-5203 {}} {256 0 0 0-5202 {}}} SUCCS {{774 0 0 0-5202 {}} {772 0 0 0-5617 {}}} CYCLES {}}
set a(0-5139) {CHI {0-5202 0-5203 0-5204 0-5205 0-5140 0-5557 0-5141 0-5614 0-5615 0-5616 0-5617} ITERATIONS 10 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1213460 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 20 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 1213440 TOTAL_CYCLES 1213460 NAME STAGE_LOOP TYPE LOOP DELAY {16175435.13 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-496 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-5139 {}} {259 0 0 0-5201 {}} {258 0 0 0-5138 {}} {258 0 0 0-5142 {}}} SUCCS {{772 0 0 0-5201 {}} {774 0 0 0-5139 {}} {131 0 0 0-5618 {}} {130 0 0 0-5619 {}} {130 0 0 0-5620 {}} {130 0 0 0-5621 {}} {130 0 0 0-5622 {}} {130 0 0 0-5623 {}} {130 0 0 0-5624 {}} {130 0 0 0-5625 {}} {130 0 0 0-5626 {}} {130 0 0 0-5627 {}} {130 0 0 0-5628 {}} {130 0 0 0-5629 {}} {130 0 0 0-5630 {}} {130 0 0 0-5631 {}} {130 0 0 0-5632 {}} {130 0 0 0-5633 {}} {130 0 0 0-5634 {}} {130 0 0 0-5635 {}} {130 0 0 0-5636 {}} {130 0 0 0-5637 {}} {130 0 0 0-5638 {}} {130 0 0 0-5639 {}} {130 0 0 0-5640 {}} {130 0 0 0-5641 {}} {130 0 0 0-5642 {}} {130 0 0 0-5643 {}} {130 0 0 0-5644 {}} {130 0 0 0-5645 {}} {130 0 0 0-5646 {}} {130 0 0 0-5647 {}} {130 0 0 0-5648 {}} {130 0 0 0-5649 {}} {130 0 0 0-5650 {}} {130 0 0 0-5651 {}} {130 0 0 0-5652 {}} {130 0 0 0-5653 {}} {130 0 0 0-5654 {}} {130 0 0 0-5655 {}} {130 0 0 0-5656 {}} {130 0 0 0-5657 {}} {130 0 0 0-5658 {}} {130 0 0 0-5659 {}} {130 0 0 0-5660 {}} {130 0 0 0-5661 {}} {130 0 0 0-5662 {}} {130 0 0 0-5663 {}} {130 0 0 0-5664 {}} {130 0 0 0-5665 {}} {130 0 0 0-5666 {}} {130 0 0 0-5667 {}} {130 0 0 0-5668 {}} {130 0 0 0-5669 {}} {130 0 0 0-5670 {}} {130 0 0 0-5671 {}} {130 0 0 0-5672 {}} {130 0 0 0-5673 {}} {130 0 0 0-5674 {}} {130 0 0 0-5675 {}} {130 0 0 0-5676 {}} {130 0 0 0-5677 {}} {130 0 0 0-5678 {}} {130 0 0 0-5679 {}} {130 0 0 0-5680 {}} {130 0 0 0-5681 {}} {130 0 0 0-5682 {}} {130 0 0 0-5683 {}}} CYCLES {}}
set a(0-5618) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-497 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-5139 {}} {128 0 0 0-5619 {}}} SUCCS {{259 0 0 0-5619 {}}} CYCLES {}}
set a(0-5619) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-498 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5619 {}} {259 0 0 0-5618 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5618 {}} {772 0 0 0-5619 {}} {259 0 0 0-5620 {}}} CYCLES {}}
set a(0-5620) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-499 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5619 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5621) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-500 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5622 {}}} SUCCS {{259 0 0 0-5622 {}}} CYCLES {}}
set a(0-5622) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-501 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5622 {}} {259 0 0 0-5621 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5621 {}} {772 0 0 0-5622 {}} {259 0 0 0-5623 {}}} CYCLES {}}
set a(0-5623) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-502 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5622 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5624) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-503 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5625 {}}} SUCCS {{259 0 0 0-5625 {}}} CYCLES {}}
set a(0-5625) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-504 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5625 {}} {259 0 0 0-5624 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5624 {}} {772 0 0 0-5625 {}} {259 0 0 0-5626 {}}} CYCLES {}}
set a(0-5626) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-505 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5625 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5627) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-506 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5628 {}}} SUCCS {{259 0 0 0-5628 {}}} CYCLES {}}
set a(0-5628) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-507 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5628 {}} {259 0 0 0-5627 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5627 {}} {772 0 0 0-5628 {}} {259 0 0 0-5629 {}}} CYCLES {}}
set a(0-5629) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-508 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5628 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5630) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-509 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5631 {}}} SUCCS {{259 0 0 0-5631 {}}} CYCLES {}}
set a(0-5631) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-510 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5631 {}} {259 0 0 0-5630 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5630 {}} {772 0 0 0-5631 {}} {259 0 0 0-5632 {}}} CYCLES {}}
set a(0-5632) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-511 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5631 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5633) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-512 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5634 {}}} SUCCS {{259 0 0 0-5634 {}}} CYCLES {}}
set a(0-5634) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-513 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5634 {}} {259 0 0 0-5633 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5633 {}} {772 0 0 0-5634 {}} {259 0 0 0-5635 {}}} CYCLES {}}
set a(0-5635) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-514 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5634 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5636) {AREA_SCORE {} NAME CHN#6 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-515 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5637 {}}} SUCCS {{259 0 0 0-5637 {}}} CYCLES {}}
set a(0-5637) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-516 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5637 {}} {259 0 0 0-5636 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5636 {}} {772 0 0 0-5637 {}} {259 0 0 0-5638 {}}} CYCLES {}}
set a(0-5638) {AREA_SCORE {} NAME DataInp#6 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-517 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5637 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5639) {AREA_SCORE {} NAME CHN#7 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-518 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5640 {}}} SUCCS {{259 0 0 0-5640 {}}} CYCLES {}}
set a(0-5640) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME twiddle:io_sync(twiddle:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-519 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5640 {}} {259 0 0 0-5639 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5639 {}} {772 0 0 0-5640 {}} {259 0 0 0-5641 {}}} CYCLES {}}
set a(0-5641) {AREA_SCORE {} NAME DataInp#7 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-520 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5640 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5642) {AREA_SCORE {} NAME CHN#8 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-521 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5643 {}}} SUCCS {{259 0 0 0-5643 {}}} CYCLES {}}
set a(0-5643) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-522 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5643 {}} {259 0 0 0-5642 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5642 {}} {772 0 0 0-5643 {}} {259 0 0 0-5644 {}}} CYCLES {}}
set a(0-5644) {AREA_SCORE {} NAME DataInp#8 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-523 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5643 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5645) {AREA_SCORE {} NAME CHN#9 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-524 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5646 {}}} SUCCS {{259 0 0 0-5646 {}}} CYCLES {}}
set a(0-5646) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-525 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5646 {}} {259 0 0 0-5645 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5645 {}} {772 0 0 0-5646 {}} {259 0 0 0-5647 {}}} CYCLES {}}
set a(0-5647) {AREA_SCORE {} NAME DataInp#9 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-526 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5646 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5648) {AREA_SCORE {} NAME CHN#10 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-527 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5649 {}}} SUCCS {{259 0 0 0-5649 {}}} CYCLES {}}
set a(0-5649) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-528 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5649 {}} {259 0 0 0-5648 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5648 {}} {772 0 0 0-5649 {}} {259 0 0 0-5650 {}}} CYCLES {}}
set a(0-5650) {AREA_SCORE {} NAME DataInp#10 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-529 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5649 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5651) {AREA_SCORE {} NAME CHN#11 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-530 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5652 {}}} SUCCS {{259 0 0 0-5652 {}}} CYCLES {}}
set a(0-5652) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-531 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5652 {}} {259 0 0 0-5651 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5651 {}} {772 0 0 0-5652 {}} {259 0 0 0-5653 {}}} CYCLES {}}
set a(0-5653) {AREA_SCORE {} NAME DataInp#11 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-532 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5652 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5654) {AREA_SCORE {} NAME CHN#12 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-533 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5655 {}}} SUCCS {{259 0 0 0-5655 {}}} CYCLES {}}
set a(0-5655) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-534 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5655 {}} {259 0 0 0-5654 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5654 {}} {772 0 0 0-5655 {}} {259 0 0 0-5656 {}}} CYCLES {}}
set a(0-5656) {AREA_SCORE {} NAME DataInp#12 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-535 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5655 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5657) {AREA_SCORE {} NAME CHN#13 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-536 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5658 {}}} SUCCS {{259 0 0 0-5658 {}}} CYCLES {}}
set a(0-5658) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(5)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-537 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5658 {}} {259 0 0 0-5657 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5657 {}} {772 0 0 0-5658 {}} {259 0 0 0-5659 {}}} CYCLES {}}
set a(0-5659) {AREA_SCORE {} NAME DataInp#13 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-538 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5658 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5660) {AREA_SCORE {} NAME CHN#14 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-539 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5661 {}}} SUCCS {{259 0 0 0-5661 {}}} CYCLES {}}
set a(0-5661) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-540 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5661 {}} {259 0 0 0-5660 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5660 {}} {772 0 0 0-5661 {}} {259 0 0 0-5662 {}}} CYCLES {}}
set a(0-5662) {AREA_SCORE {} NAME DataInp#14 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-541 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5661 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5663) {AREA_SCORE {} NAME CHN#15 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-542 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5664 {}}} SUCCS {{259 0 0 0-5664 {}}} CYCLES {}}
set a(0-5664) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME result:io_sync(result:rsc.triosy(0)(7)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-543 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5664 {}} {259 0 0 0-5663 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5663 {}} {772 0 0 0-5664 {}} {259 0 0 0-5665 {}}} CYCLES {}}
set a(0-5665) {AREA_SCORE {} NAME DataInp#15 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-544 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5664 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5666) {AREA_SCORE {} NAME CHN#16 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-545 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5667 {}}} SUCCS {{259 0 0 0-5667 {}}} CYCLES {}}
set a(0-5667) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME g:io_sync(g:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-546 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5667 {}} {259 0 0 0-5666 {}} {130 0 0 0-5139 {}} {256 0 0 0-5143 {}}} SUCCS {{774 0 0 0-5143 {}} {128 0 0 0-5666 {}} {772 0 0 0-5667 {}} {259 0 0 0-5668 {}}} CYCLES {}}
set a(0-5668) {AREA_SCORE {} NAME DataInp#16 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-547 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5667 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5669) {AREA_SCORE {} NAME CHN#17 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-548 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5670 {}}} SUCCS {{259 0 0 0-5670 {}}} CYCLES {}}
set a(0-5670) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-549 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5670 {}} {259 0 0 0-5669 {}} {130 0 0 0-5139 {}} {256 0 0 0-5142 {}}} SUCCS {{774 0 0 0-5142 {}} {128 0 0 0-5669 {}} {772 0 0 0-5670 {}} {259 0 0 0-5671 {}}} CYCLES {}}
set a(0-5671) {AREA_SCORE {} NAME DataInp#17 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-550 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5670 {}} {130 0 0 0-5139 {}}} SUCCS {} CYCLES {}}
set a(0-5672) {AREA_SCORE {} NAME CHN#18 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-551 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5673 {}}} SUCCS {{259 0 0 0-5673 {}}} CYCLES {}}
set a(0-5673) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-552 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5673 {}} {259 0 0 0-5672 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5672 {}} {772 0 0 0-5673 {}} {259 0 0 0-5674 {}}} CYCLES {}}
set a(0-5674) {AREA_SCORE {} NAME DataInp#18 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-553 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5673 {}} {130 0 0 0-5139 {}} {256 0 0 0-5138 {}}} SUCCS {} CYCLES {}}
set a(0-5675) {AREA_SCORE {} NAME CHN#19 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-554 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5676 {}}} SUCCS {{259 0 0 0-5676 {}}} CYCLES {}}
set a(0-5676) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-555 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5676 {}} {259 0 0 0-5675 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5675 {}} {772 0 0 0-5676 {}} {259 0 0 0-5677 {}}} CYCLES {}}
set a(0-5677) {AREA_SCORE {} NAME DataInp#19 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-556 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5676 {}} {130 0 0 0-5139 {}} {256 0 0 0-5138 {}}} SUCCS {} CYCLES {}}
set a(0-5678) {AREA_SCORE {} NAME CHN#20 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-557 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5679 {}}} SUCCS {{259 0 0 0-5679 {}}} CYCLES {}}
set a(0-5679) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(4)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-558 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5679 {}} {259 0 0 0-5678 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5678 {}} {772 0 0 0-5679 {}} {259 0 0 0-5680 {}}} CYCLES {}}
set a(0-5680) {AREA_SCORE {} NAME DataInp#20 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-559 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5679 {}} {130 0 0 0-5139 {}} {256 0 0 0-5138 {}}} SUCCS {} CYCLES {}}
set a(0-5681) {AREA_SCORE {} NAME CHN#21 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-560 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-5139 {}} {128 0 0 0-5682 {}}} SUCCS {{259 0 0 0-5682 {}}} CYCLES {}}
set a(0-5682) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 22 NAME vec:io_sync(vec:rsc.triosy(0)(6)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-561 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-5682 {}} {259 0 0 0-5681 {}} {130 0 0 0-5139 {}}} SUCCS {{128 0 0 0-5681 {}} {772 0 0 0-5682 {}} {259 0 0 0-5683 {}}} CYCLES {}}
set a(0-5683) {AREA_SCORE {} NAME DataInp#21 TYPE {C-CORE PORT} PAR 0-5137 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-562 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-5682 {}} {130 0 0 0-5139 {}} {256 0 0 0-5138 {}}} SUCCS {} CYCLES {}}
set a(0-5137) {CHI {0-5142 0-5143 0-5144 0-5138 0-5201 0-5139 0-5618 0-5619 0-5620 0-5621 0-5622 0-5623 0-5624 0-5625 0-5626 0-5627 0-5628 0-5629 0-5630 0-5631 0-5632 0-5633 0-5634 0-5635 0-5636 0-5637 0-5638 0-5639 0-5640 0-5641 0-5642 0-5643 0-5644 0-5645 0-5646 0-5647 0-5648 0-5649 0-5650 0-5651 0-5652 0-5653 0-5654 0-5655 0-5656 0-5657 0-5658 0-5659 0-5660 0-5661 0-5662 0-5663 0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673 0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683} ITERATIONS Infinite LATENCY 1214993 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1214998 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 1214996 TOTAL_CYCLES 1214998 NAME main TYPE LOOP DELAY {16195936.67 ns} PAR 0-5136 XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-563 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0 0-5137 {}}} SUCCS {{774 0 0 0-5137 {}}} CYCLES {}}
set a(0-5136) {CHI 0-5137 ITERATIONS Infinite LATENCY 1214993 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {13.33 ns} FULL_PERIOD {13.33 ns} THROUGHPUT_PERIOD 1214998 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 1214998 TOTAL_CYCLES 1214998 NAME core:rlp TYPE LOOP DELAY {16195936.67 ns} PAR {} XREFS 3e609f2c-ac01-4f40-a2ac-7dbc56a8a1ca-564 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5136-TOTALCYCLES) {1214998}
set a(0-5136-QMOD) {ccs_in(2,64) 0-5142 ccs_in(3,64) 0-5143 BLOCK_1R1W_RBW_rport(15,9,64,512,512,64,1) 0-5147 BLOCK_1R1W_RBW_rport(17,9,64,512,512,64,1) 0-5150 BLOCK_1R1W_RBW_rwport_en(7,7,128,128,128,128,1) {0-5157 0-5226 0-5242 0-5570} BLOCK_1R1W_RBW_rwport_en(9,7,128,128,128,128,1) {0-5161 0-5305 0-5365 0-5574} BLOCK_1R1W_RBW_rwport_en(11,7,128,128,128,128,1) {0-5165 0-5229 0-5381 0-5578} BLOCK_1R1W_RBW_rwport_en(13,7,128,128,128,128,1) {0-5169 0-5368 0-5472 0-5582} BLOCK_1R1W_RBW_rport(19,9,64,512,512,64,1) 0-5172 BLOCK_1R1W_RBW_rport(21,9,64,512,512,64,1) 0-5175 BLOCK_1R1W_RBW_rwport_en(8,7,128,128,128,128,1) {0-5182 0-5269 0-5289 0-5595} BLOCK_1R1W_RBW_rwport_en(10,7,128,128,128,128,1) {0-5186 0-5345 0-5443 0-5599} BLOCK_1R1W_RBW_rwport_en(12,7,128,128,128,128,1) {0-5190 0-5292 0-5423 0-5603} BLOCK_1R1W_RBW_rwport_en(14,7,128,128,128,128,1) {0-5194 0-5446 0-5536 0-5607} mgc_add(9,0,2,1,10) {0-5197 0-5610} mgc_add(4,0,1,1,4) 0-5203 mgc_shift_l(1,1,4,9) 0-5204 mgc_mux(64,1,2) {0-5234 0-5261 0-5266 0-5297 0-5302 0-5324 0-5373 0-5378 0-5400 0-5451 0-5491} mgc_and(8,2) 0-5238 BLOCK_1R1W_RBW_rport(31,9,64,512,512,64,1) 0-5239 mgc_mul(64,0,64,0,128) {0-5244 0-5271 0-5307 0-5347 0-5383 0-5425 0-5474 0-5538} mgc_rem(128,64,0) {0-5245 0-5247 0-5272 0-5274 0-5308 0-5310 0-5348 0-5350 0-5384 0-5386 0-5426 0-5428 0-5475 0-5477 0-5539 0-5541} mgc_add(64,0,64,0,65) {0-5246 0-5273 0-5309 0-5349 0-5385 0-5427 0-5476 0-5540} BLOCK_1R1W_RBW_rwport(23,9,64,512,512,64,1) {0-5249 0-5256 0-5560} mgc_add(65,0,64,0,65) {0-5252 0-5279 0-5315 0-5355 0-5391 0-5433 0-5482 0-5546} mgc_rem(65,65,1) {0-5253 0-5280 0-5316 0-5356 0-5392 0-5434 0-5483 0-5547} BLOCK_1R1W_RBW_rport(32,9,64,512,512,64,1) 0-5264 BLOCK_1R1W_RBW_wport(24,9,64,512,512,64,1) {0-5276 0-5283} BLOCK_1R1W_RBW_rport(33,9,64,512,512,64,1) 0-5300 BLOCK_1R1W_RBW_rwport(25,9,64,512,512,64,1) {0-5312 0-5319 0-5563} BLOCK_1R1W_RBW_rport(34,9,64,512,512,64,1) 0-5327 mgc_mux1hot(64,4) {0-5342 0-5420 0-5469} BLOCK_1R1W_RBW_wport(26,9,64,512,512,64,1) {0-5352 0-5359} BLOCK_1R1W_RBW_rport(35,9,64,512,512,64,1) 0-5376 BLOCK_1R1W_RBW_rwport(27,9,64,512,512,64,1) {0-5388 0-5395 0-5585} BLOCK_1R1W_RBW_rport(36,9,64,512,512,64,1) 0-5405 BLOCK_1R1W_RBW_wport(28,9,64,512,512,64,1) {0-5430 0-5437} BLOCK_1R1W_RBW_rport(37,9,64,512,512,64,1) 0-5454 BLOCK_1R1W_RBW_rwport(29,9,64,512,512,64,1) {0-5479 0-5486 0-5588} BLOCK_1R1W_RBW_rport(38,9,64,512,512,64,1) 0-5494 mgc_mux1hot(64,8) 0-5533 BLOCK_1R1W_RBW_wport(30,9,64,512,512,64,1) {0-5543 0-5550} mgc_add(8,0,2,1,9) 0-5552 mgc_add(4,0,1,1,5) 0-5614 mgc_io_sync(0) {0-5619 0-5622 0-5625 0-5628 0-5631 0-5634 0-5637 0-5640 0-5643 0-5646 0-5649 0-5652 0-5655 0-5658 0-5661 0-5664 0-5667 0-5670 0-5673 0-5676 0-5679 0-5682}}
set a(0-5136-PROC_NAME) {core}
set a(0-5136-HIER_NAME) {/peaceNTT/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-5136}

