
main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000134 <ADC1_2_IRQHandler>:
static void Default_Handler(void) 
{
  /* Go into an infinite loop. */
  while (1) 
  {
  }
 8000134:	e7fe      	b.n	8000134 <ADC1_2_IRQHandler>
 8000136:	bf00      	nop

08000138 <Default_Reset_Handler>:
  *         supplied main() routine is called. 
  * @param  None
  * @retval None
  */
void Default_Reset_Handler(void)
{
 8000138:	b508      	push	{r3, lr}
  unsigned long *pulSrc, *pulDest;

  // Copy the data segment initializers from flash to SRAM 
  pulSrc = &_sidata;

  for(pulDest = &_sdata; pulDest < &_edata; )
 800013a:	480d      	ldr	r0, [pc, #52]	; (8000170 <zero_loop+0x16>)
 800013c:	4b0d      	ldr	r3, [pc, #52]	; (8000174 <zero_loop+0x1a>)
 800013e:	4298      	cmp	r0, r3
 8000140:	d207      	bcs.n	8000152 <Default_Reset_Handler+0x1a>
  {
    *(pulDest++) = *(pulSrc++);
 8000142:	43c2      	mvns	r2, r0
 8000144:	441a      	add	r2, r3
 8000146:	f022 0203 	bic.w	r2, r2, #3
 800014a:	3204      	adds	r2, #4
 800014c:	490a      	ldr	r1, [pc, #40]	; (8000178 <zero_loop+0x1e>)
 800014e:	f001 fab5 	bl	80016bc <memcpy>
  }
  
  // Zero fill the bss segment.  This is done with inline assembly since this
  //  will clear the value of pulDest if it is not kept in a register. 
  __asm("  ldr     r0, =_sbss\n"
 8000152:	480a      	ldr	r0, [pc, #40]	; (800017c <zero_loop+0x22>)
 8000154:	490a      	ldr	r1, [pc, #40]	; (8000180 <zero_loop+0x26>)
 8000156:	f04f 0200 	mov.w	r2, #0

0800015a <zero_loop>:
 800015a:	4288      	cmp	r0, r1
 800015c:	bfb8      	it	lt
 800015e:	f840 2b04 	strlt.w	r2, [r0], #4
 8000162:	dbfa      	blt.n	800015a <zero_loop>
        "    it      lt\n"
        "    strlt   r2, [r0], #4\n"
        "    blt     zero_loop");
  
  /* Setup the microcontroller system. */
  SystemInit();
 8000164:	f000 f820 	bl	80001a8 <SystemInit>
    
  /* Call the application's entry point.*/
  main();
}
 8000168:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Setup the microcontroller system. */
  SystemInit();
    
  /* Call the application's entry point.*/
  main();
 800016c:	f001 bb40 	b.w	80017f0 <main>
 8000170:	20000000 	.word	0x20000000
 8000174:	20000028 	.word	0x20000028
 8000178:	080018c0 	.word	0x080018c0
 800017c:	2000043c 	.word	0x2000043c
 8000180:	20000508 	.word	0x20000508

08000184 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000184:	4770      	bx	lr
 8000186:	bf00      	nop

08000188 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8000188:	e7fe      	b.n	8000188 <HardFault_Handler>
 800018a:	bf00      	nop

0800018c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 800018c:	e7fe      	b.n	800018c <MemManage_Handler>
 800018e:	bf00      	nop

08000190 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8000190:	e7fe      	b.n	8000190 <BusFault_Handler>
 8000192:	bf00      	nop

08000194 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8000194:	e7fe      	b.n	8000194 <UsageFault_Handler>
 8000196:	bf00      	nop

08000198 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000198:	4770      	bx	lr
 800019a:	bf00      	nop

0800019c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop

080001a0 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80001a0:	4770      	bx	lr
 80001a2:	bf00      	nop

080001a4 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80001a4:	4770      	bx	lr
 80001a6:	bf00      	nop

080001a8 <SystemInit>:
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001a8:	4b36      	ldr	r3, [pc, #216]	; (8000284 <SystemInit+0xdc>)

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001aa:	4837      	ldr	r0, [pc, #220]	; (8000288 <SystemInit+0xe0>)
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001ac:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001ae:	2100      	movs	r1, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80001b0:	f042 0201 	orr.w	r2, r2, #1
 80001b4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80001b6:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80001b8:	681a      	ldr	r2, [r3, #0]
 80001ba:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80001be:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80001c2:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80001c4:	6058      	str	r0, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001c6:	681a      	ldr	r2, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80001c8:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80001ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001ce:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80001d0:	60d9      	str	r1, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80001d2:	9100      	str	r1, [sp, #0]
 80001d4:	9101      	str	r1, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80001d6:	681a      	ldr	r2, [r3, #0]
 80001d8:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80001dc:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80001de:	461a      	mov	r2, r3
 80001e0:	e003      	b.n	80001ea <SystemInit+0x42>
    StartUpCounter++;
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80001e2:	9b00      	ldr	r3, [sp, #0]
 80001e4:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80001e8:	d009      	beq.n	80001fe <SystemInit+0x56>
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80001ea:	6813      	ldr	r3, [r2, #0]
 80001ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80001f0:	9301      	str	r3, [sp, #4]
    StartUpCounter++;
 80001f2:	9b00      	ldr	r3, [sp, #0]
 80001f4:	3301      	adds	r3, #1
 80001f6:	9300      	str	r3, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80001f8:	9b01      	ldr	r3, [sp, #4]
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d0f1      	beq.n	80001e2 <SystemInit+0x3a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80001fe:	4b21      	ldr	r3, [pc, #132]	; (8000284 <SystemInit+0xdc>)
 8000200:	681b      	ldr	r3, [r3, #0]
 8000202:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 8000206:	bf18      	it	ne
 8000208:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 800020a:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 800020c:	9b01      	ldr	r3, [sp, #4]
 800020e:	2b01      	cmp	r3, #1
 8000210:	d005      	beq.n	800021e <SystemInit+0x76>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000212:	4b1e      	ldr	r3, [pc, #120]	; (800028c <SystemInit+0xe4>)
 8000214:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000218:	609a      	str	r2, [r3, #8]
#endif
}
 800021a:	b002      	add	sp, #8
 800021c:	4770      	bx	lr
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800021e:	4b19      	ldr	r3, [pc, #100]	; (8000284 <SystemInit+0xdc>)
    PWR->CR |= PWR_CR_VOS;
 8000220:	491b      	ldr	r1, [pc, #108]	; (8000290 <SystemInit+0xe8>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000222:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000224:	481b      	ldr	r0, [pc, #108]	; (8000294 <SystemInit+0xec>)
  }

  if (HSEStatus == (uint32_t)0x01)
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000226:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800022a:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800022c:	680a      	ldr	r2, [r1, #0]
 800022e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000232:	600a      	str	r2, [r1, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000234:	689a      	ldr	r2, [r3, #8]
 8000236:	609a      	str	r2, [r3, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000238:	689a      	ldr	r2, [r3, #8]
 800023a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800023e:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8000246:	609a      	str	r2, [r3, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000248:	6058      	str	r0, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800024a:	681a      	ldr	r2, [r3, #0]
 800024c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8000250:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000252:	461a      	mov	r2, r3
 8000254:	6811      	ldr	r1, [r2, #0]
 8000256:	4b0b      	ldr	r3, [pc, #44]	; (8000284 <SystemInit+0xdc>)
 8000258:	0189      	lsls	r1, r1, #6
 800025a:	d5fb      	bpl.n	8000254 <SystemInit+0xac>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800025c:	4a0e      	ldr	r2, [pc, #56]	; (8000298 <SystemInit+0xf0>)
 800025e:	f240 7105 	movw	r1, #1797	; 0x705
 8000262:	6011      	str	r1, [r2, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000264:	689a      	ldr	r2, [r3, #8]
 8000266:	f022 0203 	bic.w	r2, r2, #3
 800026a:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800026c:	689a      	ldr	r2, [r3, #8]
 800026e:	f042 0202 	orr.w	r2, r2, #2
 8000272:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000274:	461a      	mov	r2, r3
 8000276:	6893      	ldr	r3, [r2, #8]
 8000278:	f003 030c 	and.w	r3, r3, #12
 800027c:	2b08      	cmp	r3, #8
 800027e:	d1fa      	bne.n	8000276 <SystemInit+0xce>
 8000280:	e7c7      	b.n	8000212 <SystemInit+0x6a>
 8000282:	bf00      	nop
 8000284:	40023800 	.word	0x40023800
 8000288:	24003010 	.word	0x24003010
 800028c:	e000ed00 	.word	0xe000ed00
 8000290:	40007000 	.word	0x40007000
 8000294:	07405408 	.word	0x07405408
 8000298:	40023c00 	.word	0x40023c00

0800029c <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 800029c:	4818      	ldr	r0, [pc, #96]	; (8000300 <SystemCoreClockUpdate+0x64>)
 800029e:	6883      	ldr	r3, [r0, #8]
 80002a0:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 80002a4:	2b04      	cmp	r3, #4
 80002a6:	d028      	beq.n	80002fa <SystemCoreClockUpdate+0x5e>
 80002a8:	2b08      	cmp	r3, #8
 80002aa:	d009      	beq.n	80002c0 <SystemCoreClockUpdate+0x24>
 80002ac:	4b15      	ldr	r3, [pc, #84]	; (8000304 <SystemCoreClockUpdate+0x68>)
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80002ae:	4a14      	ldr	r2, [pc, #80]	; (8000300 <SystemCoreClockUpdate+0x64>)
 80002b0:	4915      	ldr	r1, [pc, #84]	; (8000308 <SystemCoreClockUpdate+0x6c>)
 80002b2:	6892      	ldr	r2, [r2, #8]
 80002b4:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80002b8:	5c8a      	ldrb	r2, [r1, r2]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80002ba:	40d3      	lsrs	r3, r2
 80002bc:	610b      	str	r3, [r1, #16]
 80002be:	4770      	bx	lr
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80002c0:	6843      	ldr	r3, [r0, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002c2:	6841      	ldr	r1, [r0, #4]
      
      if (pllsource != 0)
 80002c4:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002c8:	6843      	ldr	r3, [r0, #4]
 80002ca:	bf18      	it	ne
 80002cc:	480f      	ldrne	r0, [pc, #60]	; (800030c <SystemCoreClockUpdate+0x70>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002ce:	f001 023f 	and.w	r2, r1, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80002d2:	bf0c      	ite	eq
 80002d4:	490b      	ldreq	r1, [pc, #44]	; (8000304 <SystemCoreClockUpdate+0x68>)
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002d6:	fbb0 f1f2 	udivne	r1, r0, r2
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80002da:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80002de:	bf08      	it	eq
 80002e0:	fbb1 f1f2 	udiveq	r1, r1, r2
 80002e4:	fb01 f203 	mul.w	r2, r1, r3
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80002e8:	4b05      	ldr	r3, [pc, #20]	; (8000300 <SystemCoreClockUpdate+0x64>)
 80002ea:	685b      	ldr	r3, [r3, #4]
 80002ec:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80002f0:	3301      	adds	r3, #1
 80002f2:	005b      	lsls	r3, r3, #1
      SystemCoreClock = pllvco/pllp;
 80002f4:	fbb2 f3f3 	udiv	r3, r2, r3
      break;
 80002f8:	e7d9      	b.n	80002ae <SystemCoreClockUpdate+0x12>
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
      break;
 80002fa:	4b04      	ldr	r3, [pc, #16]	; (800030c <SystemCoreClockUpdate+0x70>)
 80002fc:	e7d7      	b.n	80002ae <SystemCoreClockUpdate+0x12>
 80002fe:	bf00      	nop
 8000300:	40023800 	.word	0x40023800
 8000304:	00f42400 	.word	0x00f42400
 8000308:	20000000 	.word	0x20000000
 800030c:	007a1200 	.word	0x007a1200

08000310 <BEEP_Init>:
#include "beep.h" 
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_rcc.h"

void BEEP_Init(void)
{   
 8000310:	b5f0      	push	{r4, r5, r6, r7, lr}
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//下拉
  GPIO_Init(GPIOF, &GPIO_InitStructure);//初始化GPIO
 8000312:	4d0f      	ldr	r5, [pc, #60]	; (8000350 <BEEP_Init+0x40>)
#include "beep.h" 
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_rcc.h"

void BEEP_Init(void)
{   
 8000314:	b083      	sub	sp, #12
  GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//使能GPIOF时钟
 8000316:	2020      	movs	r0, #32
 8000318:	2101      	movs	r1, #1
 800031a:	f000 fccf 	bl	8000cbc <RCC_AHB1PeriphClockCmd>
  
  //初始化蜂鸣器对应引脚GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 800031e:	f44f 7480 	mov.w	r4, #256	; 0x100
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000322:	2203      	movs	r2, #3
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//下拉
 8000324:	2302      	movs	r3, #2
  GPIO_Init(GPIOF, &GPIO_InitStructure);//初始化GPIO
 8000326:	4628      	mov	r0, r5
 8000328:	4669      	mov	r1, sp

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//使能GPIOF时钟
  
  //初始化蜂鸣器对应引脚GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
 800032a:	2701      	movs	r7, #1
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 800032c:	2600      	movs	r6, #0
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 800032e:	f88d 2005 	strb.w	r2, [sp, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//下拉
 8000332:	f88d 3007 	strb.w	r3, [sp, #7]
  GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//使能GPIOF时钟
  
  //初始化蜂鸣器对应引脚GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8000336:	9400      	str	r4, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//普通输出模式
 8000338:	f88d 7004 	strb.w	r7, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//推挽输出
 800033c:	f88d 6006 	strb.w	r6, [sp, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//下拉
  GPIO_Init(GPIOF, &GPIO_InitStructure);//初始化GPIO
 8000340:	f000 fa60 	bl	8000804 <GPIO_Init>
	
  GPIO_ResetBits(GPIOF,GPIO_Pin_8);  //蜂鸣器对应引脚GPIOF8拉低， 
 8000344:	4628      	mov	r0, r5
 8000346:	4621      	mov	r1, r4
 8000348:	f000 fae8 	bl	800091c <GPIO_ResetBits>
}
 800034c:	b003      	add	sp, #12
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	40021400 	.word	0x40021400

08000354 <KEY_Init>:
#include "stm32f4xx_rcc.h"



void KEY_Init(void)
{
 8000354:	b570      	push	{r4, r5, r6, lr}
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 8000356:	2011      	movs	r0, #17
#include "stm32f4xx_rcc.h"



void KEY_Init(void)
{
 8000358:	b082      	sub	sp, #8
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 800035a:	2101      	movs	r1, #1
 800035c:	f000 fcae 	bl	8000cbc <RCC_AHB1PeriphClockCmd>
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000360:	2501      	movs	r5, #1
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
 8000362:	2200      	movs	r2, #0
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
  GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化GPIOE2,3,4
 8000364:	4669      	mov	r1, sp

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
 8000366:	2303      	movs	r3, #3
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
 8000368:	261c      	movs	r6, #28
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
  GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化GPIOE2,3,4
 800036a:	480a      	ldr	r0, [pc, #40]	; (8000394 <KEY_Init+0x40>)
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
 800036c:	f88d 2004 	strb.w	r2, [sp, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
 8000370:	f88d 3005 	strb.w	r3, [sp, #5]
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//使能GPIOA,GPIOE时钟
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2对应引脚
 8000374:	9600      	str	r6, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//普通输入模式
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
 8000376:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化GPIOE2,3,4
 800037a:	f000 fa43 	bl	8000804 <GPIO_Init>
	
	 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//WK_UP对应引脚PA0
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN ;//下拉
 800037e:	2302      	movs	r3, #2
  GPIO_Init(GPIOA, &GPIO_InitStructure);//初始化GPIOA0
 8000380:	4669      	mov	r1, sp
 8000382:	4805      	ldr	r0, [pc, #20]	; (8000398 <KEY_Init+0x44>)
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//上拉
  GPIO_Init(GPIOE, &GPIO_InitStructure);//初始化GPIOE2,3,4
	
	 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//WK_UP对应引脚PA0
 8000384:	9500      	str	r5, [sp, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN ;//下拉
 8000386:	f88d 3007 	strb.w	r3, [sp, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);//初始化GPIOA0
 800038a:	f000 fa3b 	bl	8000804 <GPIO_Init>
 
} 
 800038e:	b002      	add	sp, #8
 8000390:	bd70      	pop	{r4, r5, r6, pc}
 8000392:	bf00      	nop
 8000394:	40021000 	.word	0x40021000
 8000398:	40020000 	.word	0x40020000

0800039c <KEY_Scan>:


u8 KEY_Scan(u8 mode)
{	 
 800039c:	b510      	push	{r4, lr}
	static u8 key_up=1;//按键按松开标志
	if(mode)key_up=1;  //支持连按		  
 800039e:	b1a0      	cbz	r0, 80003ca <KEY_Scan+0x2e>
 80003a0:	4b33      	ldr	r3, [pc, #204]	; (8000470 <KEY_Scan+0xd4>)
 80003a2:	447b      	add	r3, pc
 80003a4:	2201      	movs	r2, #1
 80003a6:	701a      	strb	r2, [r3, #0]
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
 80003a8:	482f      	ldr	r0, [pc, #188]	; (8000468 <KEY_Scan+0xcc>)
 80003aa:	2110      	movs	r1, #16
 80003ac:	f000 faa0 	bl	80008f0 <GPIO_ReadInputDataBit>
 80003b0:	b9c0      	cbnz	r0, 80003e4 <KEY_Scan+0x48>
	{
//		delay_ms(10);//去抖动 
		key_up=0;
 80003b2:	4b30      	ldr	r3, [pc, #192]	; (8000474 <KEY_Scan+0xd8>)
		if(KEY0==0)return 1;
 80003b4:	482c      	ldr	r0, [pc, #176]	; (8000468 <KEY_Scan+0xcc>)
	static u8 key_up=1;//按键按松开标志
	if(mode)key_up=1;  //支持连按		  
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
	{
//		delay_ms(10);//去抖动 
		key_up=0;
 80003b6:	447b      	add	r3, pc
 80003b8:	2200      	movs	r2, #0
		if(KEY0==0)return 1;
 80003ba:	2110      	movs	r1, #16
	static u8 key_up=1;//按键按松开标志
	if(mode)key_up=1;  //支持连按		  
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
	{
//		delay_ms(10);//去抖动 
		key_up=0;
 80003bc:	701a      	strb	r2, [r3, #0]
		if(KEY0==0)return 1;
 80003be:	f000 fa97 	bl	80008f0 <GPIO_ReadInputDataBit>
 80003c2:	2800      	cmp	r0, #0
 80003c4:	d138      	bne.n	8000438 <KEY_Scan+0x9c>
 80003c6:	2001      	movs	r0, #1
 80003c8:	bd10      	pop	{r4, pc}

u8 KEY_Scan(u8 mode)
{	 
	static u8 key_up=1;//按键按松开标志
	if(mode)key_up=1;  //支持连按		  
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
 80003ca:	4b2b      	ldr	r3, [pc, #172]	; (8000478 <KEY_Scan+0xdc>)
 80003cc:	447b      	add	r3, pc
 80003ce:	781b      	ldrb	r3, [r3, #0]
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d1e9      	bne.n	80003a8 <KEY_Scan+0xc>
		key_up=0;
		if(KEY0==0)return 1;
		else if(KEY1==0)return 2;
		else if(KEY2==0)return 3;
		else if(WK_UP==1)return 4;
	}else if(KEY0==1&&KEY1==1&&KEY2==1&&WK_UP==0)key_up=1; 	    
 80003d4:	4824      	ldr	r0, [pc, #144]	; (8000468 <KEY_Scan+0xcc>)
 80003d6:	2110      	movs	r1, #16
 80003d8:	f000 fa8a 	bl	80008f0 <GPIO_ReadInputDataBit>
 80003dc:	2801      	cmp	r0, #1
 80003de:	d014      	beq.n	800040a <KEY_Scan+0x6e>
 	return 0;// 无按键按下
 80003e0:	2000      	movs	r0, #0
 80003e2:	bd10      	pop	{r4, pc}

u8 KEY_Scan(u8 mode)
{	 
	static u8 key_up=1;//按键按松开标志
	if(mode)key_up=1;  //支持连按		  
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
 80003e4:	4820      	ldr	r0, [pc, #128]	; (8000468 <KEY_Scan+0xcc>)
 80003e6:	2108      	movs	r1, #8
 80003e8:	f000 fa82 	bl	80008f0 <GPIO_ReadInputDataBit>
 80003ec:	2800      	cmp	r0, #0
 80003ee:	d0e0      	beq.n	80003b2 <KEY_Scan+0x16>
 80003f0:	481d      	ldr	r0, [pc, #116]	; (8000468 <KEY_Scan+0xcc>)
 80003f2:	2104      	movs	r1, #4
 80003f4:	f000 fa7c 	bl	80008f0 <GPIO_ReadInputDataBit>
 80003f8:	2800      	cmp	r0, #0
 80003fa:	d0da      	beq.n	80003b2 <KEY_Scan+0x16>
 80003fc:	481b      	ldr	r0, [pc, #108]	; (800046c <KEY_Scan+0xd0>)
 80003fe:	2101      	movs	r1, #1
 8000400:	f000 fa76 	bl	80008f0 <GPIO_ReadInputDataBit>
 8000404:	2801      	cmp	r0, #1
 8000406:	d1e5      	bne.n	80003d4 <KEY_Scan+0x38>
 8000408:	e7d3      	b.n	80003b2 <KEY_Scan+0x16>
		key_up=0;
		if(KEY0==0)return 1;
		else if(KEY1==0)return 2;
		else if(KEY2==0)return 3;
		else if(WK_UP==1)return 4;
	}else if(KEY0==1&&KEY1==1&&KEY2==1&&WK_UP==0)key_up=1; 	    
 800040a:	4817      	ldr	r0, [pc, #92]	; (8000468 <KEY_Scan+0xcc>)
 800040c:	2108      	movs	r1, #8
 800040e:	f000 fa6f 	bl	80008f0 <GPIO_ReadInputDataBit>
 8000412:	2801      	cmp	r0, #1
 8000414:	d1e4      	bne.n	80003e0 <KEY_Scan+0x44>
 8000416:	4814      	ldr	r0, [pc, #80]	; (8000468 <KEY_Scan+0xcc>)
 8000418:	2104      	movs	r1, #4
 800041a:	f000 fa69 	bl	80008f0 <GPIO_ReadInputDataBit>
 800041e:	2801      	cmp	r0, #1
 8000420:	4604      	mov	r4, r0
 8000422:	d1dd      	bne.n	80003e0 <KEY_Scan+0x44>
 8000424:	4811      	ldr	r0, [pc, #68]	; (800046c <KEY_Scan+0xd0>)
 8000426:	4621      	mov	r1, r4
 8000428:	f000 fa62 	bl	80008f0 <GPIO_ReadInputDataBit>
 800042c:	2800      	cmp	r0, #0
 800042e:	d1d7      	bne.n	80003e0 <KEY_Scan+0x44>
 8000430:	4b12      	ldr	r3, [pc, #72]	; (800047c <KEY_Scan+0xe0>)
 8000432:	447b      	add	r3, pc
 8000434:	701c      	strb	r4, [r3, #0]
 8000436:	bd10      	pop	{r4, pc}
	if(key_up&&(KEY0==0||KEY1==0||KEY2==0||WK_UP==1))
	{
//		delay_ms(10);//去抖动 
		key_up=0;
		if(KEY0==0)return 1;
		else if(KEY1==0)return 2;
 8000438:	480b      	ldr	r0, [pc, #44]	; (8000468 <KEY_Scan+0xcc>)
 800043a:	2108      	movs	r1, #8
 800043c:	f000 fa58 	bl	80008f0 <GPIO_ReadInputDataBit>
 8000440:	b908      	cbnz	r0, 8000446 <KEY_Scan+0xaa>
 8000442:	2002      	movs	r0, #2
 8000444:	bd10      	pop	{r4, pc}
		else if(KEY2==0)return 3;
 8000446:	4808      	ldr	r0, [pc, #32]	; (8000468 <KEY_Scan+0xcc>)
 8000448:	2104      	movs	r1, #4
 800044a:	f000 fa51 	bl	80008f0 <GPIO_ReadInputDataBit>
 800044e:	b908      	cbnz	r0, 8000454 <KEY_Scan+0xb8>
 8000450:	2003      	movs	r0, #3
		else if(WK_UP==1)return 4;
	}else if(KEY0==1&&KEY1==1&&KEY2==1&&WK_UP==0)key_up=1; 	    
 	return 0;// 无按键按下
}
 8000452:	bd10      	pop	{r4, pc}
//		delay_ms(10);//去抖动 
		key_up=0;
		if(KEY0==0)return 1;
		else if(KEY1==0)return 2;
		else if(KEY2==0)return 3;
		else if(WK_UP==1)return 4;
 8000454:	2101      	movs	r1, #1
 8000456:	4805      	ldr	r0, [pc, #20]	; (800046c <KEY_Scan+0xd0>)
 8000458:	f000 fa4a 	bl	80008f0 <GPIO_ReadInputDataBit>
	}else if(KEY0==1&&KEY1==1&&KEY2==1&&WK_UP==0)key_up=1; 	    
 	return 0;// 无按键按下
 800045c:	2801      	cmp	r0, #1
 800045e:	bf0c      	ite	eq
 8000460:	2004      	moveq	r0, #4
 8000462:	2000      	movne	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	bf00      	nop
 8000468:	40021000 	.word	0x40021000
 800046c:	40020000 	.word	0x40020000
 8000470:	17fffc6e 	.word	0x17fffc6e
 8000474:	17fffc5a 	.word	0x17fffc5a
 8000478:	17fffc44 	.word	0x17fffc44
 800047c:	17fffbde 	.word	0x17fffbde

08000480 <LED_Init>:
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_flash.h"

void LED_Init(void)
{
 8000480:	b570      	push	{r4, r5, r6, lr}
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//颅
	GPIO_Init(GPIOF, &GPIO_InitStructure);//鲁玫禄炉GPIO
 8000482:	4d0f      	ldr	r5, [pc, #60]	; (80004c0 <LED_Init+0x40>)
#include "stm32f4xx_rcc.h"
#include "stm32f4xx_gpio.h"
#include "stm32f4xx_flash.h"

void LED_Init(void)
{
 8000484:	b082      	sub	sp, #8
	
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//鹿GPIOF卤
 8000486:	2020      	movs	r0, #32
 8000488:	2101      	movs	r1, #1
 800048a:	f000 fc17 	bl	8000cbc <RCC_AHB1PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
 800048e:	f44f 64c0 	mov.w	r4, #1536	; 0x600
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
 8000492:	2301      	movs	r3, #1
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 8000494:	2203      	movs	r2, #3
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//颅
	GPIO_Init(GPIOF, &GPIO_InitStructure);//鲁玫禄炉GPIO
 8000496:	4628      	mov	r0, r5
 8000498:	4669      	mov	r1, sp
	
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//鹿GPIOF卤
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
 800049a:	2600      	movs	r6, #0
{
	
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//鹿GPIOF卤
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
 800049c:	f88d 3004 	strb.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//颅
 80004a0:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//鹿GPIOF卤
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 80004a4:	f88d 2005 	strb.w	r2, [sp, #5]
void LED_Init(void)
{
	
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//鹿GPIOF卤
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;//LED0潞LED1露
 80004a8:	9400      	str	r4, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//拧盲鲁枚拢
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//矛盲鲁枚
 80004aa:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//颅
	GPIO_Init(GPIOF, &GPIO_InitStructure);//鲁玫禄炉GPIO
 80004ae:	f000 f9a9 	bl	8000804 <GPIO_Init>
	
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);//GPIOF9,F10猫啪拢卢碌冒
 80004b2:	4628      	mov	r0, r5
 80004b4:	4621      	mov	r1, r4
 80004b6:	f000 fa2f 	bl	8000918 <GPIO_SetBits>

}
 80004ba:	b002      	add	sp, #8
 80004bc:	bd70      	pop	{r4, r5, r6, pc}
 80004be:	bf00      	nop
 80004c0:	40021400 	.word	0x40021400

080004c4 <uart_init>:
#if EN_USART1_RX  

u8 USART_RX_BUF[USART_REC_LEN];
u16 USART_RX_STA=0;

void uart_init(u32 bound){
 80004c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004c6:	4607      	mov	r7, r0
   
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80004c8:	2001      	movs	r0, #1
#if EN_USART1_RX  

u8 USART_RX_BUF[USART_REC_LEN];
u16 USART_RX_STA=0;

void uart_init(u32 bound){
 80004ca:	b089      	sub	sp, #36	; 0x24
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);
 
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
 80004cc:	4d26      	ldr	r5, [pc, #152]	; (8000568 <uart_init+0xa4>)
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	USART_Init(USART1, &USART_InitStructure);
 80004ce:	4e27      	ldr	r6, [pc, #156]	; (800056c <uart_init+0xa8>)
   
    GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 80004d0:	4601      	mov	r1, r0
 80004d2:	f000 fbf3 	bl	8000cbc <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);
 80004d6:	2010      	movs	r0, #16
 80004d8:	2101      	movs	r1, #1
 80004da:	f000 fc1f 	bl	8000d1c <RCC_APB2PeriphClockCmd>
 
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
 80004de:	4628      	mov	r0, r5
 80004e0:	2109      	movs	r1, #9
 80004e2:	2207      	movs	r2, #7
 80004e4:	f000 fa28 	bl	8000938 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1);
 80004e8:	4628      	mov	r0, r5
 80004ea:	210a      	movs	r1, #10
 80004ec:	2207      	movs	r2, #7
 80004ee:	f000 fa23 	bl	8000938 <GPIO_PinAFConfig>
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; 
 80004f2:	2400      	movs	r4, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);
 
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1);
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 80004f4:	f44f 62c0 	mov.w	r2, #1536	; 0x600
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80004f8:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; 
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; 
	GPIO_Init(GPIOA,&GPIO_InitStructure); 
 80004fa:	4628      	mov	r0, r5
 80004fc:	a902      	add	r1, sp, #8
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; 
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; 
 80004fe:	2501      	movs	r5, #1
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);
 
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1);
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1);
	
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 8000500:	9202      	str	r2, [sp, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8000502:	f88d 300c 	strb.w	r3, [sp, #12]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8000506:	f88d 300d 	strb.w	r3, [sp, #13]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; 
 800050a:	f88d 400e 	strb.w	r4, [sp, #14]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; 
 800050e:	f88d 500f 	strb.w	r5, [sp, #15]
	GPIO_Init(GPIOA,&GPIO_InitStructure); 
 8000512:	f000 f977 	bl	8000804 <GPIO_Init>
   	USART_InitStructure.USART_BaudRate = bound;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000516:	230c      	movs	r3, #12
	USART_Init(USART1, &USART_InitStructure);
 8000518:	4630      	mov	r0, r6
 800051a:	a904      	add	r1, sp, #16
   	USART_InitStructure.USART_BaudRate = bound;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800051c:	f8ad 301a 	strh.w	r3, [sp, #26]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; 
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; 
	GPIO_Init(GPIOA,&GPIO_InitStructure); 

   	USART_InitStructure.USART_BaudRate = bound;
 8000520:	9704      	str	r7, [sp, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000522:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000526:	f8ad 4016 	strh.w	r4, [sp, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 800052a:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800052e:	f8ad 401c 	strh.w	r4, [sp, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	USART_Init(USART1, &USART_InitStructure);
 8000532:	f000 fd47 	bl	8000fc4 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);
 8000536:	4630      	mov	r0, r6
 8000538:	4629      	mov	r1, r5
 800053a:	f000 fdc9 	bl	80010d0 <USART_Cmd>
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启相关中断
 800053e:	4630      	mov	r0, r6
 8000540:	462a      	mov	r2, r5
 8000542:	f240 5125 	movw	r1, #1317	; 0x525
 8000546:	f000 fe9d 	bl	8001284 <USART_ITConfig>

    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//串口1中断通道
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//抢占优先级3
 800054a:	2303      	movs	r3, #3
	USART_Cmd(USART1, ENABLE);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启相关中断

    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//串口1中断通道
 800054c:	2225      	movs	r2, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//抢占优先级3
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//子优先级3
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器、
 800054e:	a801      	add	r0, sp, #4
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启相关中断

    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//串口1中断通道
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//抢占优先级3
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//子优先级3
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
 8000550:	f88d 5007 	strb.w	r5, [sp, #7]
	USART_Cmd(USART1, ENABLE);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//开启相关中断

    NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//串口1中断通道
 8000554:	f88d 2004 	strb.w	r2, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=3;//抢占优先级3
 8000558:	f88d 3005 	strb.w	r3, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =3;		//子优先级3
 800055c:	f88d 3006 	strb.w	r3, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ通道使能
	NVIC_Init(&NVIC_InitStructure);	//根据指定的参数初始化VIC寄存器、
 8000560:	f000 f848 	bl	80005f4 <NVIC_Init>

#endif
	
}
 8000564:	b009      	add	sp, #36	; 0x24
 8000566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000568:	40020000 	.word	0x40020000
 800056c:	40011000 	.word	0x40011000

08000570 <USART1_IRQHandler>:


void USART1_IRQHandler(void)                	//串口1中断服务程序
{
 8000570:	b538      	push	{r3, r4, r5, lr}
 8000572:	4c18      	ldr	r4, [pc, #96]	; (80005d4 <USART1_IRQHandler+0x64>)
	u8 Res;
#if SYSTEM_SUPPORT_OS 		//如果SYSTEM_SUPPORT_OS为真，则需要支持OS.
	OSIntEnter();    
#endif
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断(接收到的数据必须是0x0d 0x0a结尾)
 8000574:	4816      	ldr	r0, [pc, #88]	; (80005d0 <USART1_IRQHandler+0x60>)
 8000576:	f240 5125 	movw	r1, #1317	; 0x525
	
}


void USART1_IRQHandler(void)                	//串口1中断服务程序
{
 800057a:	447c      	add	r4, pc
	u8 Res;
#if SYSTEM_SUPPORT_OS 		//如果SYSTEM_SUPPORT_OS为真，则需要支持OS.
	OSIntEnter();    
#endif
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断(接收到的数据必须是0x0d 0x0a结尾)
 800057c:	f000 feaa 	bl	80012d4 <USART_GetITStatus>
 8000580:	b900      	cbnz	r0, 8000584 <USART1_IRQHandler+0x14>
 8000582:	bd38      	pop	{r3, r4, r5, pc}
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//读取接收到的数据
 8000584:	4812      	ldr	r0, [pc, #72]	; (80005d0 <USART1_IRQHandler+0x60>)
 8000586:	f000 fddb 	bl	8001140 <USART_ReceiveData>
	   
		if((USART_RX_STA&0x8000)==0)//接收未完成
 800058a:	4b13      	ldr	r3, [pc, #76]	; (80005d8 <USART1_IRQHandler+0x68>)
 800058c:	58e2      	ldr	r2, [r4, r3]
 800058e:	8813      	ldrh	r3, [r2, #0]
 8000590:	041d      	lsls	r5, r3, #16
#if SYSTEM_SUPPORT_OS 		//如果SYSTEM_SUPPORT_OS为真，则需要支持OS.
	OSIntEnter();    
#endif
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //接收中断(接收到的数据必须是0x0d 0x0a结尾)
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//读取接收到的数据
 8000592:	b2c0      	uxtb	r0, r0
	   
		if((USART_RX_STA&0x8000)==0)//接收未完成
 8000594:	d4f5      	bmi.n	8000582 <USART1_IRQHandler+0x12>
		{
			if(USART_RX_STA&0x4000)//接收到了0x0d
 8000596:	0459      	lsls	r1, r3, #17
 8000598:	d40e      	bmi.n	80005b8 <USART1_IRQHandler+0x48>
				if(Res!=0x0a)USART_RX_STA=0;//接收错误,重新开始
				else USART_RX_STA|=0x8000;	//接收完成了 
			}
			else //还没收到0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 800059a:	280d      	cmp	r0, #13
 800059c:	d014      	beq.n	80005c8 <USART1_IRQHandler+0x58>
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 800059e:	490f      	ldr	r1, [pc, #60]	; (80005dc <USART1_IRQHandler+0x6c>)
 80005a0:	f3c3 050d 	ubfx	r5, r3, #0, #14
					USART_RX_STA++;
 80005a4:	3301      	adds	r3, #1
			else //还没收到0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 80005a6:	5861      	ldr	r1, [r4, r1]
					USART_RX_STA++;
 80005a8:	b29b      	uxth	r3, r3
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//接收数据错误,重新开始接收	  
 80005aa:	2bc7      	cmp	r3, #199	; 0xc7
			else //还没收到0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 80005ac:	5548      	strb	r0, [r1, r5]
					USART_RX_STA++;
 80005ae:	8013      	strh	r3, [r2, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//接收数据错误,重新开始接收	  
 80005b0:	d9e7      	bls.n	8000582 <USART1_IRQHandler+0x12>
	   
		if((USART_RX_STA&0x8000)==0)//接收未完成
		{
			if(USART_RX_STA&0x4000)//接收到了0x0d
			{
				if(Res!=0x0a)USART_RX_STA=0;//接收错误,重新开始
 80005b2:	2300      	movs	r3, #0
 80005b4:	8013      	strh	r3, [r2, #0]
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
 80005b8:	280a      	cmp	r0, #10
 80005ba:	d1fa      	bne.n	80005b2 <USART1_IRQHandler+0x42>
				else USART_RX_STA|=0x8000;	//接收完成了 
 80005bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80005c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80005c4:	8013      	strh	r3, [r2, #0]
 80005c6:	bd38      	pop	{r3, r4, r5, pc}
			}
			else //还没收到0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 80005c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005cc:	8013      	strh	r3, [r2, #0]
 80005ce:	bd38      	pop	{r3, r4, r5, pc}
 80005d0:	40011000 	.word	0x40011000
 80005d4:	17fffeaa 	.word	0x17fffeaa
 80005d8:	00000000 	.word	0x00000000
 80005dc:	00000004 	.word	0x00000004

080005e0 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80005e0:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80005e4:	4b02      	ldr	r3, [pc, #8]	; (80005f0 <NVIC_PriorityGroupConfig+0x10>)
 80005e6:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80005ea:	60d8      	str	r0, [r3, #12]
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop
 80005f0:	e000ed00 	.word	0xe000ed00

080005f4 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80005f4:	78c3      	ldrb	r3, [r0, #3]
 80005f6:	b95b      	cbnz	r3, 8000610 <NVIC_Init+0x1c>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80005f8:	7803      	ldrb	r3, [r0, #0]
 80005fa:	4818      	ldr	r0, [pc, #96]	; (800065c <NVIC_Init+0x68>)
 80005fc:	095a      	lsrs	r2, r3, #5
 80005fe:	3220      	adds	r2, #32
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000600:	f003 031f 	and.w	r3, r3, #31
 8000604:	2101      	movs	r1, #1
 8000606:	fa01 f303 	lsl.w	r3, r1, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800060a:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800060e:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000610:	4b13      	ldr	r3, [pc, #76]	; (8000660 <NVIC_Init+0x6c>)
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000612:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000614:	68d9      	ldr	r1, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000616:	7845      	ldrb	r5, [r0, #1]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000618:	7882      	ldrb	r2, [r0, #2]
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800061a:	7804      	ldrb	r4, [r0, #0]
 800061c:	4e0f      	ldr	r6, [pc, #60]	; (800065c <NVIC_Init+0x68>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 800061e:	43c9      	mvns	r1, r1
 8000620:	f3c1 2102 	ubfx	r1, r1, #8, #3
    tmppre = (0x4 - tmppriority);
 8000624:	f1c1 0704 	rsb	r7, r1, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000628:	b2ff      	uxtb	r7, r7
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800062a:	230f      	movs	r3, #15

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800062c:	40bd      	lsls	r5, r7
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 800062e:	410b      	asrs	r3, r1

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000630:	4013      	ands	r3, r2
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000632:	b2e9      	uxtb	r1, r5
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000634:	430b      	orrs	r3, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000636:	f104 4260 	add.w	r2, r4, #3758096384	; 0xe0000000
 800063a:	f502 4261 	add.w	r2, r2, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 800063e:	011b      	lsls	r3, r3, #4
 8000640:	b2db      	uxtb	r3, r3
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000642:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000646:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000648:	2201      	movs	r2, #1
 800064a:	f003 011f 	and.w	r1, r3, #31
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800064e:	095b      	lsrs	r3, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000650:	408a      	lsls	r2, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000652:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000656:	bcf0      	pop	{r4, r5, r6, r7}
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	e000e100 	.word	0xe000e100
 8000660:	e000ed00 	.word	0xe000ed00

08000664 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000664:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8000668:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800066c:	4b01      	ldr	r3, [pc, #4]	; (8000674 <NVIC_SetVectorTable+0x10>)
 800066e:	4308      	orrs	r0, r1
 8000670:	6098      	str	r0, [r3, #8]
 8000672:	4770      	bx	lr
 8000674:	e000ed00 	.word	0xe000ed00

08000678 <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <NVIC_SystemLPConfig+0x14>)
 800067a:	6913      	ldr	r3, [r2, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800067c:	b919      	cbnz	r1, 8000686 <NVIC_SystemLPConfig+0xe>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 800067e:	ea23 0000 	bic.w	r0, r3, r0
 8000682:	6110      	str	r0, [r2, #16]
 8000684:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8000686:	4318      	orrs	r0, r3
 8000688:	6110      	str	r0, [r2, #16]
 800068a:	4770      	bx	lr
 800068c:	e000ed00 	.word	0xe000ed00

08000690 <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000690:	4a04      	ldr	r2, [pc, #16]	; (80006a4 <SysTick_CLKSourceConfig+0x14>)
 8000692:	6813      	ldr	r3, [r2, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000694:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000696:	bf0c      	ite	eq
 8000698:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800069c:	f023 0304 	bicne.w	r3, r3, #4
 80006a0:	6013      	str	r3, [r2, #0]
 80006a2:	4770      	bx	lr
 80006a4:	e000e010 	.word	0xe000e010

080006a8 <GPIO_DeInit>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F42xxx/43xxx devices.
  *                      x can be (A, B, C, D and H) to select the GPIO peripheral for STM32F401xx devices.  
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 80006a8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 80006aa:	4b4b      	ldr	r3, [pc, #300]	; (80007d8 <GPIO_DeInit+0x130>)
 80006ac:	4298      	cmp	r0, r3
 80006ae:	d02a      	beq.n	8000706 <GPIO_DeInit+0x5e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 80006b0:	4b4a      	ldr	r3, [pc, #296]	; (80007dc <GPIO_DeInit+0x134>)
 80006b2:	4298      	cmp	r0, r3
 80006b4:	d031      	beq.n	800071a <GPIO_DeInit+0x72>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 80006b6:	4b4a      	ldr	r3, [pc, #296]	; (80007e0 <GPIO_DeInit+0x138>)
 80006b8:	4298      	cmp	r0, r3
 80006ba:	d038      	beq.n	800072e <GPIO_DeInit+0x86>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 80006bc:	4b49      	ldr	r3, [pc, #292]	; (80007e4 <GPIO_DeInit+0x13c>)
 80006be:	4298      	cmp	r0, r3
 80006c0:	d03f      	beq.n	8000742 <GPIO_DeInit+0x9a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 80006c2:	4b49      	ldr	r3, [pc, #292]	; (80007e8 <GPIO_DeInit+0x140>)
 80006c4:	4298      	cmp	r0, r3
 80006c6:	d046      	beq.n	8000756 <GPIO_DeInit+0xae>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 80006c8:	4b48      	ldr	r3, [pc, #288]	; (80007ec <GPIO_DeInit+0x144>)
 80006ca:	4298      	cmp	r0, r3
 80006cc:	d04d      	beq.n	800076a <GPIO_DeInit+0xc2>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 80006ce:	4b48      	ldr	r3, [pc, #288]	; (80007f0 <GPIO_DeInit+0x148>)
 80006d0:	4298      	cmp	r0, r3
 80006d2:	d054      	beq.n	800077e <GPIO_DeInit+0xd6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 80006d4:	4b47      	ldr	r3, [pc, #284]	; (80007f4 <GPIO_DeInit+0x14c>)
 80006d6:	4298      	cmp	r0, r3
 80006d8:	d05b      	beq.n	8000792 <GPIO_DeInit+0xea>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }

  else if (GPIOx == GPIOI)
 80006da:	4b47      	ldr	r3, [pc, #284]	; (80007f8 <GPIO_DeInit+0x150>)
 80006dc:	4298      	cmp	r0, r3
 80006de:	d062      	beq.n	80007a6 <GPIO_DeInit+0xfe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
 80006e0:	4b46      	ldr	r3, [pc, #280]	; (80007fc <GPIO_DeInit+0x154>)
 80006e2:	4298      	cmp	r0, r3
 80006e4:	d06b      	beq.n	80007be <GPIO_DeInit+0x116>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOK)
 80006e6:	4b46      	ldr	r3, [pc, #280]	; (8000800 <GPIO_DeInit+0x158>)
 80006e8:	4298      	cmp	r0, r3
 80006ea:	d000      	beq.n	80006ee <GPIO_DeInit+0x46>
 80006ec:	bd08      	pop	{r3, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
 80006ee:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80006f2:	2101      	movs	r1, #1
 80006f4:	f000 fb1e 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 80006f8:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80006fc:	2100      	movs	r1, #0
    }
  }
}
 80006fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOK)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
 8000702:	f000 bb17 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8000706:	2001      	movs	r0, #1
 8000708:	4601      	mov	r1, r0
 800070a:	f000 fb13 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 800070e:	2001      	movs	r0, #1
 8000710:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000712:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8000716:	f000 bb0d 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800071a:	2002      	movs	r0, #2
 800071c:	2101      	movs	r1, #1
 800071e:	f000 fb09 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8000722:	2002      	movs	r0, #2
 8000724:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000726:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800072a:	f000 bb03 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 800072e:	2004      	movs	r0, #4
 8000730:	2101      	movs	r1, #1
 8000732:	f000 faff 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 8000736:	2004      	movs	r0, #4
 8000738:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800073a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800073e:	f000 baf9 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000742:	2008      	movs	r0, #8
 8000744:	2101      	movs	r1, #1
 8000746:	f000 faf5 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800074a:	2008      	movs	r0, #8
 800074c:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800074e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8000752:	f000 baef 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8000756:	2010      	movs	r0, #16
 8000758:	2101      	movs	r1, #1
 800075a:	f000 faeb 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 800075e:	2010      	movs	r0, #16
 8000760:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000762:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8000766:	f000 bae5 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 800076a:	2020      	movs	r0, #32
 800076c:	2101      	movs	r1, #1
 800076e:	f000 fae1 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8000772:	2020      	movs	r0, #32
 8000774:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 8000776:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800077a:	f000 badb 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 800077e:	2040      	movs	r0, #64	; 0x40
 8000780:	2101      	movs	r1, #1
 8000782:	f000 fad7 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8000786:	2040      	movs	r0, #64	; 0x40
 8000788:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800078a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 800078e:	f000 bad1 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 8000792:	2080      	movs	r0, #128	; 0x80
 8000794:	2101      	movs	r1, #1
 8000796:	f000 facd 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800079a:	2080      	movs	r0, #128	; 0x80
 800079c:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 800079e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80007a2:	f000 bac7 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80007a6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80007aa:	2101      	movs	r1, #1
 80007ac:	f000 fac2 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80007b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80007b4:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80007b6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  }

  else if (GPIOx == GPIOI)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80007ba:	f000 babb 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
 80007be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007c2:	2101      	movs	r1, #1
 80007c4:	f000 fab6 	bl	8000d34 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 80007c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007cc:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOK, DISABLE);
    }
  }
}
 80007ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
  }
  else if (GPIOx == GPIOJ)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOJ, DISABLE);
 80007d2:	f000 baaf 	b.w	8000d34 <RCC_AHB1PeriphResetCmd>
 80007d6:	bf00      	nop
 80007d8:	40020000 	.word	0x40020000
 80007dc:	40020400 	.word	0x40020400
 80007e0:	40020800 	.word	0x40020800
 80007e4:	40020c00 	.word	0x40020c00
 80007e8:	40021000 	.word	0x40021000
 80007ec:	40021400 	.word	0x40021400
 80007f0:	40021800 	.word	0x40021800
 80007f4:	40021c00 	.word	0x40021c00
 80007f8:	40022000 	.word	0x40022000
 80007fc:	40022400 	.word	0x40022400
 8000800:	40022800 	.word	0x40022800

08000804 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000804:	2200      	movs	r2, #0
 8000806:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800080a:	4613      	mov	r3, r2
 800080c:	f8d1 e000 	ldr.w	lr, [r1]
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000810:	2701      	movs	r7, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000812:	f04f 0c03 	mov.w	ip, #3
 8000816:	e004      	b.n	8000822 <GPIO_Init+0x1e>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000818:	3301      	adds	r3, #1
 800081a:	2b10      	cmp	r3, #16
 800081c:	f102 0202 	add.w	r2, r2, #2
 8000820:	d028      	beq.n	8000874 <GPIO_Init+0x70>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000822:	fa07 f403 	lsl.w	r4, r7, r3
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000826:	ea04 050e 	and.w	r5, r4, lr

    if (currentpin == pos)
 800082a:	42a5      	cmp	r5, r4
 800082c:	d1f4      	bne.n	8000818 <GPIO_Init+0x14>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800082e:	f8d0 8000 	ldr.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000832:	790e      	ldrb	r6, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000834:	fa0c f402 	lsl.w	r4, ip, r2
 8000838:	43e4      	mvns	r4, r4
 800083a:	ea04 0808 	and.w	r8, r4, r8
 800083e:	f8c0 8000 	str.w	r8, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000842:	f8d0 8000 	ldr.w	r8, [r0]
 8000846:	fa06 f902 	lsl.w	r9, r6, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800084a:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800084c:	ea49 0808 	orr.w	r8, r9, r8

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000850:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000852:	f8c0 8000 	str.w	r8, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000856:	d90f      	bls.n	8000878 <GPIO_Init+0x74>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000858:	68c5      	ldr	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800085a:	79ce      	ldrb	r6, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800085c:	402c      	ands	r4, r5
 800085e:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000860:	68c5      	ldr	r5, [r0, #12]
 8000862:	fa06 f402 	lsl.w	r4, r6, r2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000866:	3301      	adds	r3, #1
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000868:	432c      	orrs	r4, r5
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800086a:	2b10      	cmp	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800086c:	60c4      	str	r4, [r0, #12]
 800086e:	f102 0202 	add.w	r2, r2, #2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000872:	d1d6      	bne.n	8000822 <GPIO_Init+0x1e>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8000874:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000878:	f8d0 9008 	ldr.w	r9, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800087c:	f891 8005 	ldrb.w	r8, [r1, #5]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000880:	798e      	ldrb	r6, [r1, #6]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000882:	ea04 0909 	and.w	r9, r4, r9
 8000886:	f8c0 9008 	str.w	r9, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800088a:	f8d0 9008 	ldr.w	r9, [r0, #8]
 800088e:	fa08 f802 	lsl.w	r8, r8, r2
 8000892:	ea48 0809 	orr.w	r8, r8, r9
 8000896:	f8c0 8008 	str.w	r8, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800089a:	f8d0 8004 	ldr.w	r8, [r0, #4]
 800089e:	ea28 0505 	bic.w	r5, r8, r5
 80008a2:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80008a4:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80008a8:	fa06 f503 	lsl.w	r5, r6, r3
 80008ac:	b2ad      	uxth	r5, r5
 80008ae:	ea45 0508 	orr.w	r5, r5, r8
 80008b2:	6045      	str	r5, [r0, #4]
 80008b4:	e7d0      	b.n	8000858 <GPIO_Init+0x54>
 80008b6:	bf00      	nop

080008b8 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80008b8:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80008ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80008be:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80008c0:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80008c2:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80008c4:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80008c6:	71c3      	strb	r3, [r0, #7]
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop

080008cc <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80008cc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 80008ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80008d2:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80008d4:	9b01      	ldr	r3, [sp, #4]
 80008d6:	430b      	orrs	r3, r1
 80008d8:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80008da:	9b01      	ldr	r3, [sp, #4]
 80008dc:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80008de:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80008e0:	9b01      	ldr	r3, [sp, #4]
 80008e2:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80008e4:	69c3      	ldr	r3, [r0, #28]
 80008e6:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80008e8:	69c3      	ldr	r3, [r0, #28]
 80008ea:	9301      	str	r3, [sp, #4]
}
 80008ec:	b002      	add	sp, #8
 80008ee:	4770      	bx	lr

080008f0 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80008f0:	6903      	ldr	r3, [r0, #16]
 80008f2:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80008f4:	bf14      	ite	ne
 80008f6:	2001      	movne	r0, #1
 80008f8:	2000      	moveq	r0, #0
 80008fa:	4770      	bx	lr

080008fc <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80008fc:	6900      	ldr	r0, [r0, #16]
}
 80008fe:	b280      	uxth	r0, r0
 8000900:	4770      	bx	lr
 8000902:	bf00      	nop

08000904 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000904:	6943      	ldr	r3, [r0, #20]
 8000906:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8000908:	bf14      	ite	ne
 800090a:	2001      	movne	r0, #1
 800090c:	2000      	moveq	r0, #0
 800090e:	4770      	bx	lr

08000910 <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8000910:	6940      	ldr	r0, [r0, #20]
}
 8000912:	b280      	uxth	r0, r0
 8000914:	4770      	bx	lr
 8000916:	bf00      	nop

08000918 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000918:	8301      	strh	r1, [r0, #24]
 800091a:	4770      	bx	lr

0800091c <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800091c:	8341      	strh	r1, [r0, #26]
 800091e:	4770      	bx	lr

08000920 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8000920:	b90a      	cbnz	r2, 8000926 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8000922:	8341      	strh	r1, [r0, #26]
 8000924:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8000926:	8301      	strh	r1, [r0, #24]
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop

0800092c <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 800092c:	6141      	str	r1, [r0, #20]
 800092e:	4770      	bx	lr

08000930 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8000930:	6943      	ldr	r3, [r0, #20]
 8000932:	4059      	eors	r1, r3
 8000934:	6141      	str	r1, [r0, #20]
 8000936:	4770      	bx	lr

08000938 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000938:	08cb      	lsrs	r3, r1, #3
 800093a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800093e:	f001 0107 	and.w	r1, r1, #7
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8000942:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000944:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000946:	6a04      	ldr	r4, [r0, #32]
 8000948:	230f      	movs	r3, #15
 800094a:	408b      	lsls	r3, r1
 800094c:	ea24 0303 	bic.w	r3, r4, r3
 8000950:	6203      	str	r3, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000952:	6a03      	ldr	r3, [r0, #32]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 8000954:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000958:	408a      	lsls	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800095a:	4313      	orrs	r3, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800095c:	6203      	str	r3, [r0, #32]
}
 800095e:	4770      	bx	lr

08000960 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000960:	4b0f      	ldr	r3, [pc, #60]	; (80009a0 <RCC_DeInit+0x40>)
  RCC->PLLI2SCFGR = 0x20003000;
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8000962:	4810      	ldr	r0, [pc, #64]	; (80009a4 <RCC_DeInit+0x44>)
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000964:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000966:	2100      	movs	r1, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000968:	f042 0201 	orr.w	r2, r2, #1
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 800096c:	b430      	push	{r4, r5}
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800096e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000970:	6099      	str	r1, [r3, #8]

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000972:	681a      	ldr	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000974:	4d0c      	ldr	r5, [pc, #48]	; (80009a8 <RCC_DeInit+0x48>)

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000976:	4c0d      	ldr	r4, [pc, #52]	; (80009ac <RCC_DeInit+0x4c>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits */
  RCC->CR &= (uint32_t)0xEAF6FFFF;
 8000978:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800097c:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8000980:	601a      	str	r2, [r3, #0]
  
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000982:	605d      	str	r5, [r3, #4]

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F401xx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F413_423xx) || defined(STM32F469_479xx)  
  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8000984:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM32F446xx || STM32F413_423xx || STM32F469_479xx */

#if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F469_479xx) 
  /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
  RCC->PLLSAICFGR = 0x24003000;
 8000988:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000992:	601a      	str	r2, [r3, #0]
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 8000994:	bc30      	pop	{r4, r5}
  
  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000996:	60d9      	str	r1, [r3, #12]

  /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423xx devices */
  RCC->DCKCFGR = 0x00000000;
 8000998:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  
#if defined(STM32F410xx) || defined(STM32F413_423xx)
  /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F413_423xx devices */
  RCC->DCKCFGR2 = 0x00000000;
#endif /* STM32F410xx || STM32F413_423xx */  
}
 800099c:	4770      	bx	lr
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	24003000 	.word	0x24003000
 80009a8:	24003010 	.word	0x24003010
 80009ac:	20003000 	.word	0x20003000

080009b0 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80009b0:	4b02      	ldr	r3, [pc, #8]	; (80009bc <RCC_HSEConfig+0xc>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80009b6:	7018      	strb	r0, [r3, #0]
 80009b8:	4770      	bx	lr
 80009ba:	bf00      	nop
 80009bc:	40023802 	.word	0x40023802

080009c0 <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80009c0:	b082      	sub	sp, #8
  __IO uint32_t startupcounter = 0;
 80009c2:	2300      	movs	r3, #0

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80009c4:	4a0a      	ldr	r2, [pc, #40]	; (80009f0 <RCC_WaitForHSEStartUp+0x30>)
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 80009c6:	9301      	str	r3, [sp, #4]
 80009c8:	e002      	b.n	80009d0 <RCC_WaitForHSEStartUp+0x10>
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80009ca:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 80009ce:	d008      	beq.n	80009e2 <RCC_WaitForHSEStartUp+0x22>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80009d0:	6813      	ldr	r3, [r2, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80009d2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 80009d6:	9b01      	ldr	r3, [sp, #4]
 80009d8:	f103 0301 	add.w	r3, r3, #1
 80009dc:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80009de:	9b01      	ldr	r3, [sp, #4]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80009e0:	d0f3      	beq.n	80009ca <RCC_WaitForHSEStartUp+0xa>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80009e2:	4b03      	ldr	r3, [pc, #12]	; (80009f0 <RCC_WaitForHSEStartUp+0x30>)
 80009e4:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }
  return (status);
 80009e6:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 80009ea:	b002      	add	sp, #8
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	40023800 	.word	0x40023800

080009f4 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 80009f4:	4a03      	ldr	r2, [pc, #12]	; (8000a04 <RCC_AdjustHSICalibrationValue+0x10>)
 80009f6:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 80009f8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 80009fc:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8000a00:	6010      	str	r0, [r2, #0]
 8000a02:	4770      	bx	lr
 8000a04:	40023800 	.word	0x40023800

08000a08 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8000a08:	4b01      	ldr	r3, [pc, #4]	; (8000a10 <RCC_HSICmd+0x8>)
 8000a0a:	6018      	str	r0, [r3, #0]
 8000a0c:	4770      	bx	lr
 8000a0e:	bf00      	nop
 8000a10:	42470000 	.word	0x42470000

08000a14 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a14:	4b06      	ldr	r3, [pc, #24]	; (8000a30 <RCC_LSEConfig+0x1c>)
 8000a16:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000a18:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a1a:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8000a1c:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8000a1e:	d005      	beq.n	8000a2c <RCC_LSEConfig+0x18>
 8000a20:	2804      	cmp	r0, #4
 8000a22:	d102      	bne.n	8000a2a <RCC_LSEConfig+0x16>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8000a24:	2205      	movs	r2, #5
 8000a26:	701a      	strb	r2, [r3, #0]
 8000a28:	4770      	bx	lr
 8000a2a:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8000a2c:	7018      	strb	r0, [r3, #0]
      break;
 8000a2e:	4770      	bx	lr
 8000a30:	40023870 	.word	0x40023870

08000a34 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8000a34:	4b01      	ldr	r3, [pc, #4]	; (8000a3c <RCC_LSICmd+0x8>)
 8000a36:	6018      	str	r0, [r3, #0]
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	42470e80 	.word	0x42470e80

08000a40 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8000a40:	b430      	push	{r4, r5}
 8000a42:	9c02      	ldr	r4, [sp, #8]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8000a44:	4d06      	ldr	r5, [pc, #24]	; (8000a60 <RCC_PLLConfig+0x20>)
 8000a46:	ea40 6004 	orr.w	r0, r0, r4, lsl #24
 8000a4a:	4301      	orrs	r1, r0
 8000a4c:	085b      	lsrs	r3, r3, #1
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 8000a54:	ea42 4003 	orr.w	r0, r2, r3, lsl #16
 8000a58:	6068      	str	r0, [r5, #4]
                 (PLLQ << 24);
}
 8000a5a:	bc30      	pop	{r4, r5}
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop
 8000a60:	40023800 	.word	0x40023800

08000a64 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8000a64:	4b01      	ldr	r3, [pc, #4]	; (8000a6c <RCC_PLLCmd+0x8>)
 8000a66:	6018      	str	r0, [r3, #0]
 8000a68:	4770      	bx	lr
 8000a6a:	bf00      	nop
 8000a6c:	42470060 	.word	0x42470060

08000a70 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8000a70:	0709      	lsls	r1, r1, #28
 8000a72:	4b03      	ldr	r3, [pc, #12]	; (8000a80 <RCC_PLLI2SConfig+0x10>)
 8000a74:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 8000a78:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40023800 	.word	0x40023800

08000a84 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8000a84:	4b01      	ldr	r3, [pc, #4]	; (8000a8c <RCC_PLLI2SCmd+0x8>)
 8000a86:	6018      	str	r0, [r3, #0]
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	42470068 	.word	0x42470068

08000a90 <RCC_PLLSAIConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
  
  RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 8000a90:	0712      	lsls	r2, r2, #28
 8000a92:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8000a96:	4b03      	ldr	r3, [pc, #12]	; (8000aa4 <RCC_PLLSAIConfig+0x14>)
 8000a98:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 8000a9c:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <RCC_PLLSAICmd>:
  */
void RCC_PLLSAICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 8000aa8:	4b01      	ldr	r3, [pc, #4]	; (8000ab0 <RCC_PLLSAICmd+0x8>)
 8000aaa:	6018      	str	r0, [r3, #0]
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	42470070 	.word	0x42470070

08000ab4 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8000ab4:	4b01      	ldr	r3, [pc, #4]	; (8000abc <RCC_ClockSecuritySystemCmd+0x8>)
 8000ab6:	6018      	str	r0, [r3, #0]
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	4247004c 	.word	0x4247004c

08000ac0 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8000ac0:	4a03      	ldr	r2, [pc, #12]	; (8000ad0 <RCC_MCO1Config+0x10>)
 8000ac2:	6893      	ldr	r3, [r2, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8000ac4:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8000ac8:	4319      	orrs	r1, r3

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8000aca:	4308      	orrs	r0, r1
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000acc:	6090      	str	r0, [r2, #8]
 8000ace:	4770      	bx	lr
 8000ad0:	40023800 	.word	0x40023800

08000ad4 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8000ad4:	4a03      	ldr	r2, [pc, #12]	; (8000ae4 <RCC_MCO2Config+0x10>)
 8000ad6:	6893      	ldr	r3, [r2, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8000ad8:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8000adc:	4319      	orrs	r1, r3

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8000ade:	4308      	orrs	r0, r1
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000ae0:	6090      	str	r0, [r2, #8]
 8000ae2:	4770      	bx	lr
 8000ae4:	40023800 	.word	0x40023800

08000ae8 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8000ae8:	4a03      	ldr	r2, [pc, #12]	; (8000af8 <RCC_SYSCLKConfig+0x10>)
 8000aea:	6893      	ldr	r3, [r2, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8000aec:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8000af0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000af2:	6090      	str	r0, [r2, #8]
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800

08000afc <RCC_GetSYSCLKSource>:
  *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
  *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM32F446xx devices)
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8000afc:	4b02      	ldr	r3, [pc, #8]	; (8000b08 <RCC_GetSYSCLKSource+0xc>)
 8000afe:	6898      	ldr	r0, [r3, #8]
}
 8000b00:	f000 000c 	and.w	r0, r0, #12
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	40023800 	.word	0x40023800

08000b0c <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8000b0c:	4a03      	ldr	r2, [pc, #12]	; (8000b1c <RCC_HCLKConfig+0x10>)
 8000b0e:	6893      	ldr	r3, [r2, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8000b10:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000b14:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b16:	6090      	str	r0, [r2, #8]
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	40023800 	.word	0x40023800

08000b20 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000b20:	4a03      	ldr	r2, [pc, #12]	; (8000b30 <RCC_PCLK1Config+0x10>)
 8000b22:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8000b24:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000b28:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b2a:	6090      	str	r0, [r2, #8]
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	40023800 	.word	0x40023800

08000b34 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8000b34:	4a03      	ldr	r2, [pc, #12]	; (8000b44 <RCC_PCLK2Config+0x10>)
 8000b36:	6893      	ldr	r3, [r2, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8000b38:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000b3c:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000b40:	6090      	str	r0, [r2, #8]
 8000b42:	4770      	bx	lr
 8000b44:	40023800 	.word	0x40023800

08000b48 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000b48:	b410      	push	{r4}
#if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
  uint32_t pllr = 2;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000b4a:	4c21      	ldr	r4, [pc, #132]	; (8000bd0 <RCC_GetClocksFreq+0x88>)
 8000b4c:	68a3      	ldr	r3, [r4, #8]
 8000b4e:	f003 030c 	and.w	r3, r3, #12
  
  switch (tmp)
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	d01b      	beq.n	8000b8e <RCC_GetClocksFreq+0x46>
 8000b56:	2b08      	cmp	r3, #8
 8000b58:	d01c      	beq.n	8000b94 <RCC_GetClocksFreq+0x4c>
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
    break;
#endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
    
  default:
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000b5a:	4b1e      	ldr	r3, [pc, #120]	; (8000bd4 <RCC_GetClocksFreq+0x8c>)
 8000b5c:	6003      	str	r3, [r0, #0]
    break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b5e:	4a1c      	ldr	r2, [pc, #112]	; (8000bd0 <RCC_GetClocksFreq+0x88>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8000b60:	491d      	ldr	r1, [pc, #116]	; (8000bd8 <RCC_GetClocksFreq+0x90>)
    break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
  
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000b62:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
 8000b64:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 8000b68:	5d0c      	ldrb	r4, [r1, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000b6a:	40e3      	lsrs	r3, r4
 8000b6c:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000b6e:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 8000b70:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8000b74:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b76:	fa23 f404 	lsr.w	r4, r3, r4
 8000b7a:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8000b7c:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
}
 8000b7e:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
  tmp = tmp >> 13;
 8000b82:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 8000b86:	5c8a      	ldrb	r2, [r1, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000b88:	40d3      	lsrs	r3, r2
 8000b8a:	60c3      	str	r3, [r0, #12]
}
 8000b8c:	4770      	bx	lr
  {
  case 0x00:  /* HSI used as system clock source */
    RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
    break;
  case 0x04:  /* HSE used as system clock  source */
    RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000b8e:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <RCC_GetClocksFreq+0x94>)
 8000b90:	6003      	str	r3, [r0, #0]
    break;
 8000b92:	e7e4      	b.n	8000b5e <RCC_GetClocksFreq+0x16>
  case 0x08:  /* PLL P used as system clock  source */
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000b94:	6863      	ldr	r3, [r4, #4]
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000b96:	6861      	ldr	r1, [r4, #4]
    
    if (pllsource != 0)
 8000b98:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000b9c:	6863      	ldr	r3, [r4, #4]
 8000b9e:	bf18      	it	ne
 8000ba0:	4c0e      	ldrne	r4, [pc, #56]	; (8000bdc <RCC_GetClocksFreq+0x94>)
    
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLP
    */    
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000ba2:	f001 023f 	and.w	r2, r1, #63	; 0x3f
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000ba6:	bf0c      	ite	eq
 8000ba8:	490a      	ldreq	r1, [pc, #40]	; (8000bd4 <RCC_GetClocksFreq+0x8c>)
    pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
    
    if (pllsource != 0)
    {
      /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000baa:	fbb4 f1f2 	udivne	r1, r4, r2
    }
    else
    {
      /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000bae:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000bb2:	bf08      	it	eq
 8000bb4:	fbb1 f1f2 	udiveq	r1, r1, r2
 8000bb8:	fb01 f203 	mul.w	r2, r1, r3
    }
    
    pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000bbc:	4b04      	ldr	r3, [pc, #16]	; (8000bd0 <RCC_GetClocksFreq+0x88>)
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	005b      	lsls	r3, r3, #1
    RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bcc:	6003      	str	r3, [r0, #0]
    break;
 8000bce:	e7c6      	b.n	8000b5e <RCC_GetClocksFreq+0x16>
 8000bd0:	40023800 	.word	0x40023800
 8000bd4:	00f42400 	.word	0x00f42400
 8000bd8:	20000018 	.word	0x20000018
 8000bdc:	007a1200 	.word	0x007a1200

08000be0 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8000be0:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8000be4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000be8:	d109      	bne.n	8000bfe <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8000bea:	4908      	ldr	r1, [pc, #32]	; (8000c0c <RCC_RTCCLKConfig+0x2c>)
 8000bec:	688b      	ldr	r3, [r1, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000bee:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8000bf2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8000bf6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000bfa:	4313      	orrs	r3, r2

    /* Store the new value */
    RCC->CFGR = tmpreg;
 8000bfc:	608b      	str	r3, [r1, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 8000bfe:	4a03      	ldr	r2, [pc, #12]	; (8000c0c <RCC_RTCCLKConfig+0x2c>)
 8000c00:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8000c02:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8000c06:	4318      	orrs	r0, r3
 8000c08:	6710      	str	r0, [r2, #112]	; 0x70
 8000c0a:	4770      	bx	lr
 8000c0c:	40023800 	.word	0x40023800

08000c10 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8000c10:	4b01      	ldr	r3, [pc, #4]	; (8000c18 <RCC_RTCCLKCmd+0x8>)
 8000c12:	6018      	str	r0, [r3, #0]
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	42470e3c 	.word	0x42470e3c

08000c1c <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 8000c1c:	4b01      	ldr	r3, [pc, #4]	; (8000c24 <RCC_BackupResetCmd+0x8>)
 8000c1e:	6018      	str	r0, [r3, #0]
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	42470e40 	.word	0x42470e40

08000c28 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 8000c28:	4b01      	ldr	r3, [pc, #4]	; (8000c30 <RCC_I2SCLKConfig+0x8>)
 8000c2a:	6018      	str	r0, [r3, #0]
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	4247015c 	.word	0x4247015c

08000c34 <RCC_SAIBlockACLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8000c34:	4a04      	ldr	r2, [pc, #16]	; (8000c48 <RCC_SAIBlockACLKConfig+0x14>)
 8000c36:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 8000c3a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000

  /* Set SAI Block A source selection value */
  tmpreg |= RCC_SAIBlockACLKSource;
 8000c3e:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000c40:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	40023800 	.word	0x40023800

08000c4c <RCC_SAIBlockBCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
  
  tmpreg = RCC->DCKCFGR;
 8000c4c:	4a04      	ldr	r2, [pc, #16]	; (8000c60 <RCC_SAIBlockBCLKConfig+0x14>)
 8000c4e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
  tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 8000c52:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000

  /* Set SAI Block B source selection value */
  tmpreg |= RCC_SAIBlockBCLKSource;
 8000c56:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000c58:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	40023800 	.word	0x40023800

08000c64 <RCC_SAIPLLI2SClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8000c64:	4a04      	ldr	r2, [pc, #16]	; (8000c78 <RCC_SAIPLLI2SClkDivConfig+0x14>)
 8000c66:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8000c6a:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 8000c6c:	f023 031f 	bic.w	r3, r3, #31

  /* Set PLLI2SDIVQ values */
  tmpreg |= (RCC_PLLI2SDivQ - 1);
 8000c70:	4303      	orrs	r3, r0

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000c72:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000c76:	4770      	bx	lr
 8000c78:	40023800 	.word	0x40023800

08000c7c <RCC_SAIPLLSAIClkDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;
 8000c7c:	4a05      	ldr	r2, [pc, #20]	; (8000c94 <RCC_SAIPLLSAIClkDivConfig+0x18>)
 8000c7e:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 8000c82:	3801      	subs	r0, #1
  assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
  
  tmpreg = RCC->DCKCFGR;

  /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
  tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 8000c84:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00

  /* Set PLLSAIDIVQ values */
  tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 8000c88:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000c8c:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8000c90:	4770      	bx	lr
 8000c92:	bf00      	nop
 8000c94:	40023800 	.word	0x40023800

08000c98 <RCC_LTDCCLKDivConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
  
  tmpreg = RCC->DCKCFGR;
 8000c98:	4a04      	ldr	r2, [pc, #16]	; (8000cac <RCC_LTDCCLKDivConfig+0x14>)
 8000c9a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c

  /* Clear PLLSAIDIVR[2:0] bits */
  tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 8000c9e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000

  /* Set PLLSAIDIVR values */
  tmpreg |= RCC_PLLSAIDivR;
 8000ca2:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->DCKCFGR = tmpreg;
 8000ca4:	f8c2 008c 	str.w	r0, [r2, #140]	; 0x8c
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	40023800 	.word	0x40023800

08000cb0 <RCC_TIMCLKPresConfig>:
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 8000cb0:	4b01      	ldr	r3, [pc, #4]	; (8000cb8 <RCC_TIMCLKPresConfig+0x8>)
 8000cb2:	6018      	str	r0, [r3, #0]
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	424711e0 	.word	0x424711e0

08000cbc <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cbc:	4a04      	ldr	r2, [pc, #16]	; (8000cd0 <RCC_AHB1PeriphClockCmd+0x14>)
 8000cbe:	6b13      	ldr	r3, [r2, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000cc0:	b919      	cbnz	r1, 8000cca <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000cc2:	ea23 0000 	bic.w	r0, r3, r0
 8000cc6:	6310      	str	r0, [r2, #48]	; 0x30
 8000cc8:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000cca:	4318      	orrs	r0, r3
 8000ccc:	6310      	str	r0, [r2, #48]	; 0x30
 8000cce:	4770      	bx	lr
 8000cd0:	40023800 	.word	0x40023800

08000cd4 <RCC_AHB2PeriphClockCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000cd4:	4a04      	ldr	r2, [pc, #16]	; (8000ce8 <RCC_AHB2PeriphClockCmd+0x14>)
 8000cd6:	6b53      	ldr	r3, [r2, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cd8:	b919      	cbnz	r1, 8000ce2 <RCC_AHB2PeriphClockCmd+0xe>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8000cda:	ea23 0000 	bic.w	r0, r3, r0
 8000cde:	6350      	str	r0, [r2, #52]	; 0x34
 8000ce0:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8000ce2:	4318      	orrs	r0, r3
 8000ce4:	6350      	str	r0, [r2, #52]	; 0x34
 8000ce6:	4770      	bx	lr
 8000ce8:	40023800 	.word	0x40023800

08000cec <RCC_AHB3PeriphClockCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000cec:	4a04      	ldr	r2, [pc, #16]	; (8000d00 <RCC_AHB3PeriphClockCmd+0x14>)
 8000cee:	6b93      	ldr	r3, [r2, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cf0:	b919      	cbnz	r1, 8000cfa <RCC_AHB3PeriphClockCmd+0xe>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8000cf2:	ea23 0000 	bic.w	r0, r3, r0
 8000cf6:	6390      	str	r0, [r2, #56]	; 0x38
 8000cf8:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8000cfa:	4318      	orrs	r0, r3
 8000cfc:	6390      	str	r0, [r2, #56]	; 0x38
 8000cfe:	4770      	bx	lr
 8000d00:	40023800 	.word	0x40023800

08000d04 <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d04:	4a04      	ldr	r2, [pc, #16]	; (8000d18 <RCC_APB1PeriphClockCmd+0x14>)
 8000d06:	6c13      	ldr	r3, [r2, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d08:	b919      	cbnz	r1, 8000d12 <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000d0a:	ea23 0000 	bic.w	r0, r3, r0
 8000d0e:	6410      	str	r0, [r2, #64]	; 0x40
 8000d10:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8000d12:	4318      	orrs	r0, r3
 8000d14:	6410      	str	r0, [r2, #64]	; 0x40
 8000d16:	4770      	bx	lr
 8000d18:	40023800 	.word	0x40023800

08000d1c <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d1c:	4a04      	ldr	r2, [pc, #16]	; (8000d30 <RCC_APB2PeriphClockCmd+0x14>)
 8000d1e:	6c53      	ldr	r3, [r2, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d20:	b919      	cbnz	r1, 8000d2a <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000d22:	ea23 0000 	bic.w	r0, r3, r0
 8000d26:	6450      	str	r0, [r2, #68]	; 0x44
 8000d28:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000d2a:	4318      	orrs	r0, r3
 8000d2c:	6450      	str	r0, [r2, #68]	; 0x44
 8000d2e:	4770      	bx	lr
 8000d30:	40023800 	.word	0x40023800

08000d34 <RCC_AHB1PeriphResetCmd>:
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000d34:	4a04      	ldr	r2, [pc, #16]	; (8000d48 <RCC_AHB1PeriphResetCmd+0x14>)
 8000d36:	6913      	ldr	r3, [r2, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d38:	b919      	cbnz	r1, 8000d42 <RCC_AHB1PeriphResetCmd+0xe>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8000d3a:	ea23 0000 	bic.w	r0, r3, r0
 8000d3e:	6110      	str	r0, [r2, #16]
 8000d40:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8000d42:	4318      	orrs	r0, r3
 8000d44:	6110      	str	r0, [r2, #16]
 8000d46:	4770      	bx	lr
 8000d48:	40023800 	.word	0x40023800

08000d4c <RCC_AHB2PeriphResetCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000d4c:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <RCC_AHB2PeriphResetCmd+0x14>)
 8000d4e:	6953      	ldr	r3, [r2, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d50:	b919      	cbnz	r1, 8000d5a <RCC_AHB2PeriphResetCmd+0xe>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8000d52:	ea23 0000 	bic.w	r0, r3, r0
 8000d56:	6150      	str	r0, [r2, #20]
 8000d58:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8000d5a:	4318      	orrs	r0, r3
 8000d5c:	6150      	str	r0, [r2, #20]
 8000d5e:	4770      	bx	lr
 8000d60:	40023800 	.word	0x40023800

08000d64 <RCC_AHB3PeriphResetCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000d64:	4a04      	ldr	r2, [pc, #16]	; (8000d78 <RCC_AHB3PeriphResetCmd+0x14>)
 8000d66:	6993      	ldr	r3, [r2, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000d68:	b919      	cbnz	r1, 8000d72 <RCC_AHB3PeriphResetCmd+0xe>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8000d6a:	ea23 0000 	bic.w	r0, r3, r0
 8000d6e:	6190      	str	r0, [r2, #24]
 8000d70:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8000d72:	4318      	orrs	r0, r3
 8000d74:	6190      	str	r0, [r2, #24]
 8000d76:	4770      	bx	lr
 8000d78:	40023800 	.word	0x40023800

08000d7c <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000d7c:	4a04      	ldr	r2, [pc, #16]	; (8000d90 <RCC_APB1PeriphResetCmd+0x14>)
 8000d7e:	6a13      	ldr	r3, [r2, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d80:	b919      	cbnz	r1, 8000d8a <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000d82:	ea23 0000 	bic.w	r0, r3, r0
 8000d86:	6210      	str	r0, [r2, #32]
 8000d88:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000d8a:	4318      	orrs	r0, r3
 8000d8c:	6210      	str	r0, [r2, #32]
 8000d8e:	4770      	bx	lr
 8000d90:	40023800 	.word	0x40023800

08000d94 <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000d94:	4a04      	ldr	r2, [pc, #16]	; (8000da8 <RCC_APB2PeriphResetCmd+0x14>)
 8000d96:	6a53      	ldr	r3, [r2, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000d98:	b919      	cbnz	r1, 8000da2 <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000d9a:	ea23 0000 	bic.w	r0, r3, r0
 8000d9e:	6250      	str	r0, [r2, #36]	; 0x24
 8000da0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000da2:	4318      	orrs	r0, r3
 8000da4:	6250      	str	r0, [r2, #36]	; 0x24
 8000da6:	4770      	bx	lr
 8000da8:	40023800 	.word	0x40023800

08000dac <RCC_AHB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000dac:	4a04      	ldr	r2, [pc, #16]	; (8000dc0 <RCC_AHB1PeriphClockLPModeCmd+0x14>)
 8000dae:	6d13      	ldr	r3, [r2, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000db0:	b919      	cbnz	r1, 8000dba <RCC_AHB1PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8000db2:	ea23 0000 	bic.w	r0, r3, r0
 8000db6:	6510      	str	r0, [r2, #80]	; 0x50
 8000db8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8000dba:	4318      	orrs	r0, r3
 8000dbc:	6510      	str	r0, [r2, #80]	; 0x50
 8000dbe:	4770      	bx	lr
 8000dc0:	40023800 	.word	0x40023800

08000dc4 <RCC_AHB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000dc4:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
 8000dc6:	6d53      	ldr	r3, [r2, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000dc8:	b919      	cbnz	r1, 8000dd2 <RCC_AHB2PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8000dca:	ea23 0000 	bic.w	r0, r3, r0
 8000dce:	6550      	str	r0, [r2, #84]	; 0x54
 8000dd0:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8000dd2:	4318      	orrs	r0, r3
 8000dd4:	6550      	str	r0, [r2, #84]	; 0x54
 8000dd6:	4770      	bx	lr
 8000dd8:	40023800 	.word	0x40023800

08000ddc <RCC_AHB3PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000ddc:	4a04      	ldr	r2, [pc, #16]	; (8000df0 <RCC_AHB3PeriphClockLPModeCmd+0x14>)
 8000dde:	6d93      	ldr	r3, [r2, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000de0:	b919      	cbnz	r1, 8000dea <RCC_AHB3PeriphClockLPModeCmd+0xe>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 8000de2:	ea23 0000 	bic.w	r0, r3, r0
 8000de6:	6590      	str	r0, [r2, #88]	; 0x58
 8000de8:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8000dea:	4318      	orrs	r0, r3
 8000dec:	6590      	str	r0, [r2, #88]	; 0x58
 8000dee:	4770      	bx	lr
 8000df0:	40023800 	.word	0x40023800

08000df4 <RCC_APB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000df4:	4a04      	ldr	r2, [pc, #16]	; (8000e08 <RCC_APB1PeriphClockLPModeCmd+0x14>)
 8000df6:	6e13      	ldr	r3, [r2, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000df8:	b919      	cbnz	r1, 8000e02 <RCC_APB1PeriphClockLPModeCmd+0xe>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8000dfa:	ea23 0000 	bic.w	r0, r3, r0
 8000dfe:	6610      	str	r0, [r2, #96]	; 0x60
 8000e00:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8000e02:	4318      	orrs	r0, r3
 8000e04:	6610      	str	r0, [r2, #96]	; 0x60
 8000e06:	4770      	bx	lr
 8000e08:	40023800 	.word	0x40023800

08000e0c <RCC_APB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000e0c:	4a04      	ldr	r2, [pc, #16]	; (8000e20 <RCC_APB2PeriphClockLPModeCmd+0x14>)
 8000e0e:	6e53      	ldr	r3, [r2, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e10:	b919      	cbnz	r1, 8000e1a <RCC_APB2PeriphClockLPModeCmd+0xe>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8000e12:	ea23 0000 	bic.w	r0, r3, r0
 8000e16:	6650      	str	r0, [r2, #100]	; 0x64
 8000e18:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8000e1a:	4318      	orrs	r0, r3
 8000e1c:	6650      	str	r0, [r2, #100]	; 0x64
 8000e1e:	4770      	bx	lr
 8000e20:	40023800 	.word	0x40023800

08000e24 <RCC_LSEModeConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8000e24:	4a04      	ldr	r2, [pc, #16]	; (8000e38 <RCC_LSEModeConfig+0x14>)
 8000e26:	6f13      	ldr	r3, [r2, #112]	; 0x70
void RCC_LSEModeConfig(uint8_t RCC_Mode)
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE_MODE(RCC_Mode));
  
  if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 8000e28:	2801      	cmp	r0, #1
  {
    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8000e2a:	bf0c      	ite	eq
 8000e2c:	f043 0308 	orreq.w	r3, r3, #8
  }
  else
  {
    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 8000e30:	f023 0308 	bicne.w	r3, r3, #8
 8000e34:	6713      	str	r3, [r2, #112]	; 0x70
 8000e36:	4770      	bx	lr
 8000e38:	40023800 	.word	0x40023800

08000e3c <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000e3c:	4a04      	ldr	r2, [pc, #16]	; (8000e50 <RCC_ITConfig+0x14>)
 8000e3e:	7813      	ldrb	r3, [r2, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000e40:	b919      	cbnz	r1, 8000e4a <RCC_ITConfig+0xe>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8000e42:	ea23 0000 	bic.w	r0, r3, r0
 8000e46:	7010      	strb	r0, [r2, #0]
 8000e48:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8000e4a:	4318      	orrs	r0, r3
 8000e4c:	7010      	strb	r0, [r2, #0]
 8000e4e:	4770      	bx	lr
 8000e50:	4002380d 	.word	0x4002380d

08000e54 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000e54:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d00b      	beq.n	8000e72 <RCC_GetFlagStatus+0x1e>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000e5a:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <RCC_GetFlagStatus+0x30>)
 8000e5e:	bf0c      	ite	eq
 8000e60:	6f1a      	ldreq	r2, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000e62:	6f5a      	ldrne	r2, [r3, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000e64:	f000 031f 	and.w	r3, r0, #31
 8000e68:	fa22 f003 	lsr.w	r0, r2, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000e6c:	f000 0001 	and.w	r0, r0, #1
 8000e70:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <RCC_GetFlagStatus+0x30>)
 8000e74:	681a      	ldr	r2, [r3, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000e76:	f000 031f 	and.w	r3, r0, #31
 8000e7a:	fa22 f003 	lsr.w	r0, r2, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8000e7e:	f000 0001 	and.w	r0, r0, #1
 8000e82:	4770      	bx	lr
 8000e84:	40023800 	.word	0x40023800

08000e88 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000e88:	4a02      	ldr	r2, [pc, #8]	; (8000e94 <RCC_ClearFlag+0xc>)
 8000e8a:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000e8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e90:	6753      	str	r3, [r2, #116]	; 0x74
 8000e92:	4770      	bx	lr
 8000e94:	40023800 	.word	0x40023800

08000e98 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8000e98:	4b03      	ldr	r3, [pc, #12]	; (8000ea8 <RCC_GetITStatus+0x10>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 8000e9e:	bf14      	ite	ne
 8000ea0:	2001      	movne	r0, #1
 8000ea2:	2000      	moveq	r0, #0
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800

08000eac <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8000eac:	4b01      	ldr	r3, [pc, #4]	; (8000eb4 <RCC_ClearITPendingBit+0x8>)
 8000eae:	7018      	strb	r0, [r3, #0]
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	4002380e 	.word	0x4002380e

08000eb8 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8000eb8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8000eba:	4b3a      	ldr	r3, [pc, #232]	; (8000fa4 <USART_DeInit+0xec>)
 8000ebc:	4298      	cmp	r0, r3
 8000ebe:	d021      	beq.n	8000f04 <USART_DeInit+0x4c>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
 8000ec0:	4b39      	ldr	r3, [pc, #228]	; (8000fa8 <USART_DeInit+0xf0>)
 8000ec2:	4298      	cmp	r0, r3
 8000ec4:	d028      	beq.n	8000f18 <USART_DeInit+0x60>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
 8000ec6:	4b39      	ldr	r3, [pc, #228]	; (8000fac <USART_DeInit+0xf4>)
 8000ec8:	4298      	cmp	r0, r3
 8000eca:	d031      	beq.n	8000f30 <USART_DeInit+0x78>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
 8000ecc:	4b38      	ldr	r3, [pc, #224]	; (8000fb0 <USART_DeInit+0xf8>)
 8000ece:	4298      	cmp	r0, r3
 8000ed0:	d03a      	beq.n	8000f48 <USART_DeInit+0x90>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
 8000ed2:	4b38      	ldr	r3, [pc, #224]	; (8000fb4 <USART_DeInit+0xfc>)
 8000ed4:	4298      	cmp	r0, r3
 8000ed6:	d043      	beq.n	8000f60 <USART_DeInit+0xa8>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  }  
  else if (USARTx == USART6)
 8000ed8:	4b37      	ldr	r3, [pc, #220]	; (8000fb8 <USART_DeInit+0x100>)
 8000eda:	4298      	cmp	r0, r3
 8000edc:	d04c      	beq.n	8000f78 <USART_DeInit+0xc0>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
  }
  else if (USARTx == UART7)
 8000ede:	4b37      	ldr	r3, [pc, #220]	; (8000fbc <USART_DeInit+0x104>)
 8000ee0:	4298      	cmp	r0, r3
 8000ee2:	d053      	beq.n	8000f8c <USART_DeInit+0xd4>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
  }     
  else
  {
    if (USARTx == UART8)
 8000ee4:	4b36      	ldr	r3, [pc, #216]	; (8000fc0 <USART_DeInit+0x108>)
 8000ee6:	4298      	cmp	r0, r3
 8000ee8:	d000      	beq.n	8000eec <USART_DeInit+0x34>
 8000eea:	bd08      	pop	{r3, pc}
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8000eec:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	f7ff ff43 	bl	8000d7c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8000ef6:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8000efa:	2100      	movs	r1, #0
    }
  }
}
 8000efc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == UART8)
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8000f00:	f7ff bf3c 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8000f04:	2010      	movs	r0, #16
 8000f06:	2101      	movs	r1, #1
 8000f08:	f7ff ff44 	bl	8000d94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000f0c:	2010      	movs	r0, #16
 8000f0e:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f10:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8000f14:	f7ff bf3e 	b.w	8000d94 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8000f18:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	f7ff ff2d 	bl	8000d7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000f22:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f26:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f28:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
  }
  else if (USARTx == USART2)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8000f2c:	f7ff bf26 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8000f30:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000f34:	2101      	movs	r1, #1
 8000f36:	f7ff ff21 	bl	8000d7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000f3a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000f3e:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f40:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8000f44:	f7ff bf1a 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 8000f48:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	f7ff ff15 	bl	8000d7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000f52:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8000f56:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f58:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
  }    
  else if (USARTx == UART4)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8000f5c:	f7ff bf0e 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8000f60:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000f64:	2101      	movs	r1, #1
 8000f66:	f7ff ff09 	bl	8000d7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000f6a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000f6e:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f70:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
  }
  else if (USARTx == UART5)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8000f74:	f7ff bf02 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
  }  
  else if (USARTx == USART6)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 8000f78:	2020      	movs	r0, #32
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	f7ff ff0a 	bl	8000d94 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000f80:	2020      	movs	r0, #32
 8000f82:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f84:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
  }  
  else if (USARTx == USART6)
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8000f88:	f7ff bf04 	b.w	8000d94 <RCC_APB2PeriphResetCmd>
  }
  else if (USARTx == UART7)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8000f8c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f90:	2101      	movs	r1, #1
 8000f92:	f7ff fef3 	bl	8000d7c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8000f96:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f9a:	2100      	movs	r1, #0
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
    }
  }
}
 8000f9c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
  }
  else if (USARTx == UART7)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8000fa0:	f7ff beec 	b.w	8000d7c <RCC_APB1PeriphResetCmd>
 8000fa4:	40011000 	.word	0x40011000
 8000fa8:	40004400 	.word	0x40004400
 8000fac:	40004800 	.word	0x40004800
 8000fb0:	40004c00 	.word	0x40004c00
 8000fb4:	40005000 	.word	0x40005000
 8000fb8:	40011400 	.word	0x40011400
 8000fbc:	40007800 	.word	0x40007800
 8000fc0:	40007c00 	.word	0x40007c00

08000fc4 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fc4:	8a02      	ldrh	r2, [r0, #16]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fc6:	888b      	ldrh	r3, [r1, #4]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000fc8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000fca:	b292      	uxth	r2, r2
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000fcc:	88ce      	ldrh	r6, [r1, #6]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fce:	890f      	ldrh	r7, [r1, #8]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000fd0:	4604      	mov	r4, r0
 8000fd2:	460d      	mov	r5, r1

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000fd4:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fd8:	4332      	orrs	r2, r6
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000fda:	89a8      	ldrh	r0, [r5, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fdc:	8949      	ldrh	r1, [r1, #10]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000fde:	8222      	strh	r2, [r4, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000fe0:	89a2      	ldrh	r2, [r4, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fe2:	433b      	orrs	r3, r7
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000fe4:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000fe6:	430b      	orrs	r3, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000fe8:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8000fec:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000ff0:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000ff6:	8aa3      	ldrh	r3, [r4, #20]
 8000ff8:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000ffa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ffe:	4303      	orrs	r3, r0
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001000:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8001002:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001004:	4668      	mov	r0, sp
 8001006:	f7ff fd9f 	bl	8000b48 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800100a:	4b1d      	ldr	r3, [pc, #116]	; (8001080 <USART_Init+0xbc>)
 800100c:	429c      	cmp	r4, r3
 800100e:	d029      	beq.n	8001064 <USART_Init+0xa0>
 8001010:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001014:	429c      	cmp	r4, r3
 8001016:	d025      	beq.n	8001064 <USART_Init+0xa0>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001018:	9a02      	ldr	r2, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800101a:	89a3      	ldrh	r3, [r4, #12]

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800101c:	89a6      	ldrh	r6, [r4, #12]
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800101e:	b21b      	sxth	r3, r3
 8001020:	2b00      	cmp	r3, #0
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001022:	682b      	ldr	r3, [r5, #0]
 8001024:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001028:	bfb4      	ite	lt
 800102a:	005b      	lsllt	r3, r3, #1
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800102c:	009b      	lslge	r3, r3, #2
 800102e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001032:	fbb2 f0f3 	udiv	r0, r2, r3
  }
  tmpreg = (integerdivider / 100) << 4;
 8001036:	4a13      	ldr	r2, [pc, #76]	; (8001084 <USART_Init+0xc0>)

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001038:	b236      	sxth	r6, r6
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;
 800103a:	fba2 3500 	umull	r3, r5, r2, r0
 800103e:	096d      	lsrs	r5, r5, #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001040:	2364      	movs	r3, #100	; 0x64

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001042:	2e00      	cmp	r6, #0
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
  }
  tmpreg = (integerdivider / 100) << 4;

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001044:	fb05 0313 	mls	r3, r5, r3, r0
 8001048:	ea4f 1505 	mov.w	r5, r5, lsl #4

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800104c:	db0c      	blt.n	8001068 <USART_Init+0xa4>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800104e:	011b      	lsls	r3, r3, #4
 8001050:	3332      	adds	r3, #50	; 0x32
 8001052:	fba2 2303 	umull	r2, r3, r2, r3
 8001056:	f3c3 1343 	ubfx	r3, r3, #5, #4
 800105a:	432b      	orrs	r3, r5
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 800105c:	b29b      	uxth	r3, r3
 800105e:	8123      	strh	r3, [r4, #8]
}
 8001060:	b005      	add	sp, #20
 8001062:	bdf0      	pop	{r4, r5, r6, r7, pc}
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);

  if ((USARTx == USART1) || (USARTx == USART6))
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001064:	9a03      	ldr	r2, [sp, #12]
 8001066:	e7d8      	b.n	800101a <USART_Init+0x56>
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001068:	00d9      	lsls	r1, r3, #3
 800106a:	3132      	adds	r1, #50	; 0x32
 800106c:	fba2 3101 	umull	r3, r1, r2, r1
 8001070:	f3c1 1242 	ubfx	r2, r1, #5, #3
 8001074:	ea42 0305 	orr.w	r3, r2, r5
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8001078:	b29b      	uxth	r3, r3
 800107a:	8123      	strh	r3, [r4, #8]
}
 800107c:	b005      	add	sp, #20
 800107e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001080:	40011000 	.word	0x40011000
 8001084:	51eb851f 	.word	0x51eb851f

08001088 <USART_StructInit>:
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001088:	2300      	movs	r3, #0
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800108a:	f44f 5116 	mov.w	r1, #9600	; 0x2580
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 800108e:	220c      	movs	r2, #12
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8001090:	6001      	str	r1, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001092:	8142      	strh	r2, [r0, #10]
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001094:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8001096:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001098:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800109a:	8183      	strh	r3, [r0, #12]
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 80010a0:	b430      	push	{r4, r5}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80010a2:	880a      	ldrh	r2, [r1, #0]
 80010a4:	884d      	ldrh	r5, [r1, #2]
 80010a6:	888c      	ldrh	r4, [r1, #4]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80010a8:	8a03      	ldrh	r3, [r0, #16]
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80010aa:	88c9      	ldrh	r1, [r1, #6]
 80010ac:	432a      	orrs	r2, r5
 80010ae:	4322      	orrs	r2, r4
 80010b0:	430a      	orrs	r2, r1
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80010b2:	b29b      	uxth	r3, r3
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 80010b4:	b292      	uxth	r2, r2
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 80010b6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80010ba:	4313      	orrs	r3, r2
 80010bc:	8203      	strh	r3, [r0, #16]
}
 80010be:	bc30      	pop	{r4, r5}
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop

080010c4 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 80010c4:	2300      	movs	r3, #0
 80010c6:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 80010c8:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80010ca:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80010cc:	80c3      	strh	r3, [r0, #6]
 80010ce:	4770      	bx	lr

080010d0 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80010d0:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80010d2:	b929      	cbnz	r1, 80010e0 <USART_Cmd+0x10>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80010d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80010d8:	041b      	lsls	r3, r3, #16
 80010da:	0c1b      	lsrs	r3, r3, #16
 80010dc:	8183      	strh	r3, [r0, #12]
 80010de:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010e6:	8183      	strh	r3, [r0, #12]
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop

080010ec <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80010ec:	8b03      	ldrh	r3, [r0, #24]
 80010ee:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80010f2:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80010f4:	8b03      	ldrh	r3, [r0, #24]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4319      	orrs	r1, r3
 80010fa:	8301      	strh	r1, [r0, #24]
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop

08001100 <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8001100:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001102:	b919      	cbnz	r1, 800110c <USART_OverSampling8Cmd+0xc>
    USARTx->CR1 |= USART_CR1_OVER8;
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8001104:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001108:	8183      	strh	r3, [r0, #12]
 800110a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 800110c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001110:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001114:	b29b      	uxth	r3, r3
 8001116:	8183      	strh	r3, [r0, #12]
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop

0800111c <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 800111c:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800111e:	b929      	cbnz	r1, 800112c <USART_OneBitMethodCmd+0x10>
    USARTx->CR3 |= USART_CR3_ONEBIT;
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001120:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001124:	041b      	lsls	r3, r3, #16
 8001126:	0c1b      	lsrs	r3, r3, #16
 8001128:	8283      	strh	r3, [r0, #20]
 800112a:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 800112c:	b29b      	uxth	r3, r3
 800112e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001132:	8283      	strh	r3, [r0, #20]
 8001134:	4770      	bx	lr
 8001136:	bf00      	nop

08001138 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001138:	f3c1 0108 	ubfx	r1, r1, #0, #9
 800113c:	8081      	strh	r1, [r0, #4]
 800113e:	4770      	bx	lr

08001140 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001140:	8880      	ldrh	r0, [r0, #4]
}
 8001142:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8001146:	4770      	bx	lr

08001148 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8001148:	8a03      	ldrh	r3, [r0, #16]
 800114a:	f023 030f 	bic.w	r3, r3, #15
 800114e:	041b      	lsls	r3, r3, #16
 8001150:	0c1b      	lsrs	r3, r3, #16
 8001152:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8001154:	8a03      	ldrh	r3, [r0, #16]
 8001156:	b29b      	uxth	r3, r3
 8001158:	4319      	orrs	r1, r3
 800115a:	8201      	strh	r1, [r0, #16]
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop

08001160 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8001160:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8001162:	b929      	cbnz	r1, 8001170 <USART_ReceiverWakeUpCmd+0x10>
    USARTx->CR1 |= USART_CR1_RWU;
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8001164:	f023 0302 	bic.w	r3, r3, #2
 8001168:	041b      	lsls	r3, r3, #16
 800116a:	0c1b      	lsrs	r3, r3, #16
 800116c:	8183      	strh	r3, [r0, #12]
 800116e:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8001170:	b29b      	uxth	r3, r3
 8001172:	f043 0302 	orr.w	r3, r3, #2
 8001176:	8183      	strh	r3, [r0, #12]
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 800117c:	8983      	ldrh	r3, [r0, #12]
 800117e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001182:	041b      	lsls	r3, r3, #16
 8001184:	0c1b      	lsrs	r3, r3, #16
 8001186:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8001188:	8983      	ldrh	r3, [r0, #12]
 800118a:	b29b      	uxth	r3, r3
 800118c:	4319      	orrs	r1, r3
 800118e:	8181      	strh	r1, [r0, #12]
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop

08001194 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001194:	8a03      	ldrh	r3, [r0, #16]
 8001196:	f023 0320 	bic.w	r3, r3, #32
 800119a:	041b      	lsls	r3, r3, #16
 800119c:	0c1b      	lsrs	r3, r3, #16
 800119e:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 80011a0:	8a03      	ldrh	r3, [r0, #16]
 80011a2:	b29b      	uxth	r3, r3
 80011a4:	4319      	orrs	r1, r3
 80011a6:	8201      	strh	r1, [r0, #16]
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop

080011ac <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 80011ac:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011ae:	b929      	cbnz	r1, 80011bc <USART_LINCmd+0x10>
    USARTx->CR2 |= USART_CR2_LINEN;
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 80011b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80011b4:	041b      	lsls	r3, r3, #16
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	8203      	strh	r3, [r0, #16]
 80011ba:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 80011bc:	b29b      	uxth	r3, r3
 80011be:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c2:	8203      	strh	r3, [r0, #16]
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop

080011c8 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 80011c8:	8983      	ldrh	r3, [r0, #12]
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	8183      	strh	r3, [r0, #12]
 80011d2:	4770      	bx	lr

080011d4 <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80011d4:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80011d6:	b929      	cbnz	r1, 80011e4 <USART_HalfDuplexCmd+0x10>
    USARTx->CR3 |= USART_CR3_HDSEL;
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 80011d8:	f023 0308 	bic.w	r3, r3, #8
 80011dc:	041b      	lsls	r3, r3, #16
 80011de:	0c1b      	lsrs	r3, r3, #16
 80011e0:	8283      	strh	r3, [r0, #20]
 80011e2:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	f043 0308 	orr.w	r3, r3, #8
 80011ea:	8283      	strh	r3, [r0, #20]
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop

080011f0 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 80011f0:	8b03      	ldrh	r3, [r0, #24]
 80011f2:	b2db      	uxtb	r3, r3
 80011f4:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80011f6:	8b03      	ldrh	r3, [r0, #24]
 80011f8:	b29b      	uxth	r3, r3
 80011fa:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
 80011fe:	8301      	strh	r1, [r0, #24]
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop

08001204 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001204:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001206:	b929      	cbnz	r1, 8001214 <USART_SmartCardCmd+0x10>
    USARTx->CR3 |= USART_CR3_SCEN;
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8001208:	f023 0320 	bic.w	r3, r3, #32
 800120c:	041b      	lsls	r3, r3, #16
 800120e:	0c1b      	lsrs	r3, r3, #16
 8001210:	8283      	strh	r3, [r0, #20]
 8001212:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001214:	b29b      	uxth	r3, r3
 8001216:	f043 0320 	orr.w	r3, r3, #32
 800121a:	8283      	strh	r3, [r0, #20]
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop

08001220 <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8001220:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001222:	b929      	cbnz	r1, 8001230 <USART_SmartCardNACKCmd+0x10>
    USARTx->CR3 |= USART_CR3_NACK;
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8001224:	f023 0310 	bic.w	r3, r3, #16
 8001228:	041b      	lsls	r3, r3, #16
 800122a:	0c1b      	lsrs	r3, r3, #16
 800122c:	8283      	strh	r3, [r0, #20]
 800122e:	4770      	bx	lr
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8001230:	b29b      	uxth	r3, r3
 8001232:	f043 0310 	orr.w	r3, r3, #16
 8001236:	8283      	strh	r3, [r0, #20]
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 800123c:	8a83      	ldrh	r3, [r0, #20]
 800123e:	f023 0304 	bic.w	r3, r3, #4
 8001242:	041b      	lsls	r3, r3, #16
 8001244:	0c1b      	lsrs	r3, r3, #16
 8001246:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8001248:	8a83      	ldrh	r3, [r0, #20]
 800124a:	b29b      	uxth	r3, r3
 800124c:	4319      	orrs	r1, r3
 800124e:	8281      	strh	r1, [r0, #20]
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop

08001254 <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001254:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001256:	b929      	cbnz	r1, 8001264 <USART_IrDACmd+0x10>
    USARTx->CR3 |= USART_CR3_IREN;
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8001258:	f023 0302 	bic.w	r3, r3, #2
 800125c:	041b      	lsls	r3, r3, #16
 800125e:	0c1b      	lsrs	r3, r3, #16
 8001260:	8283      	strh	r3, [r0, #20]
 8001262:	4770      	bx	lr
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001264:	b29b      	uxth	r3, r3
 8001266:	f043 0302 	orr.w	r3, r3, #2
 800126a:	8283      	strh	r3, [r0, #20]
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop

08001270 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001270:	8a83      	ldrh	r3, [r0, #20]
 8001272:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8001274:	b91a      	cbnz	r2, 800127e <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001276:	ea23 0101 	bic.w	r1, r3, r1
 800127a:	8281      	strh	r1, [r0, #20]
 800127c:	4770      	bx	lr

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 800127e:	4319      	orrs	r1, r3
 8001280:	8281      	strh	r1, [r0, #20]
 8001282:	4770      	bx	lr

08001284 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001284:	b410      	push	{r4}
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8001286:	f001 041f 	and.w	r4, r1, #31
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 800128a:	f3c1 1142 	ubfx	r1, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 800128e:	2301      	movs	r3, #1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001290:	2901      	cmp	r1, #1
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
 8001292:	fa03 f304 	lsl.w	r3, r3, r4
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001296:	d011      	beq.n	80012bc <USART_ITConfig+0x38>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001298:	2902      	cmp	r1, #2
  {
    usartxbase += 0x10;
 800129a:	bf0c      	ite	eq
 800129c:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 800129e:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 80012a0:	b932      	cbnz	r2, 80012b0 <USART_ITConfig+0x2c>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80012a2:	6802      	ldr	r2, [r0, #0]
  }
}
 80012a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80012a8:	ea22 0303 	bic.w	r3, r2, r3
 80012ac:	6003      	str	r3, [r0, #0]
  }
}
 80012ae:	4770      	bx	lr
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80012b0:	6802      	ldr	r2, [r0, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80012b2:	f85d 4b04 	ldr.w	r4, [sp], #4
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80012b6:	4313      	orrs	r3, r2
 80012b8:	6003      	str	r3, [r0, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80012ba:	4770      	bx	lr
  itpos = USART_IT & IT_MASK;
  itmask = (((uint32_t)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
  {
    usartxbase += 0x0C;
 80012bc:	300c      	adds	r0, #12
 80012be:	e7ef      	b.n	80012a0 <USART_ITConfig+0x1c>

080012c0 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 80012c0:	8803      	ldrh	r3, [r0, #0]
 80012c2:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80012c4:	bf14      	ite	ne
 80012c6:	2001      	movne	r0, #1
 80012c8:	2000      	moveq	r0, #0
 80012ca:	4770      	bx	lr

080012cc <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 80012cc:	43c9      	mvns	r1, r1
 80012ce:	b289      	uxth	r1, r1
 80012d0:	8001      	strh	r1, [r0, #0]
 80012d2:	4770      	bx	lr

080012d4 <USART_GetITStatus>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 80012d4:	f3c1 1242 	ubfx	r2, r1, #5, #3
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 80012d8:	b410      	push	{r4}
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 80012da:	2301      	movs	r3, #1
 80012dc:	f001 041f 	and.w	r4, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80012e0:	2a01      	cmp	r2, #1
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 80012e2:	fa03 f304 	lsl.w	r3, r3, r4
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 80012e6:	d016      	beq.n	8001316 <USART_GetITStatus+0x42>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 80012e8:	2a02      	cmp	r2, #2
  {
    itmask &= USARTx->CR2;
 80012ea:	bf0c      	ite	eq
 80012ec:	8a02      	ldrheq	r2, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 80012ee:	8a82      	ldrhne	r2, [r0, #20]
 80012f0:	b292      	uxth	r2, r2
 80012f2:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 80012f4:	8802      	ldrh	r2, [r0, #0]
 80012f6:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80012f8:	b14b      	cbz	r3, 800130e <USART_GetITStatus+0x3a>
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
 80012fa:	0a09      	lsrs	r1, r1, #8
 80012fc:	2301      	movs	r3, #1
 80012fe:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001300:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 8001302:	bf14      	ite	ne
 8001304:	2001      	movne	r0, #1
 8001306:	2000      	moveq	r0, #0
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 8001308:	f85d 4b04 	ldr.w	r4, [sp], #4
 800130c:	4770      	bx	lr
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 800130e:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001314:	4770      	bx	lr
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
  {
    itmask &= USARTx->CR1;
 8001316:	8982      	ldrh	r2, [r0, #12]
 8001318:	b292      	uxth	r2, r2
 800131a:	4013      	ands	r3, r2
 800131c:	e7ea      	b.n	80012f4 <USART_GetITStatus+0x20>
 800131e:	bf00      	nop

08001320 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001320:	0a09      	lsrs	r1, r1, #8
 8001322:	2301      	movs	r3, #1
 8001324:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 8001326:	43db      	mvns	r3, r3
 8001328:	b29b      	uxth	r3, r3
 800132a:	8003      	strh	r3, [r0, #0]
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop

08001330 <__aeabi_fmul>:
 8001330:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001334:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8001338:	bf1e      	ittt	ne
 800133a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800133e:	ea92 0f0c 	teqne	r2, ip
 8001342:	ea93 0f0c 	teqne	r3, ip
 8001346:	d06f      	beq.n	8001428 <__aeabi_fmul+0xf8>
 8001348:	441a      	add	r2, r3
 800134a:	ea80 0c01 	eor.w	ip, r0, r1
 800134e:	0240      	lsls	r0, r0, #9
 8001350:	bf18      	it	ne
 8001352:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8001356:	d01e      	beq.n	8001396 <__aeabi_fmul+0x66>
 8001358:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800135c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8001360:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8001364:	fba0 3101 	umull	r3, r1, r0, r1
 8001368:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800136c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8001370:	bf3e      	ittt	cc
 8001372:	0049      	lslcc	r1, r1, #1
 8001374:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8001378:	005b      	lslcc	r3, r3, #1
 800137a:	ea40 0001 	orr.w	r0, r0, r1
 800137e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8001382:	2afd      	cmp	r2, #253	; 0xfd
 8001384:	d81d      	bhi.n	80013c2 <__aeabi_fmul+0x92>
 8001386:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800138a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800138e:	bf08      	it	eq
 8001390:	f020 0001 	biceq.w	r0, r0, #1
 8001394:	4770      	bx	lr
 8001396:	f090 0f00 	teq	r0, #0
 800139a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800139e:	bf08      	it	eq
 80013a0:	0249      	lsleq	r1, r1, #9
 80013a2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80013a6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80013aa:	3a7f      	subs	r2, #127	; 0x7f
 80013ac:	bfc2      	ittt	gt
 80013ae:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80013b2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80013b6:	4770      	bxgt	lr
 80013b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80013bc:	f04f 0300 	mov.w	r3, #0
 80013c0:	3a01      	subs	r2, #1
 80013c2:	dc5d      	bgt.n	8001480 <__aeabi_fmul+0x150>
 80013c4:	f112 0f19 	cmn.w	r2, #25
 80013c8:	bfdc      	itt	le
 80013ca:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80013ce:	4770      	bxle	lr
 80013d0:	f1c2 0200 	rsb	r2, r2, #0
 80013d4:	0041      	lsls	r1, r0, #1
 80013d6:	fa21 f102 	lsr.w	r1, r1, r2
 80013da:	f1c2 0220 	rsb	r2, r2, #32
 80013de:	fa00 fc02 	lsl.w	ip, r0, r2
 80013e2:	ea5f 0031 	movs.w	r0, r1, rrx
 80013e6:	f140 0000 	adc.w	r0, r0, #0
 80013ea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80013ee:	bf08      	it	eq
 80013f0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80013f4:	4770      	bx	lr
 80013f6:	f092 0f00 	teq	r2, #0
 80013fa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80013fe:	bf02      	ittt	eq
 8001400:	0040      	lsleq	r0, r0, #1
 8001402:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001406:	3a01      	subeq	r2, #1
 8001408:	d0f9      	beq.n	80013fe <__aeabi_fmul+0xce>
 800140a:	ea40 000c 	orr.w	r0, r0, ip
 800140e:	f093 0f00 	teq	r3, #0
 8001412:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001416:	bf02      	ittt	eq
 8001418:	0049      	lsleq	r1, r1, #1
 800141a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800141e:	3b01      	subeq	r3, #1
 8001420:	d0f9      	beq.n	8001416 <__aeabi_fmul+0xe6>
 8001422:	ea41 010c 	orr.w	r1, r1, ip
 8001426:	e78f      	b.n	8001348 <__aeabi_fmul+0x18>
 8001428:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800142c:	ea92 0f0c 	teq	r2, ip
 8001430:	bf18      	it	ne
 8001432:	ea93 0f0c 	teqne	r3, ip
 8001436:	d00a      	beq.n	800144e <__aeabi_fmul+0x11e>
 8001438:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800143c:	bf18      	it	ne
 800143e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001442:	d1d8      	bne.n	80013f6 <__aeabi_fmul+0xc6>
 8001444:	ea80 0001 	eor.w	r0, r0, r1
 8001448:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800144c:	4770      	bx	lr
 800144e:	f090 0f00 	teq	r0, #0
 8001452:	bf17      	itett	ne
 8001454:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8001458:	4608      	moveq	r0, r1
 800145a:	f091 0f00 	teqne	r1, #0
 800145e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8001462:	d014      	beq.n	800148e <__aeabi_fmul+0x15e>
 8001464:	ea92 0f0c 	teq	r2, ip
 8001468:	d101      	bne.n	800146e <__aeabi_fmul+0x13e>
 800146a:	0242      	lsls	r2, r0, #9
 800146c:	d10f      	bne.n	800148e <__aeabi_fmul+0x15e>
 800146e:	ea93 0f0c 	teq	r3, ip
 8001472:	d103      	bne.n	800147c <__aeabi_fmul+0x14c>
 8001474:	024b      	lsls	r3, r1, #9
 8001476:	bf18      	it	ne
 8001478:	4608      	movne	r0, r1
 800147a:	d108      	bne.n	800148e <__aeabi_fmul+0x15e>
 800147c:	ea80 0001 	eor.w	r0, r0, r1
 8001480:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8001484:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001488:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800148c:	4770      	bx	lr
 800148e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8001492:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8001496:	4770      	bx	lr

08001498 <__aeabi_fdiv>:
 8001498:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800149c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80014a0:	bf1e      	ittt	ne
 80014a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80014a6:	ea92 0f0c 	teqne	r2, ip
 80014aa:	ea93 0f0c 	teqne	r3, ip
 80014ae:	d069      	beq.n	8001584 <__aeabi_fdiv+0xec>
 80014b0:	eba2 0203 	sub.w	r2, r2, r3
 80014b4:	ea80 0c01 	eor.w	ip, r0, r1
 80014b8:	0249      	lsls	r1, r1, #9
 80014ba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80014be:	d037      	beq.n	8001530 <__aeabi_fdiv+0x98>
 80014c0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80014c4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80014c8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80014cc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80014d0:	428b      	cmp	r3, r1
 80014d2:	bf38      	it	cc
 80014d4:	005b      	lslcc	r3, r3, #1
 80014d6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80014da:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80014de:	428b      	cmp	r3, r1
 80014e0:	bf24      	itt	cs
 80014e2:	1a5b      	subcs	r3, r3, r1
 80014e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80014e8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 80014ec:	bf24      	itt	cs
 80014ee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 80014f2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80014f6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 80014fa:	bf24      	itt	cs
 80014fc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001500:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001504:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001508:	bf24      	itt	cs
 800150a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800150e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001512:	011b      	lsls	r3, r3, #4
 8001514:	bf18      	it	ne
 8001516:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800151a:	d1e0      	bne.n	80014de <__aeabi_fdiv+0x46>
 800151c:	2afd      	cmp	r2, #253	; 0xfd
 800151e:	f63f af50 	bhi.w	80013c2 <__aeabi_fmul+0x92>
 8001522:	428b      	cmp	r3, r1
 8001524:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001528:	bf08      	it	eq
 800152a:	f020 0001 	biceq.w	r0, r0, #1
 800152e:	4770      	bx	lr
 8001530:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8001534:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001538:	327f      	adds	r2, #127	; 0x7f
 800153a:	bfc2      	ittt	gt
 800153c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001540:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001544:	4770      	bxgt	lr
 8001546:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	3a01      	subs	r2, #1
 8001550:	e737      	b.n	80013c2 <__aeabi_fmul+0x92>
 8001552:	f092 0f00 	teq	r2, #0
 8001556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800155a:	bf02      	ittt	eq
 800155c:	0040      	lsleq	r0, r0, #1
 800155e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8001562:	3a01      	subeq	r2, #1
 8001564:	d0f9      	beq.n	800155a <__aeabi_fdiv+0xc2>
 8001566:	ea40 000c 	orr.w	r0, r0, ip
 800156a:	f093 0f00 	teq	r3, #0
 800156e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8001572:	bf02      	ittt	eq
 8001574:	0049      	lsleq	r1, r1, #1
 8001576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800157a:	3b01      	subeq	r3, #1
 800157c:	d0f9      	beq.n	8001572 <__aeabi_fdiv+0xda>
 800157e:	ea41 010c 	orr.w	r1, r1, ip
 8001582:	e795      	b.n	80014b0 <__aeabi_fdiv+0x18>
 8001584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001588:	ea92 0f0c 	teq	r2, ip
 800158c:	d108      	bne.n	80015a0 <__aeabi_fdiv+0x108>
 800158e:	0242      	lsls	r2, r0, #9
 8001590:	f47f af7d 	bne.w	800148e <__aeabi_fmul+0x15e>
 8001594:	ea93 0f0c 	teq	r3, ip
 8001598:	f47f af70 	bne.w	800147c <__aeabi_fmul+0x14c>
 800159c:	4608      	mov	r0, r1
 800159e:	e776      	b.n	800148e <__aeabi_fmul+0x15e>
 80015a0:	ea93 0f0c 	teq	r3, ip
 80015a4:	d104      	bne.n	80015b0 <__aeabi_fdiv+0x118>
 80015a6:	024b      	lsls	r3, r1, #9
 80015a8:	f43f af4c 	beq.w	8001444 <__aeabi_fmul+0x114>
 80015ac:	4608      	mov	r0, r1
 80015ae:	e76e      	b.n	800148e <__aeabi_fmul+0x15e>
 80015b0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80015b4:	bf18      	it	ne
 80015b6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80015ba:	d1ca      	bne.n	8001552 <__aeabi_fdiv+0xba>
 80015bc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80015c0:	f47f af5c 	bne.w	800147c <__aeabi_fmul+0x14c>
 80015c4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80015c8:	f47f af3c 	bne.w	8001444 <__aeabi_fmul+0x114>
 80015cc:	e75f      	b.n	800148e <__aeabi_fmul+0x15e>
 80015ce:	bf00      	nop

080015d0 <__gesf2>:
 80015d0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80015d4:	e006      	b.n	80015e4 <__cmpsf2+0x4>
 80015d6:	bf00      	nop

080015d8 <__lesf2>:
 80015d8:	f04f 0c01 	mov.w	ip, #1
 80015dc:	e002      	b.n	80015e4 <__cmpsf2+0x4>
 80015de:	bf00      	nop

080015e0 <__cmpsf2>:
 80015e0:	f04f 0c01 	mov.w	ip, #1
 80015e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80015e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80015ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80015f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80015f4:	bf18      	it	ne
 80015f6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80015fa:	d011      	beq.n	8001620 <__cmpsf2+0x40>
 80015fc:	b001      	add	sp, #4
 80015fe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001602:	bf18      	it	ne
 8001604:	ea90 0f01 	teqne	r0, r1
 8001608:	bf58      	it	pl
 800160a:	ebb2 0003 	subspl.w	r0, r2, r3
 800160e:	bf88      	it	hi
 8001610:	17c8      	asrhi	r0, r1, #31
 8001612:	bf38      	it	cc
 8001614:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001618:	bf18      	it	ne
 800161a:	f040 0001 	orrne.w	r0, r0, #1
 800161e:	4770      	bx	lr
 8001620:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001624:	d102      	bne.n	800162c <__cmpsf2+0x4c>
 8001626:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800162a:	d105      	bne.n	8001638 <__cmpsf2+0x58>
 800162c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001630:	d1e4      	bne.n	80015fc <__cmpsf2+0x1c>
 8001632:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001636:	d0e1      	beq.n	80015fc <__cmpsf2+0x1c>
 8001638:	f85d 0b04 	ldr.w	r0, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop

08001640 <__aeabi_cfrcmple>:
 8001640:	4684      	mov	ip, r0
 8001642:	4608      	mov	r0, r1
 8001644:	4661      	mov	r1, ip
 8001646:	e7ff      	b.n	8001648 <__aeabi_cfcmpeq>

08001648 <__aeabi_cfcmpeq>:
 8001648:	b50f      	push	{r0, r1, r2, r3, lr}
 800164a:	f7ff ffc9 	bl	80015e0 <__cmpsf2>
 800164e:	2800      	cmp	r0, #0
 8001650:	bf48      	it	mi
 8001652:	f110 0f00 	cmnmi.w	r0, #0
 8001656:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001658 <__aeabi_fcmpeq>:
 8001658:	f84d ed08 	str.w	lr, [sp, #-8]!
 800165c:	f7ff fff4 	bl	8001648 <__aeabi_cfcmpeq>
 8001660:	bf0c      	ite	eq
 8001662:	2001      	moveq	r0, #1
 8001664:	2000      	movne	r0, #0
 8001666:	f85d fb08 	ldr.w	pc, [sp], #8
 800166a:	bf00      	nop

0800166c <__aeabi_fcmplt>:
 800166c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001670:	f7ff ffea 	bl	8001648 <__aeabi_cfcmpeq>
 8001674:	bf34      	ite	cc
 8001676:	2001      	movcc	r0, #1
 8001678:	2000      	movcs	r0, #0
 800167a:	f85d fb08 	ldr.w	pc, [sp], #8
 800167e:	bf00      	nop

08001680 <__aeabi_fcmple>:
 8001680:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001684:	f7ff ffe0 	bl	8001648 <__aeabi_cfcmpeq>
 8001688:	bf94      	ite	ls
 800168a:	2001      	movls	r0, #1
 800168c:	2000      	movhi	r0, #0
 800168e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001692:	bf00      	nop

08001694 <__aeabi_fcmpge>:
 8001694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001698:	f7ff ffd2 	bl	8001640 <__aeabi_cfrcmple>
 800169c:	bf94      	ite	ls
 800169e:	2001      	movls	r0, #1
 80016a0:	2000      	movhi	r0, #0
 80016a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80016a6:	bf00      	nop

080016a8 <__aeabi_fcmpgt>:
 80016a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80016ac:	f7ff ffc8 	bl	8001640 <__aeabi_cfrcmple>
 80016b0:	bf34      	ite	cc
 80016b2:	2001      	movcc	r0, #1
 80016b4:	2000      	movcs	r0, #0
 80016b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80016ba:	bf00      	nop

080016bc <memcpy>:
 80016bc:	4684      	mov	ip, r0
 80016be:	ea41 0300 	orr.w	r3, r1, r0
 80016c2:	f013 0303 	ands.w	r3, r3, #3
 80016c6:	d16d      	bne.n	80017a4 <memcpy+0xe8>
 80016c8:	3a40      	subs	r2, #64	; 0x40
 80016ca:	d341      	bcc.n	8001750 <memcpy+0x94>
 80016cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80016d0:	f840 3b04 	str.w	r3, [r0], #4
 80016d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80016d8:	f840 3b04 	str.w	r3, [r0], #4
 80016dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80016e0:	f840 3b04 	str.w	r3, [r0], #4
 80016e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80016e8:	f840 3b04 	str.w	r3, [r0], #4
 80016ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80016f0:	f840 3b04 	str.w	r3, [r0], #4
 80016f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80016f8:	f840 3b04 	str.w	r3, [r0], #4
 80016fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8001700:	f840 3b04 	str.w	r3, [r0], #4
 8001704:	f851 3b04 	ldr.w	r3, [r1], #4
 8001708:	f840 3b04 	str.w	r3, [r0], #4
 800170c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001710:	f840 3b04 	str.w	r3, [r0], #4
 8001714:	f851 3b04 	ldr.w	r3, [r1], #4
 8001718:	f840 3b04 	str.w	r3, [r0], #4
 800171c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001720:	f840 3b04 	str.w	r3, [r0], #4
 8001724:	f851 3b04 	ldr.w	r3, [r1], #4
 8001728:	f840 3b04 	str.w	r3, [r0], #4
 800172c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001730:	f840 3b04 	str.w	r3, [r0], #4
 8001734:	f851 3b04 	ldr.w	r3, [r1], #4
 8001738:	f840 3b04 	str.w	r3, [r0], #4
 800173c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001740:	f840 3b04 	str.w	r3, [r0], #4
 8001744:	f851 3b04 	ldr.w	r3, [r1], #4
 8001748:	f840 3b04 	str.w	r3, [r0], #4
 800174c:	3a40      	subs	r2, #64	; 0x40
 800174e:	d2bd      	bcs.n	80016cc <memcpy+0x10>
 8001750:	3230      	adds	r2, #48	; 0x30
 8001752:	d311      	bcc.n	8001778 <memcpy+0xbc>
 8001754:	f851 3b04 	ldr.w	r3, [r1], #4
 8001758:	f840 3b04 	str.w	r3, [r0], #4
 800175c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001760:	f840 3b04 	str.w	r3, [r0], #4
 8001764:	f851 3b04 	ldr.w	r3, [r1], #4
 8001768:	f840 3b04 	str.w	r3, [r0], #4
 800176c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001770:	f840 3b04 	str.w	r3, [r0], #4
 8001774:	3a10      	subs	r2, #16
 8001776:	d2ed      	bcs.n	8001754 <memcpy+0x98>
 8001778:	320c      	adds	r2, #12
 800177a:	d305      	bcc.n	8001788 <memcpy+0xcc>
 800177c:	f851 3b04 	ldr.w	r3, [r1], #4
 8001780:	f840 3b04 	str.w	r3, [r0], #4
 8001784:	3a04      	subs	r2, #4
 8001786:	d2f9      	bcs.n	800177c <memcpy+0xc0>
 8001788:	3204      	adds	r2, #4
 800178a:	d008      	beq.n	800179e <memcpy+0xe2>
 800178c:	07d2      	lsls	r2, r2, #31
 800178e:	bf1c      	itt	ne
 8001790:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8001794:	f800 3b01 	strbne.w	r3, [r0], #1
 8001798:	d301      	bcc.n	800179e <memcpy+0xe2>
 800179a:	880b      	ldrh	r3, [r1, #0]
 800179c:	8003      	strh	r3, [r0, #0]
 800179e:	4660      	mov	r0, ip
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	2a08      	cmp	r2, #8
 80017a6:	d313      	bcc.n	80017d0 <memcpy+0x114>
 80017a8:	078b      	lsls	r3, r1, #30
 80017aa:	d08d      	beq.n	80016c8 <memcpy+0xc>
 80017ac:	f010 0303 	ands.w	r3, r0, #3
 80017b0:	d08a      	beq.n	80016c8 <memcpy+0xc>
 80017b2:	f1c3 0304 	rsb	r3, r3, #4
 80017b6:	1ad2      	subs	r2, r2, r3
 80017b8:	07db      	lsls	r3, r3, #31
 80017ba:	bf1c      	itt	ne
 80017bc:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80017c0:	f800 3b01 	strbne.w	r3, [r0], #1
 80017c4:	d380      	bcc.n	80016c8 <memcpy+0xc>
 80017c6:	f831 3b02 	ldrh.w	r3, [r1], #2
 80017ca:	f820 3b02 	strh.w	r3, [r0], #2
 80017ce:	e77b      	b.n	80016c8 <memcpy+0xc>
 80017d0:	3a04      	subs	r2, #4
 80017d2:	d3d9      	bcc.n	8001788 <memcpy+0xcc>
 80017d4:	3a01      	subs	r2, #1
 80017d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80017da:	f800 3b01 	strb.w	r3, [r0], #1
 80017de:	d2f9      	bcs.n	80017d4 <memcpy+0x118>
 80017e0:	780b      	ldrb	r3, [r1, #0]
 80017e2:	7003      	strb	r3, [r0, #0]
 80017e4:	784b      	ldrb	r3, [r1, #1]
 80017e6:	7043      	strb	r3, [r0, #1]
 80017e8:	788b      	ldrb	r3, [r1, #2]
 80017ea:	7083      	strb	r3, [r0, #2]
 80017ec:	4660      	mov	r0, ip
 80017ee:	4770      	bx	lr

080017f0 <main>:
void KeyTest( void );


int main(int argc, char *argv[])

{
 80017f0:	b530      	push	{r4, r5, lr}
 80017f2:	b083      	sub	sp, #12
	LED_Init();
 80017f4:	f7fe fe44 	bl	8000480 <LED_Init>
	BEEP_Init();
 80017f8:	f7fe fd8a 	bl	8000310 <BEEP_Init>
	KEY_Init();      
 80017fc:	f7fe fdaa 	bl	8000354 <KEY_Init>
	GPIO_ResetBits(GPIOF,GPIO_Pin_9);
 8001800:	4827      	ldr	r0, [pc, #156]	; (80018a0 <main+0xb0>)
 8001802:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001806:	f7ff f889 	bl	800091c <GPIO_ResetBits>
 
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
	//delay_init(168);	
	uart_init(115200);	
 800180a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 800180e:	f7fe fe59 	bl	80004c4 <uart_init>
//	u8 test1[5] = "hello";
	u8 test[] = {'h', 'e', 'l', 'l', 'o', '\r','\n'};
 8001812:	4b24      	ldr	r3, [pc, #144]	; (80018a4 <main+0xb4>)
 8001814:	6818      	ldr	r0, [r3, #0]
 8001816:	889a      	ldrh	r2, [r3, #4]
 8001818:	799b      	ldrb	r3, [r3, #6]
 800181a:	9000      	str	r0, [sp, #0]
 800181c:	f8ad 2004 	strh.w	r2, [sp, #4]
 8001820:	f88d 3006 	strb.w	r3, [sp, #6]
 8001824:	f10d 0506 	add.w	r5, sp, #6
 8001828:	f10d 34ff 	add.w	r4, sp, #4294967295	; 0xffffffff
	while(1)
	{
		u8 t;
		for(t=0;t<7;t++)
		{
			USART_SendData(USART1, test[t]);
 800182c:	481e      	ldr	r0, [pc, #120]	; (80018a8 <main+0xb8>)
 800182e:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8001832:	f7ff fc81 	bl	8001138 <USART_SendData>
			while(USART_GetFlagStatus(USART1,USART_FLAG_TC)!=SET);
 8001836:	481c      	ldr	r0, [pc, #112]	; (80018a8 <main+0xb8>)
 8001838:	2140      	movs	r1, #64	; 0x40
 800183a:	f7ff fd41 	bl	80012c0 <USART_GetFlagStatus>
 800183e:	2801      	cmp	r0, #1
 8001840:	d1f9      	bne.n	8001836 <main+0x46>
//	u8 test1[5] = "hello";
	u8 test[] = {'h', 'e', 'l', 'l', 'o', '\r','\n'};
	while(1)
	{
		u8 t;
		for(t=0;t<7;t++)
 8001842:	42ac      	cmp	r4, r5
 8001844:	d1f2      	bne.n	800182c <main+0x3c>
		x = x/1.0001f; // delay loop
}

void LedBlink(void)
{
	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  
 8001846:	4816      	ldr	r0, [pc, #88]	; (80018a0 <main+0xb0>)
	}
}

void DelayByDiv(void)
{
	float x=50.0f;
 8001848:	4c18      	ldr	r4, [pc, #96]	; (80018ac <main+0xbc>)
		x = x/1.0001f; // delay loop
}

void LedBlink(void)
{
	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  
 800184a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800184e:	f7ff f865 	bl	800091c <GPIO_ResetBits>

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
		x = x/1.0001f; // delay loop
 8001852:	4620      	mov	r0, r4
 8001854:	4916      	ldr	r1, [pc, #88]	; (80018b0 <main+0xc0>)
 8001856:	f7ff fe1f 	bl	8001498 <__aeabi_fdiv>
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 800185a:	4916      	ldr	r1, [pc, #88]	; (80018b4 <main+0xc4>)
		x = x/1.0001f; // delay loop
 800185c:	4604      	mov	r4, r0
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 800185e:	f7ff ff23 	bl	80016a8 <__aeabi_fcmpgt>
 8001862:	2800      	cmp	r0, #0
 8001864:	d1f5      	bne.n	8001852 <main+0x62>
void LedBlink(void)
{
	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  
	//GPIO_SetBits(GPIOF,GPIO_Pin_10);
	DelayByDiv(); 
	GPIO_SetBits(GPIOF,GPIO_Pin_9);	
 8001866:	480e      	ldr	r0, [pc, #56]	; (80018a0 <main+0xb0>)
	}
}

void DelayByDiv(void)
{
	float x=50.0f;
 8001868:	4c10      	ldr	r4, [pc, #64]	; (80018ac <main+0xbc>)
void LedBlink(void)
{
	GPIO_ResetBits(GPIOF,GPIO_Pin_9);  
	//GPIO_SetBits(GPIOF,GPIO_Pin_10);
	DelayByDiv(); 
	GPIO_SetBits(GPIOF,GPIO_Pin_9);	
 800186a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800186e:	f7ff f853 	bl	8000918 <GPIO_SetBits>

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
		x = x/1.0001f; // delay loop
 8001872:	4620      	mov	r0, r4
 8001874:	490e      	ldr	r1, [pc, #56]	; (80018b0 <main+0xc0>)
 8001876:	f7ff fe0f 	bl	8001498 <__aeabi_fdiv>
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 800187a:	490e      	ldr	r1, [pc, #56]	; (80018b4 <main+0xc4>)
		x = x/1.0001f; // delay loop
 800187c:	4604      	mov	r4, r0
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 800187e:	f7ff ff13 	bl	80016a8 <__aeabi_fcmpgt>
 8001882:	2800      	cmp	r0, #0
 8001884:	d1f5      	bne.n	8001872 <main+0x82>
 8001886:	4c09      	ldr	r4, [pc, #36]	; (80018ac <main+0xbc>)
		x = x/1.0001f; // delay loop
 8001888:	4909      	ldr	r1, [pc, #36]	; (80018b0 <main+0xc0>)
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff fe04 	bl	8001498 <__aeabi_fdiv>
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 8001890:	4908      	ldr	r1, [pc, #32]	; (80018b4 <main+0xc4>)
		x = x/1.0001f; // delay loop
 8001892:	4604      	mov	r4, r0
}

void DelayByDiv(void)
{
	float x=50.0f;
	while (x > 0.0001f)
 8001894:	f7ff ff08 	bl	80016a8 <__aeabi_fcmpgt>
 8001898:	2800      	cmp	r0, #0
 800189a:	d1f5      	bne.n	8001888 <main+0x98>
 800189c:	e7c4      	b.n	8001828 <main+0x38>
 800189e:	bf00      	nop
 80018a0:	40021400 	.word	0x40021400
 80018a4:	080018b8 	.word	0x080018b8
 80018a8:	40011000 	.word	0x40011000
 80018ac:	42480000 	.word	0x42480000
 80018b0:	3f800347 	.word	0x3f800347
 80018b4:	38d1b717 	.word	0x38d1b717
