Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 14 16:25:39 2021
| Host         : T460p running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (9632)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9632)
---------------------------------
 There are 9632 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.139        0.000                      0                84270        0.019        0.000                      0                84270        3.000        0.000                       0                  9638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.139        0.000                      0                84270        0.093        0.000                      0                84270        3.750        0.000                       0                  9634  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.140        0.000                      0                84270        0.093        0.000                      0                84270        8.750        0.000                       0                  9634  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.231        0.000                      0                84270        0.019        0.000                      0                84270  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.139        0.000                      0                84270        0.019        0.000                      0                84270  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[7][12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.756ns  (logic 1.471ns (30.931%)  route 3.285ns (69.069%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 4.173 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.889     4.173    my_FE_stage/clk_out1
    SLICE_X31Y110        FDCE                                         r  my_FE_stage/BTB_reg[7][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.459     4.632 f  my_FE_stage/BTB_reg[7][12]/Q
                         net (fo=1, routed)           1.153     5.785    my_FE_stage/BTB_reg[7]_0[12]
    SLICE_X28Y109        LUT6 (Prop_lut6_I0_O)        0.124     5.909 f  my_FE_stage/PC_FE_latch[12]_i_11/O
                         net (fo=1, routed)           0.000     5.909    my_FE_stage/PC_FE_latch[12]_i_11_n_0
    SLICE_X28Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     6.126 f  my_FE_stage/PC_FE_latch_reg[12]_i_4/O
                         net (fo=3, routed)           0.671     6.797    my_FE_stage/PC_FE_latch_reg[4]_19
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.299     7.096 f  my_FE_stage/PC_FE_latch[31]_i_24_comp/O
                         net (fo=1, routed)           0.320     7.417    my_FE_stage/PC_FE_latch[31]_i_24_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.541 f  my_FE_stage/PC_FE_latch[31]_i_16_comp/O
                         net (fo=4, routed)           0.580     8.120    my_FE_stage/PC_FE_latch[31]_i_16_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124     8.244 r  my_FE_stage/PC_FE_latch[31]_i_8_comp/O
                         net (fo=1, routed)           0.560     8.804    my_DE_stage/PC_FE_latch[31]_i_17_0_repN_alias
    SLICE_X27Y104        LUT6 (Prop_lut6_I5_O)        0.124     8.928 r  my_DE_stage/PC_FE_latch[22]_i_1_comp/O
                         net (fo=1, routed)           0.000     8.928    my_FE_stage/PC_FE_latch_reg[31]_0[21]
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X27Y104        FDCE (Setup_fdce_C_D)        0.031     9.067    my_FE_stage/PC_FE_latch_reg[22]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.928    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.831ns  (logic 1.412ns (29.227%)  route 3.419ns (70.773%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.677     8.833    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.957 r  my_DE_stage/PC_FE_latch[25]_i_1/O
                         net (fo=1, routed)           0.000     8.957    my_FE_stage/PC_FE_latch_reg[31]_0[24]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079     9.115    my_FE_stage/PC_FE_latch_reg[25]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.825ns  (logic 1.412ns (29.263%)  route 3.413ns (70.737%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.671     8.827    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.951 r  my_DE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=1, routed)           0.000     8.951    my_FE_stage/PC_FE_latch_reg[31]_0[0]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.077     9.113    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.821ns  (logic 1.412ns (29.287%)  route 3.409ns (70.713%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.667     8.823    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.947 r  my_DE_stage/PC_FE_latch[17]_i_1/O
                         net (fo=1, routed)           0.000     8.947    my_FE_stage/PC_FE_latch_reg[31]_0[16]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079     9.115    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.822ns  (logic 1.412ns (29.281%)  route 3.410ns (70.719%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.668     8.824    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124     8.948 r  my_DE_stage/PC_FE_latch[5]_i_1/O
                         net (fo=1, routed)           0.000     8.948    my_FE_stage/PC_FE_latch_reg[31]_0[4]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.081     9.117    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.797ns  (logic 1.412ns (29.433%)  route 3.385ns (70.567%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.643     8.799    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.923 r  my_DE_stage/PC_FE_latch[30]_i_1/O
                         net (fo=1, routed)           0.000     8.923    my_FE_stage/PC_FE_latch_reg[31]_0[29]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079     9.115    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.744ns  (logic 1.412ns (29.762%)  route 3.332ns (70.238%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.590     8.746    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.870 r  my_DE_stage/PC_FE_latch[21]_i_1/O
                         net (fo=1, routed)           0.000     8.870    my_FE_stage/PC_FE_latch_reg[31]_0[20]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.029     9.065    my_FE_stage/PC_FE_latch_reg[21]
  -------------------------------------------------------------------
                         required time                          9.065    
                         arrival time                          -8.870    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.791ns  (logic 1.412ns (29.470%)  route 3.379ns (70.530%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.637     8.793    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.917 r  my_DE_stage/PC_FE_latch[11]_i_1/O
                         net (fo=1, routed)           0.000     8.917    my_FE_stage/PC_FE_latch_reg[31]_0[10]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.077     9.113    my_FE_stage/PC_FE_latch_reg[11]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.741ns  (logic 1.412ns (29.781%)  route 3.329ns (70.219%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.587     8.743    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.867 r  my_DE_stage/PC_FE_latch[27]_i_1/O
                         net (fo=1, routed)           0.000     8.867    my_FE_stage/PC_FE_latch_reg[31]_0[26]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.031     9.067    my_FE_stage/PC_FE_latch_reg[27]
  -------------------------------------------------------------------
                         required time                          9.067    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        4.787ns  (logic 1.412ns (29.494%)  route 3.375ns (70.506%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 4.126 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -0.023 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     2.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     4.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     4.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805     5.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124     5.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000     5.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     5.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322     7.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299     7.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616     8.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.633     8.789    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.913 r  my_DE_stage/PC_FE_latch[24]_i_1/O
                         net (fo=1, routed)           0.000     8.913    my_FE_stage/PC_FE_latch_reg[31]_0[23]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695     8.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/C
                         clock pessimism              0.584     9.111    
                         clock uncertainty           -0.074     9.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079     9.115    my_FE_stage/PC_FE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                          9.115    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[207]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.782%)  route 0.195ns (51.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.656    -0.575    my_FE_stage/clk_out1
    SLICE_X27Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  my_FE_stage/FE_latch_reg[88]/Q
                         net (fo=2, routed)           0.195    -0.239    my_FE_stage/FE_latch_out[88]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  my_FE_stage/DE_latch[207]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    my_DE_stage/DE_latch_reg[219]_0[81]
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.845    -0.895    my_DE_stage/clk_out1
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/C
                         clock pessimism              0.504    -0.391    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.104    -0.287    my_DE_stage/DE_latch_reg[207]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.437    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.659    -0.572    my_AGEX_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=1, routed)           0.062    -0.369    my_MEM_stage/Q[31]
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.931    -0.809    my_MEM_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.078    -0.494    my_MEM_stage/MEM_latch_reg[36]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.640    -0.591    my_AGEX_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  my_AGEX_stage/AGEX_latch_reg[168]/Q
                         net (fo=1, routed)           0.056    -0.394    my_MEM_stage/Q[106]
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.911    -0.829    my_MEM_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X35Y106        FDCE (Hold_fdce_C_D)         0.071    -0.520    my_MEM_stage/MEM_latch_reg[230]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.639    -0.592    my_AGEX_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_AGEX_stage/AGEX_latch_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.395    my_MEM_stage/Q[22]
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.910    -0.830    my_MEM_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X35Y108        FDCE (Hold_fdce_C_D)         0.071    -0.521    my_MEM_stage/MEM_latch_reg[27]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.505%)  route 0.169ns (54.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.608    -0.623    my_AGEX_stage/clk_out1
    SLICE_X95Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_AGEX_stage/AGEX_latch_reg[74]/Q
                         net (fo=128, routed)         0.169    -0.314    my_MEM_stage/dmem_reg_256_511_29_29/D
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.878    -0.862    my_MEM_stage/dmem_reg_256_511_29_29/WCLK
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X98Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.443    my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.476    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_DE_stage/DE_latch_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[41]/Q
                         net (fo=3, routed)           0.068    -0.447    my_AGEX_stage/AGEX_latch_reg[113]_0[4]
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.843    -0.897    my_AGEX_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/C
                         clock pessimism              0.240    -0.656    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[42]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.061%)  route 0.172ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.556    -0.675    my_AGEX_stage/clk_out1
    SLICE_X40Y95         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  my_AGEX_stage/AGEX_latch_reg[62]_rep/Q
                         net (fo=128, routed)         0.172    -0.363    my_MEM_stage/dmem_reg_15104_15359_17_17/D
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.824    -0.916    my_MEM_stage/dmem_reg_15104_15359_17_17/WCLK
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.641    
    SLICE_X36Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.497    my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[71]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.774%)  route 0.115ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X52Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[71]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  my_AGEX_stage/AGEX_latch_reg[71]_rep/Q
                         net (fo=128, routed)         0.115    -0.353    my_MEM_stage/dmem_reg_11520_11775_26_26/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_11520_11775_26_26/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.490    my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y101    my_AGEX_stage/AGEX_latch_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X43Y103    my_AGEX_stage/AGEX_latch_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X44Y103    my_AGEX_stage/AGEX_latch_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X40Y103    my_AGEX_stage/AGEX_latch_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y103    my_AGEX_stage/AGEX_latch_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X37Y103    my_AGEX_stage/AGEX_latch_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y101    my_AGEX_stage/AGEX_latch_reg[106]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y103    my_AGEX_stage/AGEX_latch_reg[107]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y90     my_MEM_stage/dmem_reg_10240_10495_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y90     my_MEM_stage/dmem_reg_10240_10495_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     my_MEM_stage/dmem_reg_12288_12543_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     my_MEM_stage/dmem_reg_12288_12543_19_19/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     my_MEM_stage/dmem_reg_12288_12543_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y88     my_MEM_stage/dmem_reg_12288_12543_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y76     my_MEM_stage/dmem_reg_13056_13311_5_5/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y90     my_MEM_stage/dmem_reg_10240_10495_20_20/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y90     my_MEM_stage/dmem_reg_10240_10495_20_20/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y78     my_MEM_stage/dmem_reg_13056_13311_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y130    my_MEM_stage/dmem_reg_14336_14591_18_18/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y84     my_MEM_stage/dmem_reg_14336_14591_19_19/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y84     my_MEM_stage/dmem_reg_14336_14591_19_19/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y84     my_MEM_stage/dmem_reg_14336_14591_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y84     my_MEM_stage/dmem_reg_14336_14591_19_19/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[7][12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.756ns  (logic 1.471ns (30.931%)  route 3.285ns (69.069%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 9.173 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.889     9.173    my_FE_stage/clk_out1
    SLICE_X31Y110        FDCE                                         r  my_FE_stage/BTB_reg[7][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.459     9.632 f  my_FE_stage/BTB_reg[7][12]/Q
                         net (fo=1, routed)           1.153    10.785    my_FE_stage/BTB_reg[7]_0[12]
    SLICE_X28Y109        LUT6 (Prop_lut6_I0_O)        0.124    10.909 f  my_FE_stage/PC_FE_latch[12]_i_11/O
                         net (fo=1, routed)           0.000    10.909    my_FE_stage/PC_FE_latch[12]_i_11_n_0
    SLICE_X28Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    11.126 f  my_FE_stage/PC_FE_latch_reg[12]_i_4/O
                         net (fo=3, routed)           0.671    11.797    my_FE_stage/PC_FE_latch_reg[4]_19
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.299    12.096 f  my_FE_stage/PC_FE_latch[31]_i_24_comp/O
                         net (fo=1, routed)           0.320    12.417    my_FE_stage/PC_FE_latch[31]_i_24_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I4_O)        0.124    12.541 f  my_FE_stage/PC_FE_latch[31]_i_16_comp/O
                         net (fo=4, routed)           0.580    13.120    my_FE_stage/PC_FE_latch[31]_i_16_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    13.244 r  my_FE_stage/PC_FE_latch[31]_i_8_comp/O
                         net (fo=1, routed)           0.560    13.804    my_DE_stage/PC_FE_latch[31]_i_17_0_repN_alias
    SLICE_X27Y104        LUT6 (Prop_lut6_I5_O)        0.124    13.928 r  my_DE_stage/PC_FE_latch[22]_i_1_comp/O
                         net (fo=1, routed)           0.000    13.928    my_FE_stage/PC_FE_latch_reg[31]_0[21]
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X27Y104        FDCE (Setup_fdce_C_D)        0.031    19.068    my_FE_stage/PC_FE_latch_reg[22]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -13.928    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.831ns  (logic 1.412ns (29.227%)  route 3.419ns (70.773%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.677    13.833    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.957 r  my_DE_stage/PC_FE_latch[25]_i_1/O
                         net (fo=1, routed)           0.000    13.957    my_FE_stage/PC_FE_latch_reg[31]_0[24]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079    19.116    my_FE_stage/PC_FE_latch_reg[25]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.163ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.825ns  (logic 1.412ns (29.263%)  route 3.413ns (70.737%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.671    13.827    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.951 r  my_DE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=1, routed)           0.000    13.951    my_FE_stage/PC_FE_latch_reg[31]_0[0]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.077    19.114    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  5.163    

Slack (MET) :             5.169ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.821ns  (logic 1.412ns (29.287%)  route 3.409ns (70.713%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.667    13.823    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.947 r  my_DE_stage/PC_FE_latch[17]_i_1/O
                         net (fo=1, routed)           0.000    13.947    my_FE_stage/PC_FE_latch_reg[31]_0[16]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079    19.116    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  5.169    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.822ns  (logic 1.412ns (29.281%)  route 3.410ns (70.719%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.668    13.824    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    13.948 r  my_DE_stage/PC_FE_latch[5]_i_1/O
                         net (fo=1, routed)           0.000    13.948    my_FE_stage/PC_FE_latch_reg[31]_0[4]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.081    19.118    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         19.118    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.797ns  (logic 1.412ns (29.433%)  route 3.385ns (70.567%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.643    13.799    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.923 r  my_DE_stage/PC_FE_latch[30]_i_1/O
                         net (fo=1, routed)           0.000    13.923    my_FE_stage/PC_FE_latch_reg[31]_0[29]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079    19.116    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                         -13.923    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.196ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.744ns  (logic 1.412ns (29.762%)  route 3.332ns (70.238%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.590    13.746    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.870 r  my_DE_stage/PC_FE_latch[21]_i_1/O
                         net (fo=1, routed)           0.000    13.870    my_FE_stage/PC_FE_latch_reg[31]_0[20]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.029    19.066    my_FE_stage/PC_FE_latch_reg[21]
  -------------------------------------------------------------------
                         required time                         19.066    
                         arrival time                         -13.870    
  -------------------------------------------------------------------
                         slack                                  5.196    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.791ns  (logic 1.412ns (29.470%)  route 3.379ns (70.530%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.637    13.793    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.917 r  my_DE_stage/PC_FE_latch[11]_i_1/O
                         net (fo=1, routed)           0.000    13.917    my_FE_stage/PC_FE_latch_reg[31]_0[10]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.077    19.114    my_FE_stage/PC_FE_latch_reg[11]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                         -13.917    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.741ns  (logic 1.412ns (29.781%)  route 3.329ns (70.219%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.587    13.743    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.867 r  my_DE_stage/PC_FE_latch[27]_i_1/O
                         net (fo=1, routed)           0.000    13.867    my_FE_stage/PC_FE_latch_reg[31]_0[26]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.031    19.068    my_FE_stage/PC_FE_latch_reg[27]
  -------------------------------------------------------------------
                         required time                         19.068    
                         arrival time                         -13.867    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        4.787ns  (logic 1.412ns (29.494%)  route 3.375ns (70.506%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 9.126 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842     9.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524     9.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    10.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    10.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    10.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    10.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    12.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    12.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    13.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    13.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.633    13.789    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.913 r  my_DE_stage/PC_FE_latch[24]_i_1/O
                         net (fo=1, routed)           0.000    13.913    my_FE_stage/PC_FE_latch_reg[31]_0[23]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.037    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079    19.116    my_FE_stage/PC_FE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                         19.116    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  5.203    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[207]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.782%)  route 0.195ns (51.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.656    -0.575    my_FE_stage/clk_out1
    SLICE_X27Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  my_FE_stage/FE_latch_reg[88]/Q
                         net (fo=2, routed)           0.195    -0.239    my_FE_stage/FE_latch_out[88]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  my_FE_stage/DE_latch[207]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    my_DE_stage/DE_latch_reg[219]_0[81]
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.845    -0.895    my_DE_stage/clk_out1
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/C
                         clock pessimism              0.504    -0.391    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.104    -0.287    my_DE_stage/DE_latch_reg[207]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.437    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.659    -0.572    my_AGEX_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=1, routed)           0.062    -0.369    my_MEM_stage/Q[31]
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.931    -0.809    my_MEM_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.078    -0.494    my_MEM_stage/MEM_latch_reg[36]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.640    -0.591    my_AGEX_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  my_AGEX_stage/AGEX_latch_reg[168]/Q
                         net (fo=1, routed)           0.056    -0.394    my_MEM_stage/Q[106]
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.911    -0.829    my_MEM_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X35Y106        FDCE (Hold_fdce_C_D)         0.071    -0.520    my_MEM_stage/MEM_latch_reg[230]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.639    -0.592    my_AGEX_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_AGEX_stage/AGEX_latch_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.395    my_MEM_stage/Q[22]
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.910    -0.830    my_MEM_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/C
                         clock pessimism              0.238    -0.592    
    SLICE_X35Y108        FDCE (Hold_fdce_C_D)         0.071    -0.521    my_MEM_stage/MEM_latch_reg[27]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.505%)  route 0.169ns (54.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.608    -0.623    my_AGEX_stage/clk_out1
    SLICE_X95Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_AGEX_stage/AGEX_latch_reg[74]/Q
                         net (fo=128, routed)         0.169    -0.314    my_MEM_stage/dmem_reg_256_511_29_29/D
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.878    -0.862    my_MEM_stage/dmem_reg_256_511_29_29/WCLK
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.587    
    SLICE_X98Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.443    my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.581    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.476    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_DE_stage/DE_latch_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[41]/Q
                         net (fo=3, routed)           0.068    -0.447    my_AGEX_stage/AGEX_latch_reg[113]_0[4]
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.843    -0.897    my_AGEX_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/C
                         clock pessimism              0.240    -0.656    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.075    -0.581    my_AGEX_stage/AGEX_latch_reg[42]
  -------------------------------------------------------------------
                         required time                          0.581    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.061%)  route 0.172ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.556    -0.675    my_AGEX_stage/clk_out1
    SLICE_X40Y95         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  my_AGEX_stage/AGEX_latch_reg[62]_rep/Q
                         net (fo=128, routed)         0.172    -0.363    my_MEM_stage/dmem_reg_15104_15359_17_17/D
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.824    -0.916    my_MEM_stage/dmem_reg_15104_15359_17_17/WCLK
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.641    
    SLICE_X36Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.497    my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[71]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.774%)  route 0.115ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X52Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[71]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  my_AGEX_stage/AGEX_latch_reg[71]_rep/Q
                         net (fo=128, routed)         0.115    -0.353    my_MEM_stage/dmem_reg_11520_11775_26_26/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_11520_11775_26_26/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.490    my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y101    my_AGEX_stage/AGEX_latch_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X43Y103    my_AGEX_stage/AGEX_latch_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X44Y103    my_AGEX_stage/AGEX_latch_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X40Y103    my_AGEX_stage/AGEX_latch_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y103    my_AGEX_stage/AGEX_latch_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X37Y103    my_AGEX_stage/AGEX_latch_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X41Y101    my_AGEX_stage/AGEX_latch_reg[106]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X39Y103    my_AGEX_stage/AGEX_latch_reg[107]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y76     my_MEM_stage/dmem_reg_10240_10495_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y76     my_MEM_stage/dmem_reg_10240_10495_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y76     my_MEM_stage/dmem_reg_10240_10495_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y76     my_MEM_stage/dmem_reg_10240_10495_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y75     my_MEM_stage/dmem_reg_12288_12543_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y75     my_MEM_stage/dmem_reg_12288_12543_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y75     my_MEM_stage/dmem_reg_12288_12543_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X92Y78     my_MEM_stage/dmem_reg_13056_13311_3_3/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y59     my_MEM_stage/dmem_reg_13056_13311_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y59     my_MEM_stage/dmem_reg_13056_13311_4_4/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y65     my_MEM_stage/dmem_reg_11008_11263_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y65     my_MEM_stage/dmem_reg_11008_11263_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y65     my_MEM_stage/dmem_reg_11008_11263_4_4/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y65     my_MEM_stage/dmem_reg_11008_11263_4_4/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y56     my_MEM_stage/dmem_reg_11008_11263_5_5/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y56     my_MEM_stage/dmem_reg_11008_11263_5_5/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y56     my_MEM_stage/dmem_reg_11008_11263_5_5/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X90Y56     my_MEM_stage/dmem_reg_11008_11263_5_5/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y75     my_MEM_stage/dmem_reg_12288_12543_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y75     my_MEM_stage/dmem_reg_12288_12543_1_1/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.580ns (6.235%)  route 8.722ns (93.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.650    -1.066    my_AGEX_stage/clk_out1
    SLICE_X33Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.610 r  my_AGEX_stage/AGEX_latch_reg[43]/Q
                         net (fo=56, routed)          3.773     3.162    my_AGEX_stage/Q[37]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.286 r  my_AGEX_stage/dmem_reg_1024_1279_0_0_i_1/O
                         net (fo=128, routed)         4.949     8.235    my_MEM_stage/dmem_reg_1024_1279_18_18/WE
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.776     8.607    my_MEM_stage/dmem_reg_1024_1279_18_18/WCLK
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_A/CLK
                         clock pessimism              0.466     9.074    
                         clock uncertainty           -0.074     8.999    
    SLICE_X104Y133       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.466    my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.580ns (6.235%)  route 8.722ns (93.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.650    -1.066    my_AGEX_stage/clk_out1
    SLICE_X33Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.610 r  my_AGEX_stage/AGEX_latch_reg[43]/Q
                         net (fo=56, routed)          3.773     3.162    my_AGEX_stage/Q[37]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.286 r  my_AGEX_stage/dmem_reg_1024_1279_0_0_i_1/O
                         net (fo=128, routed)         4.949     8.235    my_MEM_stage/dmem_reg_1024_1279_18_18/WE
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.776     8.607    my_MEM_stage/dmem_reg_1024_1279_18_18/WCLK
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_B/CLK
                         clock pessimism              0.466     9.074    
                         clock uncertainty           -0.074     8.999    
    SLICE_X104Y133       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.466    my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.580ns (6.235%)  route 8.722ns (93.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.650    -1.066    my_AGEX_stage/clk_out1
    SLICE_X33Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.610 r  my_AGEX_stage/AGEX_latch_reg[43]/Q
                         net (fo=56, routed)          3.773     3.162    my_AGEX_stage/Q[37]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.286 r  my_AGEX_stage/dmem_reg_1024_1279_0_0_i_1/O
                         net (fo=128, routed)         4.949     8.235    my_MEM_stage/dmem_reg_1024_1279_18_18/WE
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.776     8.607    my_MEM_stage/dmem_reg_1024_1279_18_18/WCLK
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_C/CLK
                         clock pessimism              0.466     9.074    
                         clock uncertainty           -0.074     8.999    
    SLICE_X104Y133       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.466    my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.302ns  (logic 0.580ns (6.235%)  route 8.722ns (93.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns = ( 8.607 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.066ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.650    -1.066    my_AGEX_stage/clk_out1
    SLICE_X33Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDCE (Prop_fdce_C_Q)         0.456    -0.610 r  my_AGEX_stage/AGEX_latch_reg[43]/Q
                         net (fo=56, routed)          3.773     3.162    my_AGEX_stage/Q[37]
    SLICE_X60Y64         LUT6 (Prop_lut6_I2_O)        0.124     3.286 r  my_AGEX_stage/dmem_reg_1024_1279_0_0_i_1/O
                         net (fo=128, routed)         4.949     8.235    my_MEM_stage/dmem_reg_1024_1279_18_18/WE
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.776     8.607    my_MEM_stage/dmem_reg_1024_1279_18_18/WCLK
    SLICE_X104Y133       RAMS64E                                      r  my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_D/CLK
                         clock pessimism              0.466     9.074    
                         clock uncertainty           -0.074     8.999    
    SLICE_X104Y133       RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.466    my_MEM_stage/dmem_reg_1024_1279_18_18/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          8.466    
                         arrival time                          -8.235    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 my_DE_stage/DE_latch_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[82]_replica/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.497ns  (logic 1.639ns (17.258%)  route 7.858ns (82.742%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.845    -0.871    my_DE_stage/clk_out1
    SLICE_X39Y101        FDCE                                         r  my_DE_stage/DE_latch_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_DE_stage/DE_latch_reg[104]/Q
                         net (fo=12, routed)          1.001     0.585    my_DE_stage/Q[33]
    SLICE_X48Y99         LUT4 (Prop_lut4_I2_O)        0.124     0.709 f  my_DE_stage/AGEX_latch[79]_i_26/O
                         net (fo=1, routed)           0.596     1.305    my_DE_stage/AGEX_latch[79]_i_26_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     1.429 f  my_DE_stage/AGEX_latch[79]_i_18/O
                         net (fo=4, routed)           1.153     2.582    my_DE_stage/AGEX_latch[79]_i_18_n_0
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.152     2.734 r  my_DE_stage/DE_latch[141]_i_31/O
                         net (fo=31, routed)          0.989     3.723    my_DE_stage/DE_latch[141]_i_31_n_0
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.327     4.050 r  my_DE_stage/DE_latch[141]_i_15/O
                         net (fo=32, routed)          0.709     4.759    my_DE_stage/DE_latch[141]_i_15_n_0
    SLICE_X35Y89         LUT6 (Prop_lut6_I0_O)        0.332     5.091 r  my_DE_stage/AGEX_latch[82]_i_3/O
                         net (fo=13, routed)          3.411     8.502    my_DE_stage/AGEX_latch[82]_i_3_n_0
    SLICE_X99Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.626 r  my_DE_stage/AGEX_latch[82]_i_1_replica/O
                         net (fo=1, routed)           0.000     8.626    my_AGEX_stage/from_AGEX_to_DE[6]_repN_alias
    SLICE_X99Y39         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[82]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.623     8.455    my_AGEX_stage/clk_out1
    SLICE_X99Y39         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[82]_replica/C
                         clock pessimism              0.452     8.907    
                         clock uncertainty           -0.074     8.833    
    SLICE_X99Y39         FDCE (Setup_fdce_C_D)        0.029     8.862    my_AGEX_stage/AGEX_latch_reg[82]_replica
  -------------------------------------------------------------------
                         required time                          8.862    
                         arrival time                          -8.626    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 my_DE_stage/DE_latch_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[79]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.428ns  (logic 1.639ns (17.384%)  route 7.789ns (82.616%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.845    -0.871    my_DE_stage/clk_out1
    SLICE_X39Y101        FDCE                                         r  my_DE_stage/DE_latch_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_DE_stage/DE_latch_reg[104]/Q
                         net (fo=12, routed)          1.001     0.585    my_DE_stage/Q[33]
    SLICE_X48Y99         LUT4 (Prop_lut4_I2_O)        0.124     0.709 f  my_DE_stage/AGEX_latch[79]_i_26/O
                         net (fo=1, routed)           0.596     1.305    my_DE_stage/AGEX_latch[79]_i_26_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     1.429 f  my_DE_stage/AGEX_latch[79]_i_18/O
                         net (fo=4, routed)           1.153     2.582    my_DE_stage/AGEX_latch[79]_i_18_n_0
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.152     2.734 r  my_DE_stage/DE_latch[141]_i_31/O
                         net (fo=31, routed)          0.989     3.723    my_DE_stage/DE_latch[141]_i_31_n_0
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.327     4.050 r  my_DE_stage/DE_latch[141]_i_15/O
                         net (fo=32, routed)          0.808     4.858    my_DE_stage/DE_latch[141]_i_15_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I0_O)        0.332     5.190 r  my_DE_stage/AGEX_latch[79]_i_4/O
                         net (fo=13, routed)          3.243     8.433    my_DE_stage/AGEX_latch[79]_i_4_n_0
    SLICE_X101Y38        LUT6 (Prop_lut6_I4_O)        0.124     8.557 r  my_DE_stage/AGEX_latch[79]_i_1_replica_1/O
                         net (fo=1, routed)           0.000     8.557    my_AGEX_stage/from_AGEX_to_DE[3]_repN_1_alias
    SLICE_X101Y38        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[79]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.622     8.454    my_AGEX_stage/clk_out1
    SLICE_X101Y38        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[79]_replica_1/C
                         clock pessimism              0.452     8.906    
                         clock uncertainty           -0.074     8.832    
    SLICE_X101Y38        FDCE (Setup_fdce_C_D)        0.029     8.861    my_AGEX_stage/AGEX_latch_reg[79]_replica_1
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 my_DE_stage/DE_latch_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[81]_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.315ns  (logic 1.639ns (17.595%)  route 7.676ns (82.405%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 8.387 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.871ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.845    -0.871    my_DE_stage/clk_out1
    SLICE_X39Y101        FDCE                                         r  my_DE_stage/DE_latch_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDCE (Prop_fdce_C_Q)         0.456    -0.415 f  my_DE_stage/DE_latch_reg[104]/Q
                         net (fo=12, routed)          1.001     0.585    my_DE_stage/Q[33]
    SLICE_X48Y99         LUT4 (Prop_lut4_I2_O)        0.124     0.709 f  my_DE_stage/AGEX_latch[79]_i_26/O
                         net (fo=1, routed)           0.596     1.305    my_DE_stage/AGEX_latch[79]_i_26_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124     1.429 f  my_DE_stage/AGEX_latch[79]_i_18/O
                         net (fo=4, routed)           1.153     2.582    my_DE_stage/AGEX_latch[79]_i_18_n_0
    SLICE_X44Y92         LUT4 (Prop_lut4_I0_O)        0.152     2.734 r  my_DE_stage/DE_latch[141]_i_31/O
                         net (fo=31, routed)          0.989     3.723    my_DE_stage/DE_latch[141]_i_31_n_0
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.327     4.050 r  my_DE_stage/DE_latch[141]_i_15/O
                         net (fo=32, routed)          0.876     4.926    my_DE_stage/DE_latch[141]_i_15_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I0_O)        0.332     5.258 r  my_DE_stage/AGEX_latch[81]_i_3/O
                         net (fo=14, routed)          3.062     8.320    my_DE_stage/AGEX_latch[81]_i_3_n_0
    SLICE_X83Y33         LUT6 (Prop_lut6_I4_O)        0.124     8.444 r  my_DE_stage/AGEX_latch[81]_i_1_replica_2/O
                         net (fo=1, routed)           0.000     8.444    my_AGEX_stage/from_AGEX_to_DE[5]_repN_2_alias
    SLICE_X83Y33         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[81]_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.555     8.387    my_AGEX_stage/clk_out1
    SLICE_X83Y33         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[81]_replica_2/C
                         clock pessimism              0.452     8.839    
                         clock uncertainty           -0.074     8.765    
    SLICE_X83Y33         FDCE (Setup_fdce_C_D)        0.031     8.796    my_AGEX_stage/AGEX_latch_reg[81]_replica_2
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][18]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.608ns (14.811%)  route 3.497ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.697    -1.019    my_MEM_stage/clk_out1
    SLICE_X31Y89         FDCE                                         r  my_MEM_stage/MEM_latch_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.563 r  my_MEM_stage/MEM_latch_reg[72]/Q
                         net (fo=16, routed)          1.263     0.700    my_MEM_stage/MEM_latch_out[72]
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.152     0.852 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.234     3.086    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.648     3.479    my_DE_stage/clk_out1
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][18]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.946    
                         clock uncertainty           -0.074     3.871    
    SLICE_X45Y112        FDCE (Setup_fdce_C_CE)      -0.426     3.445    my_DE_stage/regs_reg[11][18]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.608ns (14.811%)  route 3.497ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.697    -1.019    my_MEM_stage/clk_out1
    SLICE_X31Y89         FDCE                                         r  my_MEM_stage/MEM_latch_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.563 r  my_MEM_stage/MEM_latch_reg[72]/Q
                         net (fo=16, routed)          1.263     0.700    my_MEM_stage/MEM_latch_out[72]
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.152     0.852 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.234     3.086    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.648     3.479    my_DE_stage/clk_out1
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][24]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.946    
                         clock uncertainty           -0.074     3.871    
    SLICE_X45Y112        FDCE (Setup_fdce_C_CE)      -0.426     3.445    my_DE_stage/regs_reg[11][24]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[11][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.608ns (14.811%)  route 3.497ns (85.189%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 3.479 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.019ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.697    -1.019    my_MEM_stage/clk_out1
    SLICE_X31Y89         FDCE                                         r  my_MEM_stage/MEM_latch_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDCE (Prop_fdce_C_Q)         0.456    -0.563 r  my_MEM_stage/MEM_latch_reg[72]/Q
                         net (fo=16, routed)          1.263     0.700    my_MEM_stage/MEM_latch_out[72]
    SLICE_X30Y88         LUT5 (Prop_lut5_I4_O)        0.152     0.852 r  my_MEM_stage/regs[11][31]_i_1/O
                         net (fo=32, routed)          2.234     3.086    my_DE_stage/regs_reg[11][31]_0[0]
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.648     3.479    my_DE_stage/clk_out1
    SLICE_X45Y112        FDCE                                         r  my_DE_stage/regs_reg[11][25]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.946    
                         clock uncertainty           -0.074     3.871    
    SLICE_X45Y112        FDCE (Setup_fdce_C_CE)      -0.426     3.445    my_DE_stage/regs_reg[11][25]
  -------------------------------------------------------------------
                         required time                          3.445    
                         arrival time                          -3.086    
  -------------------------------------------------------------------
                         slack                                  0.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[207]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.782%)  route 0.195ns (51.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.656    -0.575    my_FE_stage/clk_out1
    SLICE_X27Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  my_FE_stage/FE_latch_reg[88]/Q
                         net (fo=2, routed)           0.195    -0.239    my_FE_stage/FE_latch_out[88]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  my_FE_stage/DE_latch[207]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    my_DE_stage/DE_latch_reg[219]_0[81]
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.845    -0.895    my_DE_stage/clk_out1
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/C
                         clock pessimism              0.504    -0.391    
                         clock uncertainty            0.074    -0.317    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.104    -0.213    my_DE_stage/DE_latch_reg[207]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.363    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.659    -0.572    my_AGEX_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=1, routed)           0.062    -0.369    my_MEM_stage/Q[31]
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.931    -0.809    my_MEM_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.078    -0.420    my_MEM_stage/MEM_latch_reg[36]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.640    -0.591    my_AGEX_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  my_AGEX_stage/AGEX_latch_reg[168]/Q
                         net (fo=1, routed)           0.056    -0.394    my_MEM_stage/Q[106]
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.911    -0.829    my_MEM_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X35Y106        FDCE (Hold_fdce_C_D)         0.071    -0.446    my_MEM_stage/MEM_latch_reg[230]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.639    -0.592    my_AGEX_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_AGEX_stage/AGEX_latch_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.395    my_MEM_stage/Q[22]
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.910    -0.830    my_MEM_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X35Y108        FDCE (Hold_fdce_C_D)         0.071    -0.447    my_MEM_stage/MEM_latch_reg[27]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.505%)  route 0.169ns (54.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.608    -0.623    my_AGEX_stage/clk_out1
    SLICE_X95Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_AGEX_stage/AGEX_latch_reg[74]/Q
                         net (fo=128, routed)         0.169    -0.314    my_MEM_stage/dmem_reg_256_511_29_29/D
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.878    -0.862    my_MEM_stage/dmem_reg_256_511_29_29/WCLK
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X98Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.369    my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.402    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_DE_stage/DE_latch_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[41]/Q
                         net (fo=3, routed)           0.068    -0.447    my_AGEX_stage/AGEX_latch_reg[113]_0[4]
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.843    -0.897    my_AGEX_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/C
                         clock pessimism              0.240    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[42]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.061%)  route 0.172ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.556    -0.675    my_AGEX_stage/clk_out1
    SLICE_X40Y95         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  my_AGEX_stage/AGEX_latch_reg[62]_rep/Q
                         net (fo=128, routed)         0.172    -0.363    my_MEM_stage/dmem_reg_15104_15359_17_17/D
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.824    -0.916    my_MEM_stage/dmem_reg_15104_15359_17_17/WCLK
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.641    
                         clock uncertainty            0.074    -0.567    
    SLICE_X36Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.423    my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[71]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.774%)  route 0.115ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X52Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[71]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  my_AGEX_stage/AGEX_latch_reg[71]_rep/Q
                         net (fo=128, routed)         0.115    -0.353    my_MEM_stage/dmem_reg_11520_11775_26_26/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_11520_11775_26_26/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.416    my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.062    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[7][12]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.756ns  (logic 1.471ns (30.931%)  route 3.285ns (69.069%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 14.173 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.889    14.173    my_FE_stage/clk_out1
    SLICE_X31Y110        FDCE                                         r  my_FE_stage/BTB_reg[7][12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y110        FDCE (Prop_fdce_C_Q)         0.459    14.632 f  my_FE_stage/BTB_reg[7][12]/Q
                         net (fo=1, routed)           1.153    15.785    my_FE_stage/BTB_reg[7]_0[12]
    SLICE_X28Y109        LUT6 (Prop_lut6_I0_O)        0.124    15.909 f  my_FE_stage/PC_FE_latch[12]_i_11/O
                         net (fo=1, routed)           0.000    15.909    my_FE_stage/PC_FE_latch[12]_i_11_n_0
    SLICE_X28Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    16.126 f  my_FE_stage/PC_FE_latch_reg[12]_i_4/O
                         net (fo=3, routed)           0.671    16.797    my_FE_stage/PC_FE_latch_reg[4]_19
    SLICE_X26Y106        LUT3 (Prop_lut3_I0_O)        0.299    17.096 f  my_FE_stage/PC_FE_latch[31]_i_24_comp/O
                         net (fo=1, routed)           0.320    17.417    my_FE_stage/PC_FE_latch[31]_i_24_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I4_O)        0.124    17.541 f  my_FE_stage/PC_FE_latch[31]_i_16_comp/O
                         net (fo=4, routed)           0.580    18.120    my_FE_stage/PC_FE_latch[31]_i_16_n_0
    SLICE_X31Y104        LUT5 (Prop_lut5_I3_O)        0.124    18.244 r  my_FE_stage/PC_FE_latch[31]_i_8_comp/O
                         net (fo=1, routed)           0.560    18.804    my_DE_stage/PC_FE_latch[31]_i_17_0_repN_alias
    SLICE_X27Y104        LUT6 (Prop_lut6_I5_O)        0.124    18.928 r  my_DE_stage/PC_FE_latch[22]_i_1_comp/O
                         net (fo=1, routed)           0.000    18.928    my_FE_stage/PC_FE_latch_reg[31]_0[21]
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[22]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X27Y104        FDCE (Setup_fdce_C_D)        0.031    19.067    my_FE_stage/PC_FE_latch_reg[22]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                         -18.928    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.831ns  (logic 1.412ns (29.227%)  route 3.419ns (70.773%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.677    18.833    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.957 r  my_DE_stage/PC_FE_latch[25]_i_1/O
                         net (fo=1, routed)           0.000    18.957    my_FE_stage/PC_FE_latch_reg[31]_0[24]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[25]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079    19.115    my_FE_stage/PC_FE_latch_reg[25]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.957    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.825ns  (logic 1.412ns (29.263%)  route 3.413ns (70.737%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.671    18.827    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.951 r  my_DE_stage/PC_FE_latch[1]_i_1/O
                         net (fo=1, routed)           0.000    18.951    my_FE_stage/PC_FE_latch_reg[31]_0[0]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[1]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.077    19.113    my_FE_stage/PC_FE_latch_reg[1]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -18.951    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.821ns  (logic 1.412ns (29.287%)  route 3.409ns (70.713%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.667    18.823    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.947 r  my_DE_stage/PC_FE_latch[17]_i_1/O
                         net (fo=1, routed)           0.000    18.947    my_FE_stage/PC_FE_latch_reg[31]_0[16]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[17]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.079    19.115    my_FE_stage/PC_FE_latch_reg[17]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.947    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.822ns  (logic 1.412ns (29.281%)  route 3.410ns (70.719%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.668    18.824    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.948 r  my_DE_stage/PC_FE_latch[5]_i_1/O
                         net (fo=1, routed)           0.000    18.948    my_FE_stage/PC_FE_latch_reg[31]_0[4]
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y104        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[5]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y104        FDCE (Setup_fdce_C_D)        0.081    19.117    my_FE_stage/PC_FE_latch_reg[5]
  -------------------------------------------------------------------
                         required time                         19.117    
                         arrival time                         -18.948    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.797ns  (logic 1.412ns (29.433%)  route 3.385ns (70.567%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.643    18.799    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.923 r  my_DE_stage/PC_FE_latch[30]_i_1/O
                         net (fo=1, routed)           0.000    18.923    my_FE_stage/PC_FE_latch_reg[31]_0[29]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[30]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079    19.115    my_FE_stage/PC_FE_latch_reg[30]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.923    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.744ns  (logic 1.412ns (29.762%)  route 3.332ns (70.238%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.590    18.746    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.870 r  my_DE_stage/PC_FE_latch[21]_i_1/O
                         net (fo=1, routed)           0.000    18.870    my_FE_stage/PC_FE_latch_reg[31]_0[20]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[21]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.029    19.065    my_FE_stage/PC_FE_latch_reg[21]
  -------------------------------------------------------------------
                         required time                         19.065    
                         arrival time                         -18.870    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.791ns  (logic 1.412ns (29.470%)  route 3.379ns (70.530%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.637    18.793    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.917 r  my_DE_stage/PC_FE_latch[11]_i_1/O
                         net (fo=1, routed)           0.000    18.917    my_FE_stage/PC_FE_latch_reg[31]_0[10]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[11]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.077    19.113    my_FE_stage/PC_FE_latch_reg[11]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                         -18.917    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.741ns  (logic 1.412ns (29.781%)  route 3.329ns (70.219%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.587    18.743    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X27Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.867 r  my_DE_stage/PC_FE_latch[27]_i_1/O
                         net (fo=1, routed)           0.000    18.867    my_FE_stage/PC_FE_latch_reg[31]_0[26]
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X27Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[27]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X27Y105        FDCE (Setup_fdce_C_D)        0.031    19.067    my_FE_stage/PC_FE_latch_reg[27]
  -------------------------------------------------------------------
                         required time                         19.067    
                         arrival time                         -18.867    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 my_FE_stage/BTB_reg[4][25]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/PC_FE_latch_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 fall@15.000ns)
  Data Path Delay:        4.787ns  (logic 1.412ns (29.494%)  route 3.375ns (70.506%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 18.526 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.874ns = ( 14.126 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     15.000    15.000 f  
    H16                                               0.000    15.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    15.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    16.451 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    17.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     9.977 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    12.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.284 f  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.842    14.126    my_FE_stage/clk_out1
    SLICE_X34Y109        FDCE                                         r  my_FE_stage/BTB_reg[4][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDCE (Prop_fdce_C_Q)         0.524    14.650 f  my_FE_stage/BTB_reg[4][25]/Q
                         net (fo=1, routed)           0.805    15.454    my_FE_stage/BTB_reg[4]_3[25]
    SLICE_X33Y109        LUT6 (Prop_lut6_I5_O)        0.124    15.578 f  my_FE_stage/PC_FE_latch[25]_i_4/O
                         net (fo=1, routed)           0.000    15.578    my_FE_stage/PC_FE_latch[25]_i_4_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    15.795 f  my_FE_stage/PC_FE_latch_reg[25]_i_2/O
                         net (fo=3, routed)           1.322    17.117    my_FE_stage/PC_FE_latch_reg[4]_26
    SLICE_X28Y107        LUT6 (Prop_lut6_I2_O)        0.299    17.416 r  my_FE_stage/PC_FE_latch[31]_i_15_comp/O
                         net (fo=4, routed)           0.616    18.032    my_FE_stage/PC_FE_latch[31]_i_15_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I3_O)        0.124    18.156 r  my_FE_stage/PC_FE_latch[31]_i_8_comp_3/O
                         net (fo=28, routed)          0.633    18.789    my_DE_stage/PC_FE_latch_reg[1]
    SLICE_X26Y105        LUT6 (Prop_lut6_I4_O)        0.124    18.913 r  my_DE_stage/PC_FE_latch[24]_i_1/O
                         net (fo=1, routed)           0.000    18.913    my_FE_stage/PC_FE_latch_reg[31]_0[23]
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        1.695    18.526    my_FE_stage/clk_out1
    SLICE_X26Y105        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[24]/C
                         clock pessimism              0.584    19.111    
                         clock uncertainty           -0.074    19.036    
    SLICE_X26Y105        FDCE (Setup_fdce_C_D)        0.079    19.115    my_FE_stage/PC_FE_latch_reg[24]
  -------------------------------------------------------------------
                         required time                         19.115    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                  0.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[207]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.782%)  route 0.195ns (51.218%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.656    -0.575    my_FE_stage/clk_out1
    SLICE_X27Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  my_FE_stage/FE_latch_reg[88]/Q
                         net (fo=2, routed)           0.195    -0.239    my_FE_stage/FE_latch_out[88]
    SLICE_X28Y99         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  my_FE_stage/DE_latch[207]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    my_DE_stage/DE_latch_reg[219]_0[81]
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.845    -0.895    my_DE_stage/clk_out1
    SLICE_X28Y99         FDCE                                         r  my_DE_stage/DE_latch_reg[207]/C
                         clock pessimism              0.504    -0.391    
                         clock uncertainty            0.074    -0.317    
    SLICE_X28Y99         FDCE (Hold_fdce_C_D)         0.104    -0.213    my_DE_stage/DE_latch_reg[207]
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.363    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.659    -0.572    my_AGEX_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  my_AGEX_stage/AGEX_latch_reg[37]/Q
                         net (fo=1, routed)           0.062    -0.369    my_MEM_stage/Q[31]
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.931    -0.809    my_MEM_stage/clk_out1
    SLICE_X28Y101        FDCE                                         r  my_MEM_stage/MEM_latch_reg[36]/C
                         clock pessimism              0.237    -0.572    
                         clock uncertainty            0.074    -0.498    
    SLICE_X28Y101        FDCE (Hold_fdce_C_D)         0.078    -0.420    my_MEM_stage/MEM_latch_reg[36]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[168]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[230]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.640    -0.591    my_AGEX_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[168]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.450 r  my_AGEX_stage/AGEX_latch_reg[168]/Q
                         net (fo=1, routed)           0.056    -0.394    my_MEM_stage/Q[106]
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.911    -0.829    my_MEM_stage/clk_out1
    SLICE_X35Y106        FDCE                                         r  my_MEM_stage/MEM_latch_reg[230]/C
                         clock pessimism              0.238    -0.591    
                         clock uncertainty            0.074    -0.517    
    SLICE_X35Y106        FDCE (Hold_fdce_C_D)         0.071    -0.446    my_MEM_stage/MEM_latch_reg[230]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.639    -0.592    my_AGEX_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  my_AGEX_stage/AGEX_latch_reg[28]/Q
                         net (fo=1, routed)           0.056    -0.395    my_MEM_stage/Q[22]
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.910    -0.830    my_MEM_stage/clk_out1
    SLICE_X35Y108        FDCE                                         r  my_MEM_stage/MEM_latch_reg[27]/C
                         clock pessimism              0.238    -0.592    
                         clock uncertainty            0.074    -0.518    
    SLICE_X35Y108        FDCE (Hold_fdce_C_D)         0.071    -0.447    my_MEM_stage/MEM_latch_reg[27]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.505%)  route 0.169ns (54.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.608    -0.623    my_AGEX_stage/clk_out1
    SLICE_X95Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.482 r  my_AGEX_stage/AGEX_latch_reg[74]/Q
                         net (fo=128, routed)         0.169    -0.314    my_MEM_stage/dmem_reg_256_511_29_29/D
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.878    -0.862    my_MEM_stage/dmem_reg_256_511_29_29/WCLK
    SLICE_X98Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.587    
                         clock uncertainty            0.074    -0.513    
    SLICE_X98Y96         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.369    my_MEM_stage/dmem_reg_256_511_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[69]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X52Y103        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[69]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y103        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[69]_rep/Q
                         net (fo=128, routed)         0.113    -0.343    my_MEM_stage/dmem_reg_14336_14591_24_24/D
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.906    -0.834    my_MEM_stage/dmem_reg_14336_14591_24_24/WCLK
    SLICE_X50Y103        RAMS64E                                      r  my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.402    my_MEM_stage/dmem_reg_14336_14591_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.575    -0.656    my_DE_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_DE_stage/DE_latch_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDCE (Prop_fdce_C_Q)         0.141    -0.515 r  my_DE_stage/DE_latch_reg[41]/Q
                         net (fo=3, routed)           0.068    -0.447    my_AGEX_stage/AGEX_latch_reg[113]_0[4]
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.843    -0.897    my_AGEX_stage/clk_out1
    SLICE_X31Y90         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[42]/C
                         clock pessimism              0.240    -0.656    
                         clock uncertainty            0.074    -0.582    
    SLICE_X31Y90         FDCE (Hold_fdce_C_D)         0.075    -0.507    my_AGEX_stage/AGEX_latch_reg[42]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[62]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.061%)  route 0.172ns (54.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.556    -0.675    my_AGEX_stage/clk_out1
    SLICE_X40Y95         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[62]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.534 r  my_AGEX_stage/AGEX_latch_reg[62]_rep/Q
                         net (fo=128, routed)         0.172    -0.363    my_MEM_stage/dmem_reg_15104_15359_17_17/D
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.824    -0.916    my_MEM_stage/dmem_reg_15104_15359_17_17/WCLK
    SLICE_X36Y94         RAMS64E                                      r  my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D/CLK
                         clock pessimism              0.274    -0.641    
                         clock uncertainty            0.074    -0.567    
    SLICE_X36Y94         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.423    my_MEM_stage/dmem_reg_15104_15359_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[71]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.774%)  route 0.115ns (47.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X52Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[71]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.468 r  my_AGEX_stage/AGEX_latch_reg[71]_rep/Q
                         net (fo=128, routed)         0.115    -0.353    my_MEM_stage/dmem_reg_11520_11775_26_26/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9632, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_11520_11775_26_26/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.090    -0.416    my_MEM_stage/dmem_reg_11520_11775_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.062    





