var searchData=
[
  ['ram_0',['RAM',['../class_r_a_m.html',1,'']]],
  ['ram_20directory_20reference_1',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM Directory Reference',['../_dir_33c6fd4f07f466e04348a7d6c6e3c11c.html',1,'']]],
  ['ram_20entity_20reference_2',['RAM Entity Reference',['../_class_r_a_m.html',1,'']]],
  ['ram_20ram_20vhd_20file_20reference_3',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM.vhd File Reference',['../__r_a_m_8vhd.html',1,'']]],
  ['ram_20ram_5fcell_20vhd_20file_20reference_4',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM_Cell.vhd File Reference',['../__r_a_m___cell_8vhd.html',1,'']]],
  ['ram_20rtl_20architecture_20reference_5',['RAM.rtl Architecture Reference',['../_class_r_a_m_1_1rtl.html',1,'']]],
  ['ram_20vhd_6',['RAM.vhd',['../__r_a_m_8vhd_source.html',1,'']]],
  ['ram_20vhd_20file_20reference_7',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM.vhd File Reference',['../__r_a_m_8vhd.html',1,'']]],
  ['ram_2evhd_8',['RAM.vhd',['../_r_a_m_8vhd.html',1,'']]],
  ['ram_5fcell_9',['RAM_Cell',['../class_r_a_m___cell.html',1,'']]],
  ['ram_5fcell_20entity_20reference_10',['RAM_Cell Entity Reference',['../_class_r_a_m___cell.html',1,'']]],
  ['ram_5fcell_20rtl_20architecture_20reference_11',['RAM_Cell.rtl Architecture Reference',['../_class_r_a_m___cell_1_1rtl.html',1,'']]],
  ['ram_5fcell_20vhd_12',['RAM_Cell.vhd',['../__r_a_m___cell_8vhd_source.html',1,'']]],
  ['ram_5fcell_20vhd_20file_20reference_13',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM_Cell.vhd File Reference',['../__r_a_m___cell_8vhd.html',1,'']]],
  ['ram_5fcell_2evhd_14',['RAM_Cell.vhd',['../_r_a_m___cell_8vhd.html',1,'']]],
  ['ram_5ftb_15',['ram_tb',['../classram__tb.html',1,'']]],
  ['ram_5ftb_20behavior_20architecture_20reference_16',['ram_tb.behavior Architecture Reference',['../_classram__tb_1_1behavior.html',1,'']]],
  ['ram_5ftb_20entity_20reference_17',['ram_tb Entity Reference',['../_classram__tb.html',1,'']]],
  ['ram_5ftb_20vhd_18',['RAM_tb.vhd',['../__r_a_m__tb_8vhd_source.html',1,'']]],
  ['ram_5ftb_20vhd_20file_20reference_19',['C:/Users/Axle/Desktop/Diamond/UART/Testbenches/RAM_tb.vhd File Reference',['../__r_a_m__tb_8vhd.html',1,'']]],
  ['ram_5ftb_2evhd_20',['RAM_tb.vhd',['../_r_a_m__tb_8vhd.html',1,'']]],
  ['ramaccessmode_21',['ramAccessMode',['../class_i2_c_peripheral_1_1rtl.html#a733a1ca132ac5765a1942bc986f74890',1,'I2CPeripheral::rtl']]],
  ['ramtransaction_22',['ramTransaction',['../class_i2_c_peripheral_1_1rtl.html#a9c6bb7d521599f65907c7bd94c8b0edc',1,'I2CPeripheral::rtl']]],
  ['readme_2emd_23',['README.md',['../_documentation_2doxygen-awesome-css_2_r_e_a_d_m_e_8md.html',1,'(Global Namespace)'],['../_r_e_a_d_m_e_8md.html',1,'(Global Namespace)']]],
  ['ready_24',['ready',['../class_address_decoder.html#a5f006a37af014d88285954b9d53a2580',1,'AddressDecoder.ready'],['../classaddressdecoder__tb_1_1behavior.html#ad03d560a0910eb9ff0d92c63cbedc302',1,'addressdecoder_tb.behavior.ready']]],
  ['readytransact_25',['readyTransact',['../class_r_a_m_1_1rtl.html#aeb1dfaa7b9bb5ce132159da99d814324',1,'RAM::rtl']]],
  ['reference_26',['Reference',['../_class_address_decoder.html',1,'AddressDecoder Entity Reference'],['../_class_address_decoder_1_1rtl.html',1,'AddressDecoder.rtl Architecture Reference'],['../_classaddressdecoder__tb.html',1,'addressdecoder_tb Entity Reference'],['../_classaddressdecoder__tb_1_1behavior.html',1,'addressdecoder_tb.behavior Architecture Reference'],['../_dir_0492bf3f11d1d3b6bad554bc08778e95.html',1,'C:/Users/Axle/Desktop/Diamond/UART/I2C Directory Reference'],['../__clock_generator_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/I2C/ClockGenerator.vhd File Reference'],['../__i2_c_peripheral_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/I2C/I2CPeripheral.vhd File Reference'],['../_dir_ea54e73f90a5861d783c380c0921ee6a.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell Directory Reference'],['../__address_decoder_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/AddressDecoder.vhd File Reference'],['../_dir_33c6fd4f07f466e04348a7d6c6e3c11c.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM Directory Reference'],['../__r_a_m_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM.vhd File Reference'],['../__r_a_m___cell_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/RAM/RAM_Cell.vhd File Reference'],['../_dir_82c94dae23599db9482d9a56239a8a1f.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM Directory Reference'],['../__r_o_m_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM.vhd File Reference'],['../__r_o_m___cell_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM_Cell.vhd File Reference'],['../_dir_0c747ac205f69e8242bdaa0939d13288.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Testbenches Directory Reference'],['../__address_decoder__tb_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Testbenches/AddressDecoder_tb.vhd File Reference'],['../__r_a_m__tb_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Testbenches/RAM_tb.vhd File Reference'],['../__r_o_m__tb_8vhd.html',1,'C:/Users/Axle/Desktop/Diamond/UART/Testbenches/ROM_tb.vhd File Reference'],['../_classclock_generator.html',1,'clockGenerator Entity Reference'],['../_classclock_generator_1_1rtl.html',1,'clockGenerator.rtl Architecture Reference'],['../_class_i2_c_peripheral.html',1,'I2CPeripheral Entity Reference'],['../_class_i2_c_peripheral_1_1rtl.html',1,'I2CPeripheral.rtl Architecture Reference'],['../__main_page_8dox.html',1,'MainPage.dox File Reference'],['../_class_r_a_m.html',1,'RAM Entity Reference'],['../_class_r_a_m_1_1rtl.html',1,'RAM.rtl Architecture Reference'],['../_class_r_a_m___cell.html',1,'RAM_Cell Entity Reference'],['../_class_r_a_m___cell_1_1rtl.html',1,'RAM_Cell.rtl Architecture Reference'],['../_classram__tb.html',1,'ram_tb Entity Reference'],['../_classram__tb_1_1behavior.html',1,'ram_tb.behavior Architecture Reference'],['../_class_r_o_m.html',1,'ROM Entity Reference'],['../_class_r_o_m_1_1rtl.html',1,'ROM.rtl Architecture Reference'],['../_class_r_o_m___cell.html',1,'ROM_Cell Entity Reference'],['../_class_r_o_m___cell_1_1rtl.html',1,'ROM_Cell.rtl Architecture Reference'],['../_classrom__tb.html',1,'rom_tb Entity Reference'],['../_classrom__tb_1_1behavior.html',1,'rom_tb.behavior Architecture Reference']]],
  ['registercount_27',['registerCount',['../class_i2_c_peripheral.html#a3cbec429ef28c305afae5974242f9966',1,'I2CPeripheral']]],
  ['remember_28',['2. Try and remember\...',['../_mainpage.html#_index_1buildingMemory',1,'']]],
  ['rom_29',['ROM',['../class_r_o_m.html',1,'ROM'],['../classrom__tb_1_1behavior.html#aa8414ab254b28d3529375f8126a9c014',1,'rom_tb.behavior.ROM']]],
  ['rom_20directory_20reference_30',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM Directory Reference',['../_dir_82c94dae23599db9482d9a56239a8a1f.html',1,'']]],
  ['rom_20entity_20reference_31',['ROM Entity Reference',['../_class_r_o_m.html',1,'']]],
  ['rom_20rom_20vhd_20file_20reference_32',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM.vhd File Reference',['../__r_o_m_8vhd.html',1,'']]],
  ['rom_20rom_5fcell_20vhd_20file_20reference_33',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM_Cell.vhd File Reference',['../__r_o_m___cell_8vhd.html',1,'']]],
  ['rom_20rtl_20architecture_20reference_34',['ROM.rtl Architecture Reference',['../_class_r_o_m_1_1rtl.html',1,'']]],
  ['rom_20vhd_35',['ROM.vhd',['../__r_o_m_8vhd_source.html',1,'']]],
  ['rom_20vhd_20file_20reference_36',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM.vhd File Reference',['../__r_o_m_8vhd.html',1,'']]],
  ['rom_2evhd_37',['ROM.vhd',['../_r_o_m_8vhd.html',1,'']]],
  ['rom_5fcell_38',['ROM_Cell',['../class_r_o_m___cell.html',1,'']]],
  ['rom_5fcell_20entity_20reference_39',['ROM_Cell Entity Reference',['../_class_r_o_m___cell.html',1,'']]],
  ['rom_5fcell_20rtl_20architecture_20reference_40',['ROM_Cell.rtl Architecture Reference',['../_class_r_o_m___cell_1_1rtl.html',1,'']]],
  ['rom_5fcell_20vhd_41',['ROM_Cell.vhd',['../__r_o_m___cell_8vhd_source.html',1,'']]],
  ['rom_5fcell_20vhd_20file_20reference_42',['C:/Users/Axle/Desktop/Diamond/UART/Memory Cell/ROM/ROM_Cell.vhd File Reference',['../__r_o_m___cell_8vhd.html',1,'']]],
  ['rom_5fcell_2evhd_43',['ROM_Cell.vhd',['../_r_o_m___cell_8vhd.html',1,'']]],
  ['rom_5ftb_44',['rom_tb',['../classrom__tb.html',1,'']]],
  ['rom_5ftb_20behavior_20architecture_20reference_45',['rom_tb.behavior Architecture Reference',['../_classrom__tb_1_1behavior.html',1,'']]],
  ['rom_5ftb_20entity_20reference_46',['rom_tb Entity Reference',['../_classrom__tb.html',1,'']]],
  ['rom_5ftb_20vhd_47',['ROM_tb.vhd',['../__r_o_m__tb_8vhd_source.html',1,'']]],
  ['rom_5ftb_20vhd_20file_20reference_48',['C:/Users/Axle/Desktop/Diamond/UART/Testbenches/ROM_tb.vhd File Reference',['../__r_o_m__tb_8vhd.html',1,'']]],
  ['rom_5ftb_2evhd_49',['ROM_tb.vhd',['../_r_o_m__tb_8vhd.html',1,'']]],
  ['romcellcount_50',['ROMCellCount',['../class_r_o_m_1_1rtl.html#a6bfee0da56579b934edb87d1b4c95811',1,'ROM::rtl']]],
  ['romenable_51',['romEnable',['../class_i2_c_peripheral_1_1rtl.html#a9367ff53a9b5ebb74c130dcd9f344ef8',1,'I2CPeripheral::rtl']]],
  ['romtext_52',['romText',['../class_r_o_m.html#a9e8d2ef0616f9e5235ba8ec541b6bc46',1,'ROM.romText'],['../classrom__tb_1_1behavior.html#a59f4c6cf587324a95093b1f77913001a',1,'rom_tb.behavior.romText']]],
  ['romtransaction_53',['romTransaction',['../class_i2_c_peripheral_1_1rtl.html#a3e1560255a02d8f8aa05a8d3ded4eee7',1,'I2CPeripheral::rtl']]],
  ['rtl_54',['rtl',['../class_address_decoder_1_1rtl.html',1,'AddressDecoder.rtl'],['../classclock_generator_1_1rtl.html',1,'clockGenerator.rtl'],['../class_i2_c_peripheral_1_1rtl.html',1,'I2CPeripheral.rtl'],['../class_r_a_m_1_1rtl.html',1,'RAM.rtl'],['../class_r_a_m___cell_1_1rtl.html',1,'RAM_Cell.rtl'],['../class_r_o_m_1_1rtl.html',1,'ROM.rtl'],['../class_r_o_m___cell_1_1rtl.html',1,'ROM_Cell.rtl']]],
  ['rtl_20architecture_20reference_55',['rtl Architecture Reference',['../_class_address_decoder_1_1rtl.html',1,'AddressDecoder.rtl Architecture Reference'],['../_classclock_generator_1_1rtl.html',1,'clockGenerator.rtl Architecture Reference'],['../_class_i2_c_peripheral_1_1rtl.html',1,'I2CPeripheral.rtl Architecture Reference'],['../_class_r_a_m_1_1rtl.html',1,'RAM.rtl Architecture Reference'],['../_class_r_a_m___cell_1_1rtl.html',1,'RAM_Cell.rtl Architecture Reference'],['../_class_r_o_m_1_1rtl.html',1,'ROM.rtl Architecture Reference'],['../_class_r_o_m___cell_1_1rtl.html',1,'ROM_Cell.rtl Architecture Reference']]]
];
