{
  "name": "core_arch::x86::avx512f::_mm512_mask_cvtpd_pslo",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512d::as_f64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::_mm512_castps512_ps256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Cast vector of type __m512 to type __m256. This intrinsic is only used for compilation and does not generate any instructions, thus it has zero latency.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_castps512_ps256&expand=625)\n",
      "adt": {
        "core_arch::x86::__m256": "Constructor"
      }
    },
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvtpd2ps": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    },
    "intrinsics::simd::simd_shuffle": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles two vectors by const indices.\n\n `T` must be a vector.\n\n `U` must be a **const** vector of `u32`s. This means it must either refer to a named\n const or be given as an inline const expression (`const { ... }`).\n\n `V` must be a vector with the same element type as `T` and the same length as `U`.\n\n Returns a new vector such that element `i` is selected from `xy[idx[i]]`, where `xy`\n is the concatenation of `x` and `y`. It is a compile-time error if `idx[i]` is out-of-bounds\n of `xy`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512d": [
      "Plain"
    ],
    "core_arch::simd::f64x8": [
      "Plain"
    ],
    "core_arch::x86::__m512": [
      "Plain"
    ],
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ]
  },
  "path": 8604,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:11496:1: 11510:2",
  "src": "pub fn _mm512_mask_cvtpd_pslo(src: __m512, k: __mmask8, v2: __m512d) -> __m512 {\n    unsafe {\n        let r: f32x8 = vcvtpd2ps(\n            v2.as_f64x8(),\n            _mm512_castps512_ps256(src).as_f32x8(),\n            k,\n            _MM_FROUND_CUR_DIRECTION,\n        );\n        simd_shuffle!(\n            r,\n            f32x8::ZERO,\n            [0, 1, 2, 3, 4, 5, 6, 7, 8, 8, 8, 8, 8, 8, 8, 8],\n        )\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_mask_cvtpd_pslo(_1: core_arch::x86::__m512, _2: u8, _3: core_arch::x86::__m512d) -> core_arch::x86::__m512 {\n    let mut _0: core_arch::x86::__m512;\n    let  _4: core_arch::simd::f32x8;\n    let mut _5: core_arch::simd::f64x8;\n    let mut _6: core_arch::simd::f32x8;\n    let mut _7: core_arch::x86::__m256;\n    debug src => _1;\n    debug k => _2;\n    debug v2 => _3;\n    debug r => _4;\n    bb0: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m512d::as_f64x8(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core_arch::x86::avx512f::_mm512_castps512_ps256(_1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _6 = core_arch::x86::__m256::as_f32x8(move _7) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_7);\n        _4 = core_arch::x86::avx512f::vcvtpd2ps(move _5, move _6, _2, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageDead(_5);\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::simd::f32x8, core_arch::macros::SimdShuffleIdx<16>, core_arch::x86::__m512>(_4, core_arch::simd::f32x8::ZERO, core_arch::x86::avx512f::_mm512_mask_cvtpd_pslo::{constant#0}) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        return;\n    }\n}\n",
  "doc": " Performs an element-by-element conversion of packed double-precision (64-bit) floating-point elements in v2 to single-precision (32-bit) floating-point elements and stores them in dst using writemask k (elements are copied from src when the corresponding mask bit is not set). The elements are stored in the lower half of the results vector, while the remaining upper half locations are set to 0.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_cvtpd_pslo&expand=1716)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}