\hypertarget{union__hw__rng__cr}{}\section{\+\_\+hw\+\_\+rng\+\_\+cr Union Reference}
\label{union__hw__rng__cr}\index{\+\_\+hw\+\_\+rng\+\_\+cr@{\+\_\+hw\+\_\+rng\+\_\+cr}}


H\+W\+\_\+\+R\+N\+G\+\_\+\+CR -\/ R\+N\+GA Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rng.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rng__cr_1_1__hw__rng__cr__bitfields}{\+\_\+hw\+\_\+rng\+\_\+cr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__rng__cr_a445301b4e19e012e0f81e907a9a087f6}{}\label{union__hw__rng__cr_a445301b4e19e012e0f81e907a9a087f6}

\item 
struct \hyperlink{struct__hw__rng__cr_1_1__hw__rng__cr__bitfields}{\+\_\+hw\+\_\+rng\+\_\+cr\+::\+\_\+hw\+\_\+rng\+\_\+cr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rng__cr_ae338b0973b63b65c34e49ae064e10e14}{}\label{union__hw__rng__cr_ae338b0973b63b65c34e49ae064e10e14}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+N\+G\+\_\+\+CR -\/ R\+N\+GA Control Register (RW) 

Reset value\+: 0x00000000U

Controls the operation of R\+N\+GA. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rng.\+h\end{DoxyCompactItemize}
