// Seed: 4138286882
module module_0 (
    output wire id_0
);
  assign id_0 = id_2 == id_2;
  module_2 modCall_1 ();
  assign module_1.type_1 = 0;
  wand id_3 = id_3 < 1, id_4 = id_2, id_5, id_6;
endmodule
module module_1 (
    output tri1 id_0,
    output wand id_1,
    input  wand id_2
);
  assign id_1 = 1 ? -1'b0 : id_2;
  module_0 modCall_1 (id_0);
endmodule
module module_2;
  assign id_1 = (1'd0) !== id_1;
  assign id_2 = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_20;
  module_2 modCall_1 ();
  integer id_21 = id_15;
  assign id_18 = -1;
  wire id_22, id_23, id_24;
  parameter id_25 = 1;
endmodule
