// -------------------------------------------------------------
// 
// File Name: D:\PrdDelay256V2_0\PrdDelay256V2_0.v
// Created: 2022-05-26 11:10:29
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 7.8125e-06
// Target subsystem base rate: 7.8125e-06
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: PrdDelay256V2_0
// Source Path: PrdDelay256V2_0/PrdDelay256V2_0
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module PrdDelay256V2_0
          (
           g_clk,
           Rst_n,
           In_b18,
           Pulse50x256_Hz,
           Dly_u,
           Out_b18,
           OutDly_b12
          );



  input   g_clk;
  input   Rst_n;
  input   signed [17:0] In_b18;  // sfix18
  input   Pulse50x256_Hz;
  input   [7:0] Dly_u;  // uint8
  output  signed [17:0] Out_b18;  // sfix18
  output  signed [17:0] OutDly_b12;  // sfix18

  wire switch_compare_1;
  reg signed [17:0] Unit_Delay5_out1;  // sfix18
  wire signed [17:0] Switch1_out1;  // sfix18
  reg signed [17:0] Unit_Delay3_out1;  // sfix18
  wire [7:0] Switch83_out1;  // uint8
  reg [7:0] Add11_out1;  // uint8
  wire [7:0] Add11_out1_1;  // uint8
  wire Ro10_relop1;
  wire Switch49_out1;
  reg  Unit_Delay1_out1;
  wire switch_compare_1_1;
  wire signed [17:0] Switch84_out1;  // sfix18
  wire [7:0] Add12_out1;  // uint8
  wire signed [17:0] Simple_Dual_Port_RAM2_out1;  // sfix18


  assign switch_compare_1 = Pulse50x256_Hz > 1'b0;



  // <S1>/Switch1
  assign Switch1_out1 = (switch_compare_1 == 1'b0 ? Unit_Delay5_out1 :
              In_b18);



  // <S1>/Unit Delay5
  always @(posedge g_clk)
    begin : Unit_Delay5_process
      if (Rst_n == 1'b0) begin
        Unit_Delay5_out1 <= 18'sb000000000000000000;
      end
      else begin
        Unit_Delay5_out1 <= Switch1_out1;
      end
    end



  // <S1>/Unit Delay3
  always @(posedge g_clk)
    begin : Unit_Delay3_process
      if (Rst_n == 1'b0) begin
        Unit_Delay3_out1 <= 18'sb000000000000000000;
      end
      else begin
        Unit_Delay3_out1 <= Unit_Delay5_out1;
      end
    end



  assign Out_b18 = Unit_Delay3_out1;

  // <S1>/Switch83
  assign Switch83_out1 = (Pulse50x256_Hz == 1'b0 ? 8'b00000000 :
              8'b00000001);



  // <S1>/Add11
  assign Add11_out1_1 = Switch83_out1 + Add11_out1;



  // <S1>/Delay32
  // 
  // <S1>/Unit Delay4
  always @(posedge g_clk)
    begin : reduced_process
      if (Rst_n == 1'b0) begin
        Add11_out1 <= 8'b00000000;
      end
      else begin
        Add11_out1 <= Add11_out1_1;
      end
    end



  // <S1>/Ro10
  assign Ro10_relop1 = Add11_out1 > Add11_out1_1;



  // <S1>/Unit Delay1
  always @(posedge g_clk)
    begin : Unit_Delay1_process
      if (Rst_n == 1'b0) begin
        Unit_Delay1_out1 <= 1'b0;
      end
      else begin
        Unit_Delay1_out1 <= Switch49_out1;
      end
    end



  // <S1>/Switch49
  // 
  // <S1>/Goto198
  // 
  // <S1>/From169
  assign Switch49_out1 = (Ro10_relop1 == 1'b0 ? Unit_Delay1_out1 :
              1'b1);



  assign switch_compare_1_1 = Switch49_out1 > 1'b0;



  // <S1>/Switch84
  assign Switch84_out1 = (switch_compare_1_1 == 1'b0 ? 18'sb000000000000000000 :
              Switch1_out1);



  // <S1>/Add12
  assign Add12_out1 = Add11_out1_1 + Dly_u;



  // <S1>/Simple Dual Port RAM2
  // 
  // <S1>/Goto1
  // 
  // <S1>/From1
  // 
  // <S1>/Goto1
  // 
  // <S1>/From45
  SimpDualPortRAM_Wrapper_generic   #  (.AddrWidth(8),
                                        .DataWidth(18)
                                        )
                                    u_Simple_Dual_Port_RAM2   (.g_clk(g_clk),
                                                               .wr_din(Switch84_out1),
                                                               .wr_addr(Add12_out1),
                                                               .wr_en(Pulse50x256_Hz),
                                                               .rd_addr(Add11_out1),
                                                               .rd_dout(Simple_Dual_Port_RAM2_out1)
                                                               );

  assign OutDly_b12 = Simple_Dual_Port_RAM2_out1;

  // <S1>/Scope2

endmodule  // PrdDelay256V2_0

