strict digraph "compose( ,  )" {
	node [label="\N"];
	"7:CX"	[ast="<pyverilog.vparser.ast.CasexStatement object at 0x7fbb2a926590>",
		fillcolor=lightgray,
		label="7:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"14:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a9260d0>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "14:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"15:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a9a0990>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "15:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"13:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a926790>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "13:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"10:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a923250>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "10:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"11:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a8cec10>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "11:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a8c3690>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "8:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"12:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a931090>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "12:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"9:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fbb2a923150>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:CX" -> "9:CA"	[cond="['in']",
		label=in,
		lineno=7];
	"8:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a8d6850>",
		fillcolor=cadetblue,
		label="8:BS
pos = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a8d6850>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_6:AL"	[def_var="['pos']",
		label="Leaf_6:AL"];
	"8:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a93dc90>",
		fillcolor=cadetblue,
		label="12:BS
pos = 4;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a93dc90>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"14:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2ad41650>",
		fillcolor=cadetblue,
		label="14:BS
pos = 6;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2ad41650>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	[cond="[]",
		lineno=None];
	"6:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fbb2a9b5e50>",
		clk_sens=False,
		fillcolor=gold,
		label="6:AL",
		sens="[]",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['in']"];
	"6:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fbb2a92a090>",
		fillcolor=turquoise,
		label="6:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:AL" -> "6:BL"	[cond="[]",
		lineno=None];
	"11:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a931490>",
		fillcolor=cadetblue,
		label="11:BS
pos = 3;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a931490>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"15:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a9a0fd0>",
		fillcolor=cadetblue,
		label="15:BS
pos = 7;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a9a0fd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"15:CA" -> "15:BS"	[cond="[]",
		lineno=None];
	"13:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a926190>",
		fillcolor=cadetblue,
		label="13:BS
pos = 5;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a926190>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	[cond="[]",
		lineno=None];
	"10:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a8ce2d0>",
		fillcolor=cadetblue,
		label="10:BS
pos = 2;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a8ce2d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	[cond="[]",
		lineno=None];
	"11:CA" -> "11:BS"	[cond="[]",
		lineno=None];
	"9:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a923510>",
		fillcolor=cadetblue,
		label="9:BS
pos = 1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbb2a923510>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"6:BL" -> "7:CX"	[cond="[]",
		lineno=None];
	"15:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"8:CA" -> "8:BS"	[cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	[cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_6:AL"	[cond="[]",
		lineno=None];
	"9:CA" -> "9:BS"	[cond="[]",
		lineno=None];
}
