ENABLE,VAR_0
IB_ENABLE,VAR_1
IB_SWAP_ENABLE,VAR_2
OFFSET,VAR_3
RB_ENABLE,VAR_4
RB_SIZE,VAR_5
RB_SWAP_ENABLE,VAR_6
REG_SET_FIELD,FUNC_0
RPTR_WRITEBACK_ENABLE,VAR_7
RPTR_WRITEBACK_SWAP_ENABLE,VAR_8
RREG32,FUNC_1
SDMA0_GFX_DOORBELL,VAR_9
SDMA0_GFX_IB_CNTL,VAR_10
SDMA0_GFX_RB_CNTL,VAR_11
SDMA0_GFX_RB_WPTR_POLL_CNTL,VAR_12
WREG32,FUNC_2
amdgpu_ring_clear_ring,FUNC_3
amdgpu_ring_test_helper,FUNC_4
amdgpu_ttm_set_buffer_funcs_status,FUNC_5
lower_32_bits,FUNC_6
mmSDMA0_GFX_APE1_CNTL,VAR_13
mmSDMA0_GFX_DOORBELL,VAR_14
mmSDMA0_GFX_IB_CNTL,VAR_15
mmSDMA0_GFX_IB_OFFSET,VAR_16
mmSDMA0_GFX_IB_RPTR,VAR_17
mmSDMA0_GFX_RB_BASE,VAR_18
mmSDMA0_GFX_RB_BASE_HI,VAR_19
mmSDMA0_GFX_RB_CNTL,VAR_20
mmSDMA0_GFX_RB_RPTR,VAR_21
mmSDMA0_GFX_RB_RPTR_ADDR_HI,VAR_22
mmSDMA0_GFX_RB_RPTR_ADDR_LO,VAR_23
mmSDMA0_GFX_RB_WPTR,VAR_24
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI,VAR_25
mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO,VAR_26
mmSDMA0_GFX_RB_WPTR_POLL_CNTL,VAR_27
mmSDMA0_GFX_VIRTUAL_ADDR,VAR_28
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_29
mmSDMA0_TILING_CONFIG,VAR_30
mutex_lock,FUNC_7
mutex_unlock,FUNC_8
order_base_2,FUNC_9
sdma_offsets,VAR_31
sdma_v3_0_ctx_switch_enable,FUNC_10
sdma_v3_0_enable,FUNC_11
sdma_v3_0_ring_set_wptr,FUNC_12
upper_32_bits,FUNC_13
vi_srbm_select,FUNC_14
sdma_v3_0_gfx_resume,FUNC_15
adev,VAR_32
ring,VAR_33
rb_cntl,VAR_34
ib_cntl,VAR_35
wptr_poll_cntl,VAR_36
rb_bufsz,VAR_37
wb_offset,VAR_38
doorbell,VAR_39
wptr_gpu_addr,VAR_40
i,VAR_41
j,VAR_42
r,VAR_43
