# do lab1d.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:00 on May 27,2019
# vlog -work work lab1d.vo 
# -- Compiling module lab1d
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab1d
# End time: 22:09:01 on May 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:01 on May 27,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab1d_vlg_vec_tst
# 
# Top level modules:
# 	lab1d_vlg_vec_tst
# End time: 22:09:01 on May 27,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab1d_vlg_vec_tst 
# Start time: 22:09:02 on May 27,2019
# Loading work.lab1d_vlg_vec_tst
# Loading work.lab1d
# Loading work.hard_block
# after#24
# ** Note: $stop    : Waveform.vwf.vt(52)
#    Time: 1200 ns  Iteration: 0  Instance: /lab1d_vlg_vec_tst
# Break in Module lab1d_vlg_vec_tst at Waveform.vwf.vt line 52
# Stopped at Waveform.vwf.vt line 52
# End time: 22:09:04 on May 27,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
