// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Sat Dec 31 11:50:51 2022
// Host        : LAPTOP-QKLHUPCP running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/AudioProcessing/Project/Repo/SimpleMixer/SW/Vivado/Vivado_SimpleMixer/Vivado_SimpleMixer.gen/sources_1/bd/design_1/ip/design_1_audio_formatter_0_1/design_1_audio_formatter_0_1_sim_netlist.v
// Design      : design_1_audio_formatter_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_audio_formatter_0_1,audio_formatter_v1_0_9,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "audio_formatter_v1_0_9,Vivado 2022.2" *) 
(* NotValidForBitStream *)
module design_1_audio_formatter_0_1
   (s_axi_lite_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axis_mm2s_aclk,
    m_axis_mm2s_aresetn,
    aud_mclk,
    aud_mreset,
    irq_mm2s,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    s_axis_s2mm_aclk,
    s_axis_s2mm_aresetn,
    irq_s2mm,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_lite_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_lite_aclk, ASSOCIATED_BUSIF s_axi_lite, ASSOCIATED_RESET s_axi_lite_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_lite_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_lite_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite AWVALID" *) input s_axi_lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite AWREADY" *) output s_axi_lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite AWADDR" *) input [11:0]s_axi_lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite WVALID" *) input s_axi_lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite WREADY" *) output s_axi_lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite WDATA" *) input [31:0]s_axi_lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite BRESP" *) output [1:0]s_axi_lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite BVALID" *) output s_axi_lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite BREADY" *) input s_axi_lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite ARVALID" *) input s_axi_lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite ARREADY" *) output s_axi_lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite ARADDR" *) input [11:0]s_axi_lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite RVALID" *) output s_axi_lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite RREADY" *) input s_axi_lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite RDATA" *) output [31:0]s_axi_lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_lite RRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 12, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]s_axi_lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m_axis_mm2s_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_mm2s_aclk, ASSOCIATED_BUSIF m_axi_mm2s:m_axis_mm2s, ASSOCIATED_RESET m_axis_mm2s_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m_axis_mm2s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m_axis_mm2s_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_mm2s_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m_axis_mm2s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aud_mclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aud_mclk, ASSOCIATED_RESET aud_mreset, FREQ_HZ 18433179, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input aud_mclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aud_mreset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aud_mreset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input aud_mreset;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq_mm2s;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mm2s TVALID" *) output m_axis_mm2s_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mm2s TREADY" *) input m_axis_mm2s_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mm2s TDATA" *) output [31:0]m_axis_mm2s_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mm2s TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_mm2s, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 8, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [7:0]m_axis_mm2s_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARADDR" *) output [63:0]m_axi_mm2s_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARUSER" *) output [3:0]m_axi_mm2s_aruser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARVALID" *) output m_axi_mm2s_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s ARREADY" *) input m_axi_mm2s_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s RDATA" *) input [31:0]m_axi_mm2s_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s RLAST" *) input m_axi_mm2s_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s RVALID" *) input m_axi_mm2s_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_mm2s RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_mm2s, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 4, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_mm2s_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axis_s2mm_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_s2mm_aclk, ASSOCIATED_BUSIF s_axis_s2mm:m_axi_s2mm, ASSOCIATED_RESET s_axis_s2mm_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axis_s2mm_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axis_s2mm_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_s2mm_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axis_s2mm_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq_s2mm;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_s2mm TVALID" *) input s_axis_s2mm_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_s2mm TREADY" *) output s_axis_s2mm_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_s2mm TDATA" *) input [31:0]s_axis_s2mm_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_s2mm TID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_s2mm, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 8, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [7:0]s_axis_s2mm_tid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWADDR" *) output [63:0]m_axi_s2mm_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWUSER" *) output [3:0]m_axi_s2mm_awuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWVALID" *) output m_axi_s2mm_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm AWREADY" *) input m_axi_s2mm_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm WDATA" *) output [31:0]m_axi_s2mm_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm WSTRB" *) output [3:0]m_axi_s2mm_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm WLAST" *) output m_axi_s2mm_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm WVALID" *) output m_axi_s2mm_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm WREADY" *) input m_axi_s2mm_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm BVALID" *) input m_axi_s2mm_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_s2mm BREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_s2mm, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 4, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_s2mm_bready;

  wire \<const0> ;
  wire \<const1> ;
  wire aud_mclk;
  wire aud_mreset;
  wire irq_mm2s;
  wire irq_s2mm;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]\^m_axis_mm2s_tid ;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:1]\^s_axi_lite_bresp ;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:1]\^s_axi_lite_rresp ;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [31:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [1:1]NLW_inst_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mm2s_arcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_mm2s_arsize_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_mm2s_aruser_UNCONNECTED;
  wire [1:1]NLW_inst_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_s2mm_awcache_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_s2mm_awsize_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_s2mm_awuser_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_s2mm_wstrb_UNCONNECTED;
  wire [7:4]NLW_inst_m_axis_mm2s_tid_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_lite_bresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const1> ;
  assign m_axi_s2mm_wstrb[2] = \<const1> ;
  assign m_axi_s2mm_wstrb[1] = \<const1> ;
  assign m_axi_s2mm_wstrb[0] = \<const1> ;
  assign m_axis_mm2s_tid[7] = \<const0> ;
  assign m_axis_mm2s_tid[6] = \<const0> ;
  assign m_axis_mm2s_tid[5] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3:0] = \^m_axis_mm2s_tid [3:0];
  assign s_axi_lite_bresp[1] = \^s_axi_lite_bresp [1];
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \^s_axi_lite_rresp [1];
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_MAX_NUM_CHANNELS_MM2S = "2" *) 
  (* C_MAX_NUM_CHANNELS_S2MM = "2" *) 
  (* C_MM2S_ADDR_WIDTH = "64" *) 
  (* C_MM2S_ASYNC_CLOCK = "0" *) 
  (* C_MM2S_DATAFORMAT = "2" *) 
  (* C_PACKING_MODE_MM2S = "0" *) 
  (* C_PACKING_MODE_S2MM = "0" *) 
  (* C_S2MM_ADDR_WIDTH = "64" *) 
  (* C_S2MM_ASYNC_CLOCK = "0" *) 
  (* C_S2MM_DATAFORMAT = "2" *) 
  (* cADDR_CONFIG = "12'b000000000100" *) 
  (* cADDR_VERSION = "12'b000000000000" *) 
  (* cAXI4_RESP_OKAY = "2'b00" *) 
  (* cAXI4_RESP_SLVERR = "2'b10" *) 
  (* sDecodeAddr = "2'b10" *) 
  (* sReadAddr = "2'b01" *) 
  (* sReadData = "2'b11" *) 
  (* sReadReset = "2'b00" *) 
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9 inst
       (.aud_mclk(aud_mclk),
        .aud_mreset(aud_mreset),
        .irq_mm2s(irq_mm2s),
        .irq_s2mm(irq_s2mm),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_inst_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_inst_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arprot(NLW_inst_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_inst_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize ,NLW_inst_m_axi_mm2s_arsize_UNCONNECTED[0]}),
        .m_axi_mm2s_aruser(NLW_inst_m_axi_mm2s_aruser_UNCONNECTED[3:0]),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_inst_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_inst_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awprot(NLW_inst_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_inst_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize ,NLW_inst_m_axi_s2mm_awsize_UNCONNECTED[0]}),
        .m_axi_s2mm_awuser(NLW_inst_m_axi_s2mm_awuser_UNCONNECTED[3:0]),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(NLW_inst_m_axi_s2mm_wstrb_UNCONNECTED[3:0]),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tid({NLW_inst_m_axis_mm2s_tid_UNCONNECTED[7:4],\^m_axis_mm2s_tid }),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp({\^s_axi_lite_bresp ,NLW_inst_s_axi_lite_bresp_UNCONNECTED[0]}),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp({\^s_axi_lite_rresp ,NLW_inst_s_axi_lite_rresp_UNCONNECTED[0]}),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tid(s_axis_s2mm_tid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
endmodule

(* C_FAMILY = "zynq" *) (* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_S2MM = "1" *) 
(* C_MAX_NUM_CHANNELS_MM2S = "2" *) (* C_MAX_NUM_CHANNELS_S2MM = "2" *) (* C_MM2S_ADDR_WIDTH = "64" *) 
(* C_MM2S_ASYNC_CLOCK = "0" *) (* C_MM2S_DATAFORMAT = "2" *) (* C_PACKING_MODE_MM2S = "0" *) 
(* C_PACKING_MODE_S2MM = "0" *) (* C_S2MM_ADDR_WIDTH = "64" *) (* C_S2MM_ASYNC_CLOCK = "0" *) 
(* C_S2MM_DATAFORMAT = "2" *) (* ORIG_REF_NAME = "audio_formatter_v1_0_9" *) (* cADDR_CONFIG = "12'b000000000100" *) 
(* cADDR_VERSION = "12'b000000000000" *) (* cAXI4_RESP_OKAY = "2'b00" *) (* cAXI4_RESP_SLVERR = "2'b10" *) 
(* sDecodeAddr = "2'b10" *) (* sReadAddr = "2'b01" *) (* sReadData = "2'b11" *) 
(* sReadReset = "2'b00" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9
   (s_axi_lite_aclk,
    s_axi_lite_aresetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axis_mm2s_aclk,
    m_axis_mm2s_aresetn,
    aud_mclk,
    aud_mreset,
    irq_mm2s,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tid,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_aruser,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    s_axis_s2mm_aclk,
    s_axis_s2mm_aresetn,
    irq_s2mm,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awuser,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready);
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [11:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [11:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  (* dont_touch = "true" *) input m_axis_mm2s_aclk;
  input m_axis_mm2s_aresetn;
  input aud_mclk;
  input aud_mreset;
  output irq_mm2s;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output [31:0]m_axis_mm2s_tdata;
  output [7:0]m_axis_mm2s_tid;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output [3:0]m_axi_mm2s_aruser;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  (* dont_touch = "true" *) input s_axis_s2mm_aclk;
  input s_axis_s2mm_aresetn;
  output irq_s2mm;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input [31:0]s_axis_s2mm_tdata;
  input [7:0]s_axis_s2mm_tid;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output [3:0]m_axi_s2mm_awuser;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [31:0]m_axi_s2mm_wdata;
  output [3:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;

  wire \<const0> ;
  wire \BOTH_ENABLED.transaction_mm2s ;
  wire \BOTH_ENABLED.transaction_s2mm ;
  wire \FSM_sequential_stmRead[0]_inv_i_1_n_0 ;
  wire \FSM_sequential_stmRead[1]_i_1_n_0 ;
  wire \MM2S_INCLUDED.mm2s_lite_resetn_sync ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_24 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_25 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_26 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_27 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_28 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_29 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_30 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_31 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_32 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_33 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_34 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_35 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_36 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_37 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_38 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_39 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_72 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_73 ;
  wire \MM2S_INCLUDED.mm2s_top_1_n_74 ;
  wire \S2MM_INCLUDED.s2mm_lite_resetn_sync ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_29 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_30 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_31 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_32 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_33 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_34 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_35 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_36 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_37 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_38 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_39 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_40 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_41 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_42 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_43 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_44 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_45 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_46 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_50 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_51 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_52 ;
  wire \S2MM_INCLUDED.s2mm_top_1_n_53 ;
  wire aud_mclk;
  wire aud_mreset;
  wire irq_mm2s;
  wire irq_s2mm;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:1]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:1]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]\^m_axis_mm2s_tid ;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire oAxi_ARReady_i_2_n_0;
  wire [31:0]oAxi_RData;
  wire \oAxi_RData[0]_i_4_n_0 ;
  wire \oAxi_RData[15]_i_11_n_0 ;
  wire \oAxi_RData[15]_i_2_n_0 ;
  wire \oAxi_RData[15]_i_4_n_0 ;
  wire \oAxi_RData[15]_i_5_n_0 ;
  wire \oAxi_RData[15]_i_7_n_0 ;
  wire \oAxi_RData[15]_i_8_n_0 ;
  wire \oAxi_RData[22]_i_10_n_0 ;
  wire \oAxi_RData[22]_i_6_n_0 ;
  wire \oAxi_RData[24]_i_3_n_0 ;
  wire \oAxi_RData[24]_i_4_n_0 ;
  wire \oAxi_RData[24]_i_8_n_0 ;
  wire \oAxi_RData[29]_i_2_n_0 ;
  wire \oAxi_RData[29]_i_5_n_0 ;
  wire \oAxi_RData[29]_i_6_n_0 ;
  wire \oAxi_RData[31]_i_10_n_0 ;
  wire \oAxi_RData[31]_i_2_n_0 ;
  wire \oAxi_RData[31]_i_5_n_0 ;
  wire \oAxi_RData[31]_i_7_n_0 ;
  wire \oAxi_RData[31]_i_9_n_0 ;
  wire [1:1]oAxi_RResp;
  wire \oAxi_RResp[1]_i_2_n_0 ;
  wire \oAxi_RResp[1]_i_3_n_0 ;
  wire oAxi_RValid_i_1_n_0;
  wire [3:0]p_0_in;
  wire [11:0]rReadAddr;
  wire \rReadAddr[11]_i_1_n_0 ;
  wire \rReadAddr[2]_rep_i_1_n_0 ;
  wire \rReadAddr_reg[2]_rep_n_0 ;
  wire \rReadAddr_reg_n_0_[0] ;
  wire \rReadAddr_reg_n_0_[1] ;
  wire \rReadAddr_reg_n_0_[2] ;
  wire \rReadAddr_reg_n_0_[3] ;
  wire \rReadAddr_reg_n_0_[4] ;
  wire \rReadAddr_reg_n_0_[5] ;
  wire \rReadAddr_reg_n_0_[6] ;
  wire \rReadAddr_reg_n_0_[7] ;
  wire \reset_mm2s/start_dma_lite_r1 ;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awready_mm2s;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:1]\^s_axi_lite_bresp ;
  wire [1:1]s_axi_lite_bresp_mm2s;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_bvalid_mm2s;
  wire s_axi_lite_bvalid_s2mm;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:1]\^s_axi_lite_rresp ;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wready_mm2s;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [31:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [15:2]size_per_channel;
  wire [1:0]stmRead;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1] = \^m_axi_mm2s_arsize [1];
  assign m_axi_mm2s_arsize[0] = \<const0> ;
  assign m_axi_mm2s_aruser[3] = \<const0> ;
  assign m_axi_mm2s_aruser[2] = \<const0> ;
  assign m_axi_mm2s_aruser[1] = \<const0> ;
  assign m_axi_mm2s_aruser[0] = \<const0> ;
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1] = \^m_axi_s2mm_awsize [1];
  assign m_axi_s2mm_awsize[0] = \<const0> ;
  assign m_axi_s2mm_awuser[3] = \<const0> ;
  assign m_axi_s2mm_awuser[2] = \<const0> ;
  assign m_axi_s2mm_awuser[1] = \<const0> ;
  assign m_axi_s2mm_awuser[0] = \<const0> ;
  assign m_axi_s2mm_wstrb[3] = \<const0> ;
  assign m_axi_s2mm_wstrb[2] = \<const0> ;
  assign m_axi_s2mm_wstrb[1] = \<const0> ;
  assign m_axi_s2mm_wstrb[0] = \<const0> ;
  assign m_axis_mm2s_tid[7] = \<const0> ;
  assign m_axis_mm2s_tid[6] = \<const0> ;
  assign m_axis_mm2s_tid[5] = \<const0> ;
  assign m_axis_mm2s_tid[4] = \<const0> ;
  assign m_axis_mm2s_tid[3:0] = \^m_axis_mm2s_tid [3:0];
  assign s_axi_lite_bresp[1] = \^s_axi_lite_bresp [1];
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \^s_axi_lite_rresp [1];
  assign s_axi_lite_rresp[0] = \<const0> ;
  FDRE \BOTH_ENABLED.transaction_mm2s_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\MM2S_INCLUDED.mm2s_top_1_n_72 ),
        .Q(\BOTH_ENABLED.transaction_mm2s ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \BOTH_ENABLED.transaction_s2mm_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\S2MM_INCLUDED.s2mm_top_1_n_52 ),
        .Q(\BOTH_ENABLED.transaction_s2mm ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \FSM_sequential_stmRead[0]_inv_i_1 
       (.I0(s_axi_lite_rready),
        .I1(stmRead[1]),
        .I2(s_axi_lite_arvalid),
        .I3(stmRead[0]),
        .O(\FSM_sequential_stmRead[0]_inv_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hCC2E)) 
    \FSM_sequential_stmRead[1]_i_1 
       (.I0(s_axi_lite_arvalid),
        .I1(stmRead[1]),
        .I2(s_axi_lite_rready),
        .I3(stmRead[0]),
        .O(\FSM_sequential_stmRead[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "sReadReset:00,sReadAddr:01,sDecodeAddr:10,sReadData:11" *) 
  (* inverted = "yes" *) 
  FDSE \FSM_sequential_stmRead_reg[0]_inv 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmRead[0]_inv_i_1_n_0 ),
        .Q(stmRead[0]),
        .S(\reset_mm2s/start_dma_lite_r1 ));
  (* FSM_ENCODED_STATES = "sReadReset:00,sReadAddr:01,sDecodeAddr:10,sReadData:11" *) 
  FDRE \FSM_sequential_stmRead_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmRead[1]_i_1_n_0 ),
        .Q(stmRead[1]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  GND GND
       (.G(\<const0> ));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_top \MM2S_INCLUDED.mm2s_top_1 
       (.\BOTH_ENABLED.transaction_mm2s (\BOTH_ENABLED.transaction_mm2s ),
        .\BOTH_ENABLED.transaction_s2mm (\BOTH_ENABLED.transaction_s2mm ),
        .D({oAxi_RData[31:30],oAxi_RData[24:22],oAxi_RData[20],oAxi_RData[15:10],oAxi_RData[8:2]}),
        .Q({p_0_in[0],\rReadAddr_reg_n_0_[6] ,\rReadAddr_reg_n_0_[5] ,\rReadAddr_reg_n_0_[4] ,\rReadAddr_reg_n_0_[3] ,\rReadAddr_reg_n_0_[2] ,\rReadAddr_reg_n_0_[0] }),
        .\aes_channel_status_reg[176] (\MM2S_INCLUDED.mm2s_top_1_n_33 ),
        .\aes_channel_status_reg[181] (\MM2S_INCLUDED.mm2s_top_1_n_29 ),
        .\aes_channel_status_reg[186] (\MM2S_INCLUDED.mm2s_top_1_n_27 ),
        .\aes_channel_status_reg[188] (\MM2S_INCLUDED.mm2s_top_1_n_25 ),
        .\aes_channel_status_reg[189] (\MM2S_INCLUDED.mm2s_top_1_n_24 ),
        .aud_mclk(aud_mclk),
        .aud_mreset(aud_mreset),
        .dest_arst(\MM2S_INCLUDED.mm2s_lite_resetn_sync ),
        .irq_mm2s(irq_mm2s),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tid(\^m_axis_mm2s_tid ),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .\oAxi_RData[1]_i_5 (\oAxi_RData[22]_i_10_n_0 ),
        .\oAxi_RData_reg[10] (\S2MM_INCLUDED.s2mm_top_1_n_35 ),
        .\oAxi_RData_reg[11] (\S2MM_INCLUDED.s2mm_top_1_n_36 ),
        .\oAxi_RData_reg[12] (\S2MM_INCLUDED.s2mm_top_1_n_37 ),
        .\oAxi_RData_reg[13] (\S2MM_INCLUDED.s2mm_top_1_n_38 ),
        .\oAxi_RData_reg[14] (\S2MM_INCLUDED.s2mm_top_1_n_39 ),
        .\oAxi_RData_reg[15] (\oAxi_RData[31]_i_2_n_0 ),
        .\oAxi_RData_reg[15]_0 (\oAxi_RData[15]_i_4_n_0 ),
        .\oAxi_RData_reg[15]_1 (\oAxi_RData[15]_i_2_n_0 ),
        .\oAxi_RData_reg[15]_2 (\oAxi_RData[15]_i_5_n_0 ),
        .\oAxi_RData_reg[15]_3 (\S2MM_INCLUDED.s2mm_top_1_n_40 ),
        .\oAxi_RData_reg[15]_4 ({size_per_channel[15:10],size_per_channel[8:2]}),
        .\oAxi_RData_reg[16] (\oAxi_RData[31]_i_10_n_0 ),
        .\oAxi_RData_reg[17] (\oAxi_RData[29]_i_6_n_0 ),
        .\oAxi_RData_reg[20] (\oAxi_RData[22]_i_6_n_0 ),
        .\oAxi_RData_reg[20]_0 (\S2MM_INCLUDED.s2mm_top_1_n_51 ),
        .\oAxi_RData_reg[20]_1 (\S2MM_INCLUDED.s2mm_top_1_n_41 ),
        .\oAxi_RData_reg[22] (\S2MM_INCLUDED.s2mm_top_1_n_50 ),
        .\oAxi_RData_reg[22]_0 (\S2MM_INCLUDED.s2mm_top_1_n_42 ),
        .\oAxi_RData_reg[23] (\S2MM_INCLUDED.s2mm_top_1_n_53 ),
        .\oAxi_RData_reg[24] (\oAxi_RData[24]_i_3_n_0 ),
        .\oAxi_RData_reg[24]_0 (\oAxi_RData[24]_i_4_n_0 ),
        .\oAxi_RData_reg[24]_1 (\S2MM_INCLUDED.s2mm_top_1_n_43 ),
        .\oAxi_RData_reg[2] (\S2MM_INCLUDED.s2mm_top_1_n_44 ),
        .\oAxi_RData_reg[2]_0 (\oAxi_RData[15]_i_7_n_0 ),
        .\oAxi_RData_reg[30] (\S2MM_INCLUDED.s2mm_top_1_n_45 ),
        .\oAxi_RData_reg[30]_0 (\rReadAddr_reg[2]_rep_n_0 ),
        .\oAxi_RData_reg[31] (\oAxi_RData[31]_i_5_n_0 ),
        .\oAxi_RData_reg[31]_0 (\oAxi_RData[31]_i_7_n_0 ),
        .\oAxi_RData_reg[31]_1 (\oAxi_RData[31]_i_9_n_0 ),
        .\oAxi_RData_reg[31]_2 (\S2MM_INCLUDED.s2mm_top_1_n_46 ),
        .\oAxi_RData_reg[3] (\S2MM_INCLUDED.s2mm_top_1_n_29 ),
        .\oAxi_RData_reg[4] (\S2MM_INCLUDED.s2mm_top_1_n_30 ),
        .\oAxi_RData_reg[5] (\S2MM_INCLUDED.s2mm_top_1_n_31 ),
        .\oAxi_RData_reg[6] (\S2MM_INCLUDED.s2mm_top_1_n_32 ),
        .\oAxi_RData_reg[7] (\S2MM_INCLUDED.s2mm_top_1_n_33 ),
        .\oAxi_RData_reg[8] (\S2MM_INCLUDED.s2mm_top_1_n_34 ),
        .\rReadAddr_reg[0] (\MM2S_INCLUDED.mm2s_top_1_n_31 ),
        .\rReadAddr_reg[0]_0 (\MM2S_INCLUDED.mm2s_top_1_n_32 ),
        .\rReadAddr_reg[0]_1 (\MM2S_INCLUDED.mm2s_top_1_n_34 ),
        .\rReadAddr_reg[4] (\MM2S_INCLUDED.mm2s_top_1_n_37 ),
        .\rReadAddr_reg[4]_0 (\MM2S_INCLUDED.mm2s_top_1_n_38 ),
        .\rReadAddr_reg[4]_1 (\MM2S_INCLUDED.mm2s_top_1_n_73 ),
        .\rReadAddr_reg[5] (\MM2S_INCLUDED.mm2s_top_1_n_28 ),
        .\rReadAddr_reg[5]_0 (\MM2S_INCLUDED.mm2s_top_1_n_30 ),
        .\rReadAddr_reg[5]_1 (\MM2S_INCLUDED.mm2s_top_1_n_35 ),
        .\rReadAddr_reg[5]_2 (\MM2S_INCLUDED.mm2s_top_1_n_39 ),
        .\rReadAddr_reg[5]_3 (\MM2S_INCLUDED.mm2s_top_1_n_74 ),
        .\rReadAddr_reg[6] (\MM2S_INCLUDED.mm2s_top_1_n_26 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awaddr_8_sp_1(\MM2S_INCLUDED.mm2s_top_1_n_72 ),
        .s_axi_lite_awready_mm2s(s_axi_lite_awready_mm2s),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp_mm2s(s_axi_lite_bresp_mm2s),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_bvalid_mm2s(s_axi_lite_bvalid_mm2s),
        .s_axi_lite_bvalid_s2mm(s_axi_lite_bvalid_s2mm),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready_mm2s(s_axi_lite_wready_mm2s),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .\size_per_channel_reg[9] (\MM2S_INCLUDED.mm2s_top_1_n_36 ),
        .start_dma_lite_r1(\reset_mm2s/start_dma_lite_r1 ),
        .stmRead(stmRead[1]));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_async_rst \MM2S_INCLUDED.xpm_cdc_async_mm2s_rst_inst 
       (.dest_arst(\MM2S_INCLUDED.mm2s_lite_resetn_sync ),
        .dest_clk(m_axis_mm2s_aclk),
        .src_arst(s_axi_lite_aresetn));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_top \S2MM_INCLUDED.s2mm_top_1 
       (.\BOTH_ENABLED.transaction_mm2s (\BOTH_ENABLED.transaction_mm2s ),
        .\BOTH_ENABLED.transaction_s2mm (\BOTH_ENABLED.transaction_s2mm ),
        .D({oAxi_RData[29:25],oAxi_RData[21],oAxi_RData[19:16],oAxi_RData[9],oAxi_RData[1:0]}),
        .Q({p_0_in[0],\rReadAddr_reg_n_0_[5] ,\rReadAddr_reg_n_0_[4] ,\rReadAddr_reg_n_0_[3] ,\rReadAddr_reg_n_0_[2] }),
        .dest_arst(\S2MM_INCLUDED.s2mm_lite_resetn_sync ),
        .irq_s2mm(irq_s2mm),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .oAxi_BValid_reg(\S2MM_INCLUDED.s2mm_top_1_n_52 ),
        .\oAxi_RData_reg[0] (\oAxi_RData[31]_i_7_n_0 ),
        .\oAxi_RData_reg[0]_0 (\oAxi_RData[0]_i_4_n_0 ),
        .\oAxi_RData_reg[0]_1 (\MM2S_INCLUDED.mm2s_top_1_n_35 ),
        .\oAxi_RData_reg[0]_2 (\oAxi_RData[15]_i_2_n_0 ),
        .\oAxi_RData_reg[14] (\MM2S_INCLUDED.mm2s_top_1_n_73 ),
        .\oAxi_RData_reg[15] (\oAxi_RData[15]_i_11_n_0 ),
        .\oAxi_RData_reg[15]_0 (\oAxi_RData[22]_i_10_n_0 ),
        .\oAxi_RData_reg[15]_1 (\MM2S_INCLUDED.mm2s_top_1_n_74 ),
        .\oAxi_RData_reg[16] (\MM2S_INCLUDED.mm2s_top_1_n_37 ),
        .\oAxi_RData_reg[16]_0 (\MM2S_INCLUDED.mm2s_top_1_n_33 ),
        .\oAxi_RData_reg[17] (\MM2S_INCLUDED.mm2s_top_1_n_32 ),
        .\oAxi_RData_reg[18] (\MM2S_INCLUDED.mm2s_top_1_n_31 ),
        .\oAxi_RData_reg[19] (\MM2S_INCLUDED.mm2s_top_1_n_30 ),
        .\oAxi_RData_reg[1] (\MM2S_INCLUDED.mm2s_top_1_n_34 ),
        .\oAxi_RData_reg[1]_0 (\oAxi_RData[15]_i_8_n_0 ),
        .\oAxi_RData_reg[21] (\oAxi_RData[22]_i_6_n_0 ),
        .\oAxi_RData_reg[21]_0 (\MM2S_INCLUDED.mm2s_top_1_n_38 ),
        .\oAxi_RData_reg[21]_1 (\MM2S_INCLUDED.mm2s_top_1_n_29 ),
        .\oAxi_RData_reg[25] (\MM2S_INCLUDED.mm2s_top_1_n_28 ),
        .\oAxi_RData_reg[26] (\MM2S_INCLUDED.mm2s_top_1_n_27 ),
        .\oAxi_RData_reg[27] (\MM2S_INCLUDED.mm2s_top_1_n_26 ),
        .\oAxi_RData_reg[28] (\MM2S_INCLUDED.mm2s_top_1_n_25 ),
        .\oAxi_RData_reg[29] (\oAxi_RData[31]_i_5_n_0 ),
        .\oAxi_RData_reg[29]_0 (\rReadAddr_reg[2]_rep_n_0 ),
        .\oAxi_RData_reg[29]_1 (\oAxi_RData[29]_i_2_n_0 ),
        .\oAxi_RData_reg[29]_2 (\MM2S_INCLUDED.mm2s_top_1_n_24 ),
        .\oAxi_RData_reg[2] (\oAxi_RData[29]_i_5_n_0 ),
        .\oAxi_RData_reg[9] (\oAxi_RData[31]_i_2_n_0 ),
        .\oAxi_RData_reg[9]_0 (\oAxi_RData[15]_i_4_n_0 ),
        .\oAxi_RData_reg[9]_1 (\oAxi_RData[15]_i_5_n_0 ),
        .\oAxi_RData_reg[9]_2 (\MM2S_INCLUDED.mm2s_top_1_n_39 ),
        .\oAxi_RData_reg[9]_3 (\MM2S_INCLUDED.mm2s_top_1_n_36 ),
        .\period_size_reg[2] (\S2MM_INCLUDED.s2mm_top_1_n_44 ),
        .\rReadAddr_reg[2] (\S2MM_INCLUDED.s2mm_top_1_n_50 ),
        .\rReadAddr_reg[2]_0 (\S2MM_INCLUDED.s2mm_top_1_n_51 ),
        .\rReadAddr_reg[2]_1 (\S2MM_INCLUDED.s2mm_top_1_n_53 ),
        .\rReadAddr_reg[4] (\S2MM_INCLUDED.s2mm_top_1_n_29 ),
        .\rReadAddr_reg[4]_0 (\S2MM_INCLUDED.s2mm_top_1_n_30 ),
        .\rReadAddr_reg[4]_1 (\S2MM_INCLUDED.s2mm_top_1_n_32 ),
        .\rReadAddr_reg[4]_2 (\S2MM_INCLUDED.s2mm_top_1_n_33 ),
        .\rReadAddr_reg[4]_3 (\S2MM_INCLUDED.s2mm_top_1_n_34 ),
        .\rReadAddr_reg[4]_4 (\S2MM_INCLUDED.s2mm_top_1_n_35 ),
        .\rReadAddr_reg[4]_5 (\S2MM_INCLUDED.s2mm_top_1_n_36 ),
        .\rReadAddr_reg[4]_6 (\S2MM_INCLUDED.s2mm_top_1_n_37 ),
        .\rReadAddr_reg[4]_7 (\S2MM_INCLUDED.s2mm_top_1_n_38 ),
        .\rReadAddr_reg[4]_8 (\S2MM_INCLUDED.s2mm_top_1_n_43 ),
        .\rReadAddr_reg[8] (\S2MM_INCLUDED.s2mm_top_1_n_40 ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awready_mm2s(s_axi_lite_awready_mm2s),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(\^s_axi_lite_bresp ),
        .s_axi_lite_bresp_mm2s(s_axi_lite_bresp_mm2s),
        .s_axi_lite_bvalid_mm2s(s_axi_lite_bvalid_mm2s),
        .s_axi_lite_bvalid_s2mm(s_axi_lite_bvalid_s2mm),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wready_mm2s(s_axi_lite_wready_mm2s),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tid(s_axis_s2mm_tid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .\size_per_channel_reg[15] ({size_per_channel[15:10],size_per_channel[8:2]}),
        .start_dma_lite_r1(\reset_mm2s/start_dma_lite_r1 ),
        .\timeout_counter_reg[30] (\S2MM_INCLUDED.s2mm_top_1_n_45 ),
        .\timeout_counter_reg[31] (\S2MM_INCLUDED.s2mm_top_1_n_46 ),
        .\transfer_count_read_reg[14] (\S2MM_INCLUDED.s2mm_top_1_n_39 ),
        .\transfer_count_read_reg[20] (\S2MM_INCLUDED.s2mm_top_1_n_41 ),
        .\transfer_count_read_reg[22] (\S2MM_INCLUDED.s2mm_top_1_n_42 ),
        .\transfer_count_read_reg[5] (\S2MM_INCLUDED.s2mm_top_1_n_31 ));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_async_rst__1 \S2MM_INCLUDED.xpm_cdc_async_s2mm_rst_inst 
       (.dest_arst(\S2MM_INCLUDED.s2mm_lite_resetn_sync ),
        .dest_clk(s_axis_s2mm_aclk),
        .src_arst(s_axi_lite_aresetn));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hB8BB)) 
    oAxi_ARReady_i_2
       (.I0(s_axi_lite_arready),
        .I1(stmRead[1]),
        .I2(stmRead[0]),
        .I3(s_axi_lite_arvalid),
        .O(oAxi_ARReady_i_2_n_0));
  FDRE oAxi_ARReady_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_ARReady_i_2_n_0),
        .Q(s_axi_lite_arready),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \oAxi_RData[0]_i_4 
       (.I0(\rReadAddr_reg_n_0_[5] ),
        .I1(\rReadAddr_reg_n_0_[4] ),
        .O(\oAxi_RData[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \oAxi_RData[15]_i_11 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[3] ),
        .I2(\rReadAddr_reg[2]_rep_n_0 ),
        .O(\oAxi_RData[15]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \oAxi_RData[15]_i_2 
       (.I0(\rReadAddr_reg_n_0_[3] ),
        .I1(\rReadAddr_reg_n_0_[4] ),
        .O(\oAxi_RData[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \oAxi_RData[15]_i_4 
       (.I0(\rReadAddr_reg_n_0_[6] ),
        .I1(\rReadAddr_reg_n_0_[0] ),
        .O(\oAxi_RData[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \oAxi_RData[15]_i_5 
       (.I0(\oAxi_RData[24]_i_4_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(stmRead[1]),
        .I5(\oAxi_RData[15]_i_8_n_0 ),
        .O(\oAxi_RData[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \oAxi_RData[15]_i_7 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[3] ),
        .I2(\rReadAddr_reg[2]_rep_n_0 ),
        .O(\oAxi_RData[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \oAxi_RData[15]_i_8 
       (.I0(\rReadAddr_reg_n_0_[5] ),
        .I1(\rReadAddr_reg_n_0_[6] ),
        .I2(\rReadAddr_reg_n_0_[1] ),
        .I3(\rReadAddr_reg_n_0_[0] ),
        .I4(\rReadAddr_reg_n_0_[7] ),
        .O(\oAxi_RData[15]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \oAxi_RData[22]_i_10 
       (.I0(\rReadAddr_reg_n_0_[5] ),
        .I1(\rReadAddr_reg_n_0_[4] ),
        .O(\oAxi_RData[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \oAxi_RData[22]_i_6 
       (.I0(\oAxi_RData[22]_i_10_n_0 ),
        .I1(\rReadAddr_reg_n_0_[1] ),
        .I2(\rReadAddr_reg_n_0_[0] ),
        .I3(\rReadAddr_reg_n_0_[6] ),
        .I4(p_0_in[0]),
        .I5(\rReadAddr_reg_n_0_[7] ),
        .O(\oAxi_RData[22]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \oAxi_RData[24]_i_3 
       (.I0(p_0_in[3]),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .O(\oAxi_RData[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \oAxi_RData[24]_i_4 
       (.I0(\oAxi_RData[24]_i_8_n_0 ),
        .I1(\rReadAddr_reg_n_0_[5] ),
        .I2(\oAxi_RData[15]_i_2_n_0 ),
        .I3(\rReadAddr_reg_n_0_[1] ),
        .I4(\rReadAddr_reg_n_0_[0] ),
        .I5(\oAxi_RData[24]_i_3_n_0 ),
        .O(\oAxi_RData[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \oAxi_RData[24]_i_8 
       (.I0(\rReadAddr_reg_n_0_[6] ),
        .I1(p_0_in[0]),
        .I2(\rReadAddr_reg_n_0_[7] ),
        .O(\oAxi_RData[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \oAxi_RData[29]_i_2 
       (.I0(\rReadAddr_reg_n_0_[5] ),
        .I1(\rReadAddr_reg_n_0_[4] ),
        .I2(\rReadAddr_reg_n_0_[3] ),
        .O(\oAxi_RData[29]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \oAxi_RData[29]_i_5 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[3] ),
        .I2(\rReadAddr_reg_n_0_[5] ),
        .O(\oAxi_RData[29]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \oAxi_RData[29]_i_6 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[3] ),
        .I2(\rReadAddr_reg[2]_rep_n_0 ),
        .O(\oAxi_RData[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFEFEFFFFFFFF)) 
    \oAxi_RData[31]_i_10 
       (.I0(\rReadAddr_reg_n_0_[7] ),
        .I1(\rReadAddr_reg_n_0_[0] ),
        .I2(\rReadAddr_reg_n_0_[1] ),
        .I3(\rReadAddr_reg_n_0_[6] ),
        .I4(\rReadAddr_reg_n_0_[5] ),
        .I5(p_0_in[0]),
        .O(\oAxi_RData[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \oAxi_RData[31]_i_2 
       (.I0(\rReadAddr_reg[2]_rep_n_0 ),
        .I1(\oAxi_RData[24]_i_4_n_0 ),
        .I2(stmRead[1]),
        .O(\oAxi_RData[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \oAxi_RData[31]_i_5 
       (.I0(\rReadAddr_reg_n_0_[7] ),
        .I1(p_0_in[0]),
        .I2(\rReadAddr_reg_n_0_[6] ),
        .I3(\rReadAddr_reg_n_0_[0] ),
        .I4(\rReadAddr_reg_n_0_[1] ),
        .O(\oAxi_RData[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \oAxi_RData[31]_i_7 
       (.I0(stmRead[1]),
        .I1(\oAxi_RData[24]_i_4_n_0 ),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .O(\oAxi_RData[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \oAxi_RData[31]_i_9 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[5] ),
        .I2(\rReadAddr_reg_n_0_[3] ),
        .I3(\rReadAddr_reg[2]_rep_n_0 ),
        .O(\oAxi_RData[31]_i_9_n_0 ));
  FDRE \oAxi_RData_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \oAxi_RData_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RData[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0000)) 
    \oAxi_RResp[1]_i_1 
       (.I0(\oAxi_RResp[1]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(stmRead[1]),
        .I5(\oAxi_RData[24]_i_4_n_0 ),
        .O(oAxi_RResp));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF1E1)) 
    \oAxi_RResp[1]_i_2 
       (.I0(\rReadAddr_reg_n_0_[4] ),
        .I1(\rReadAddr_reg_n_0_[5] ),
        .I2(\rReadAddr_reg_n_0_[6] ),
        .I3(\rReadAddr_reg_n_0_[3] ),
        .I4(\oAxi_RResp[1]_i_3_n_0 ),
        .I5(\rReadAddr_reg_n_0_[7] ),
        .O(\oAxi_RResp[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \oAxi_RResp[1]_i_3 
       (.I0(\rReadAddr_reg_n_0_[1] ),
        .I1(\rReadAddr_reg_n_0_[0] ),
        .O(\oAxi_RResp[1]_i_3_n_0 ));
  FDRE \oAxi_RResp_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(stmRead[0]),
        .D(oAxi_RResp),
        .Q(\^s_axi_lite_rresp ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  LUT4 #(
    .INIT(16'hC7C4)) 
    oAxi_RValid_i_1
       (.I0(s_axi_lite_rready),
        .I1(stmRead[1]),
        .I2(stmRead[0]),
        .I3(s_axi_lite_rvalid),
        .O(oAxi_RValid_i_1_n_0));
  FDRE oAxi_RValid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_RValid_i_1_n_0),
        .Q(s_axi_lite_rvalid),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[0]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[0]),
        .O(rReadAddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[10]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[10]),
        .O(rReadAddr[10]));
  LUT3 #(
    .INIT(8'h54)) 
    \rReadAddr[11]_i_1 
       (.I0(stmRead[1]),
        .I1(s_axi_lite_arvalid),
        .I2(stmRead[0]),
        .O(\rReadAddr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[11]_i_2 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[11]),
        .O(rReadAddr[11]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[1]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[1]),
        .O(rReadAddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[2]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[2]),
        .O(rReadAddr[2]));
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[2]_rep_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[2]),
        .O(\rReadAddr[2]_rep_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[3]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[3]),
        .O(rReadAddr[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[4]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[4]),
        .O(rReadAddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[5]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[5]),
        .O(rReadAddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[6]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[6]),
        .O(rReadAddr[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[7]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[7]),
        .O(rReadAddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[8]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[8]),
        .O(rReadAddr[8]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \rReadAddr[9]_i_1 
       (.I0(stmRead[0]),
        .I1(s_axi_lite_araddr[9]),
        .O(rReadAddr[9]));
  FDRE \rReadAddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[0]),
        .Q(\rReadAddr_reg_n_0_[0] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[10]),
        .Q(p_0_in[2]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[11]),
        .Q(p_0_in[3]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[1]),
        .Q(\rReadAddr_reg_n_0_[1] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  (* ORIG_CELL_NAME = "rReadAddr_reg[2]" *) 
  FDRE \rReadAddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[2]),
        .Q(\rReadAddr_reg_n_0_[2] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  (* ORIG_CELL_NAME = "rReadAddr_reg[2]" *) 
  FDRE \rReadAddr_reg[2]_rep 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(\rReadAddr[2]_rep_i_1_n_0 ),
        .Q(\rReadAddr_reg[2]_rep_n_0 ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[3]),
        .Q(\rReadAddr_reg_n_0_[3] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[4]),
        .Q(\rReadAddr_reg_n_0_[4] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[5]),
        .Q(\rReadAddr_reg_n_0_[5] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[6]),
        .Q(\rReadAddr_reg_n_0_[6] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[7]),
        .Q(\rReadAddr_reg_n_0_[7] ),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[8]),
        .Q(p_0_in[0]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
  FDRE \rReadAddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\rReadAddr[11]_i_1_n_0 ),
        .D(rReadAddr[9]),
        .Q(p_0_in[1]),
        .R(\reset_mm2s/start_dma_lite_r1 ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s
   (wr_rst_busy,
    almost_full,
    dout,
    prog_empty,
    rd_data_count,
    wr_en0,
    start_dma_r,
    sig_rst2all_stop_request,
    sig_init_reg,
    sig_rsc2stat_status_valid,
    sig_sm_pop_input_reg,
    out,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    \bytes_reg[9] ,
    mm2s_status_valid,
    \transfer_count_read_reg[24] ,
    \bytes_transferred_reg[9] ,
    Q,
    CO,
    \CAPTURE_MM2S.period_size_reg[15] ,
    sig_calc_error_reg_reg,
    sig_push_input_reg14_out,
    \INTERLEAVED.start_command_reg ,
    mm2s_cmd_valid,
    ioc_irq_pulse,
    mm2s_cmd_ready,
    sig_init_done,
    sig_stat2rsc_status_ready,
    sig_mstr2addr_burst,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    \PCM_MEM_TO_BUFFER.valid_reg_0 ,
    \rReadAddr_reg[5] ,
    O482,
    \INTERLEAVED.current_address_reg[8] ,
    \INTERLEAVED.start_command_generation_reg ,
    m_axis_mm2s_tvalid,
    \INTERLEAVED.count_reg[2] ,
    \INTERLEAVED.count_reg[3] ,
    \PCM_MEM_TO_BUFFER.count12_out ,
    m_axi_mm2s_rready,
    \PCM_MEM_TO_BUFFER.count_reg[1]_0 ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_0 ,
    \periods_reg[7] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \PCM_MEM_TO_BUFFER.data_reg[16]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[17]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[18]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[19]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[20]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[21]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[22]_0 ,
    \PCM_MEM_TO_BUFFER.data_reg[23]_0 ,
    \INTERLEAVED.period_count_reg[7] ,
    \INTERLEAVED.period_count_reg[0] ,
    transfer_count_read2,
    bytes_transferred0,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    mm2s_status,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    SR,
    m_axis_mm2s_aclk,
    din,
    aud_mclk,
    aud_mreset,
    start_dma,
    reset_gen,
    sig_s_h_halt_reg_reg,
    sig_addr_valid_reg_reg,
    \bytes_reg[15] ,
    O,
    \bytes_reg[9]_0 ,
    \periods_reg[7]_0 ,
    \transfer_count_read_reg[5] ,
    \transfer_count_read_reg[9] ,
    \bytes_transferred_reg[15] ,
    \bytes_transferred_reg[5] ,
    \bytes_transferred_reg[9]_0 ,
    DI,
    \INTERLEAVED.byte_count_reg[6] ,
    \INTERLEAVED.byte_count_reg[10] ,
    \INTERLEAVED.byte_count_reg[10]_0 ,
    transfer_count_read1_carry__0,
    \periods_reg[0] ,
    \bytes_transferred0_inferred__0/i__carry__0 ,
    \bytes_transferred_reg[15]_0 ,
    aud_pulse_reg,
    \INTERLEAVED.start_command_reg_0 ,
    \INTERLEAVED.cmd_valid_reg ,
    period_interrupt_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_input_burst_type_reg_reg,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    \PCM_MEM_TO_BUFFER.valid_reg_1 ,
    \oAxi_RData[13]_i_2 ,
    \oAxi_RData[13]_i_2_0 ,
    \oAxi_RData[13]_i_2_1 ,
    m_axis_mm2s_tready,
    \INTERLEAVED.count_reg[0] ,
    \INTERLEAVED.ready_to_send_reg ,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    \INTERLEAVED.current_address_reg[63] ,
    D,
    \INTERLEAVED.current_address_reg[63]_0 ,
    \INTERLEAVED.count_reg[3]_0 ,
    \INTERLEAVED.count[3]_i_5__0 ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rlast,
    sig_dqual_reg_empty_reg,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \INTERLEAVED.byte_count_reg[15] ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    \INTERLEAVED.current_address_reg[5] ,
    \INTERLEAVED.current_address_reg[9] ,
    \bytes_reg[13] ,
    S,
    transfer_count_read1_carry_i_2__0,
    \transfer_count_read_reg[13] ,
    \bytes_transferred_reg[13] ,
    i__carry_i_3__1,
    i__carry_i_2__1,
    \INTERLEAVED.byte_count_reg[0] ,
    \PCM_MEM_TO_BUFFER.count_reg[1]_1 ,
    dest_out);
  output wr_rst_busy;
  output almost_full;
  output [31:0]dout;
  output prog_empty;
  output [3:0]rd_data_count;
  output wr_en0;
  output start_dma_r;
  output sig_rst2all_stop_request;
  output sig_init_reg;
  output sig_rsc2stat_status_valid;
  output sig_sm_pop_input_reg;
  output [0:0]out;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [6:0]\bytes_reg[9] ;
  output mm2s_status_valid;
  output [20:0]\transfer_count_read_reg[24] ;
  output [6:0]\bytes_transferred_reg[9] ;
  output [6:0]Q;
  output [0:0]CO;
  output [0:0]\CAPTURE_MM2S.period_size_reg[15] ;
  output sig_calc_error_reg_reg;
  output sig_push_input_reg14_out;
  output \INTERLEAVED.start_command_reg ;
  output mm2s_cmd_valid;
  output ioc_irq_pulse;
  output mm2s_cmd_ready;
  output sig_init_done;
  output sig_stat2rsc_status_ready;
  output [0:0]sig_mstr2addr_burst;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output \PCM_MEM_TO_BUFFER.valid_reg_0 ;
  output \rReadAddr_reg[5] ;
  output O482;
  output [5:0]\INTERLEAVED.current_address_reg[8] ;
  output \INTERLEAVED.start_command_generation_reg ;
  output m_axis_mm2s_tvalid;
  output \INTERLEAVED.count_reg[2] ;
  output [3:0]\INTERLEAVED.count_reg[3] ;
  output \PCM_MEM_TO_BUFFER.count12_out ;
  output m_axi_mm2s_rready;
  output \PCM_MEM_TO_BUFFER.count_reg[1]_0 ;
  output \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  output [7:0]\periods_reg[7] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[16]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[17]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[18]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[19]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[20]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[21]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[22]_0 ;
  output \PCM_MEM_TO_BUFFER.data_reg[23]_0 ;
  output [6:0]\INTERLEAVED.period_count_reg[7] ;
  output \INTERLEAVED.period_count_reg[0] ;
  output [12:0]transfer_count_read2;
  output [12:0]bytes_transferred0;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]mm2s_status;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input [23:0]din;
  input aud_mclk;
  input aud_mreset;
  input start_dma;
  input reset_gen;
  input sig_s_h_halt_reg_reg;
  input sig_addr_valid_reg_reg;
  input \bytes_reg[15] ;
  input [2:0]O;
  input [3:0]\bytes_reg[9]_0 ;
  input [0:0]\periods_reg[7]_0 ;
  input [2:0]\transfer_count_read_reg[5] ;
  input [3:0]\transfer_count_read_reg[9] ;
  input \bytes_transferred_reg[15] ;
  input [2:0]\bytes_transferred_reg[5] ;
  input [3:0]\bytes_transferred_reg[9]_0 ;
  input [2:0]DI;
  input [3:0]\INTERLEAVED.byte_count_reg[6] ;
  input [2:0]\INTERLEAVED.byte_count_reg[10] ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  input [3:0]transfer_count_read1_carry__0;
  input [1:0]\periods_reg[0] ;
  input [3:0]\bytes_transferred0_inferred__0/i__carry__0 ;
  input [1:0]\bytes_transferred_reg[15]_0 ;
  input aud_pulse_reg;
  input \INTERLEAVED.start_command_reg_0 ;
  input \INTERLEAVED.cmd_valid_reg ;
  input period_interrupt_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_input_burst_type_reg_reg;
  input sig_input_reg_empty_reg;
  input sig_calc_error_pushed_reg;
  input \PCM_MEM_TO_BUFFER.valid_reg_1 ;
  input [2:0]\oAxi_RData[13]_i_2 ;
  input \oAxi_RData[13]_i_2_0 ;
  input \oAxi_RData[13]_i_2_1 ;
  input m_axis_mm2s_tready;
  input \INTERLEAVED.count_reg[0] ;
  input \INTERLEAVED.ready_to_send_reg ;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input \INTERLEAVED.current_address_reg[63] ;
  input [5:0]D;
  input [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  input \INTERLEAVED.count_reg[3]_0 ;
  input [2:0]\INTERLEAVED.count[3]_i_5__0 ;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rlast;
  input sig_dqual_reg_empty_reg;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input [15:0]\INTERLEAVED.byte_count_reg[15] ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input [31:0]m_axi_mm2s_rdata;
  input [2:0]\INTERLEAVED.current_address_reg[5] ;
  input [2:0]\INTERLEAVED.current_address_reg[9] ;
  input [0:0]\bytes_reg[13] ;
  input [2:0]S;
  input [2:0]transfer_count_read1_carry_i_2__0;
  input [0:0]\transfer_count_read_reg[13] ;
  input [0:0]\bytes_transferred_reg[13] ;
  input [2:0]i__carry_i_3__1;
  input [2:0]i__carry_i_2__1;
  input [0:0]\INTERLEAVED.byte_count_reg[0] ;
  input \PCM_MEM_TO_BUFFER.count_reg[1]_1 ;
  input [15:0]dest_out;

  wire [0:0]\CAPTURE_MM2S.period_size_reg[15] ;
  wire [0:0]CO;
  wire [5:0]D;
  wire [2:0]DI;
  wire [0:0]\INTERLEAVED.byte_count_reg[0] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  wire [15:0]\INTERLEAVED.byte_count_reg[15] ;
  wire [3:0]\INTERLEAVED.byte_count_reg[6] ;
  wire \INTERLEAVED.cmd_valid_reg ;
  wire [2:0]\INTERLEAVED.count[3]_i_5__0 ;
  wire \INTERLEAVED.count_reg[0] ;
  wire \INTERLEAVED.count_reg[2] ;
  wire [3:0]\INTERLEAVED.count_reg[3] ;
  wire \INTERLEAVED.count_reg[3]_0 ;
  wire [2:0]\INTERLEAVED.current_address_reg[5] ;
  wire \INTERLEAVED.current_address_reg[63] ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  wire [5:0]\INTERLEAVED.current_address_reg[8] ;
  wire [2:0]\INTERLEAVED.current_address_reg[9] ;
  wire \INTERLEAVED.period_count_reg[0] ;
  wire [6:0]\INTERLEAVED.period_count_reg[7] ;
  wire \INTERLEAVED.ready_to_send_reg ;
  wire \INTERLEAVED.start_command_generation_reg ;
  wire \INTERLEAVED.start_command_reg ;
  wire \INTERLEAVED.start_command_reg_0 ;
  wire I_DATAMOVER_MM2S_n_21;
  wire I_DATAMOVER_MM2S_n_23;
  wire I_DATAMOVER_MM2S_n_24;
  wire [2:0]O;
  wire O482;
  wire \PCM_MEM_TO_BUFFER.count12_out ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[1]_0 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[1]_1 ;
  wire [31:0]\PCM_MEM_TO_BUFFER.data ;
  wire \PCM_MEM_TO_BUFFER.data_reg[16]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[17]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[18]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[19]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[20]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[21]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[22]_0 ;
  wire \PCM_MEM_TO_BUFFER.data_reg[23]_0 ;
  wire \PCM_MEM_TO_BUFFER.valid_reg_0 ;
  wire \PCM_MEM_TO_BUFFER.valid_reg_1 ;
  wire [6:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire almost_full;
  wire aud_mclk;
  wire aud_mreset;
  wire aud_pulse_reg;
  wire [0:0]\bytes_reg[13] ;
  wire \bytes_reg[15] ;
  wire [6:0]\bytes_reg[9] ;
  wire [3:0]\bytes_reg[9]_0 ;
  wire [12:0]bytes_transferred0;
  wire [3:0]\bytes_transferred0_inferred__0/i__carry__0 ;
  wire [0:0]\bytes_transferred_reg[13] ;
  wire \bytes_transferred_reg[15] ;
  wire [1:0]\bytes_transferred_reg[15]_0 ;
  wire [2:0]\bytes_transferred_reg[5] ;
  wire [6:0]\bytes_transferred_reg[9] ;
  wire [3:0]\bytes_transferred_reg[9]_0 ;
  wire dest_arst;
  wire [15:0]dest_out;
  wire [23:0]din;
  wire [31:0]dout;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire halt_complete_dm;
  wire [2:0]i__carry_i_2__1;
  wire [2:0]i__carry_i_3__1;
  wire ioc_irq_pulse;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_2_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [95:32]mm2s_cmd_data;
  wire mm2s_cmd_ready;
  wire mm2s_cmd_valid;
  wire [1:0]mm2s_status;
  wire mm2s_status_valid;
  wire [2:0]\oAxi_RData[13]_i_2 ;
  wire \oAxi_RData[13]_i_2_0 ;
  wire \oAxi_RData[13]_i_2_1 ;
  wire [0:0]out;
  wire period_interrupt_reg;
  wire [1:0]\periods_reg[0] ;
  wire [7:0]\periods_reg[7] ;
  wire [0:0]\periods_reg[7]_0 ;
  wire prog_empty;
  wire \rReadAddr_reg[5] ;
  wire [3:0]rd_data_count;
  wire reset_gen;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_reg_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_reg;
  wire sig_ld_xfer_reg;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_push_input_reg14_out;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sm_pop_input_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire start_dma;
  wire start_dma_r;
  wire [3:0]transfer_count_read1_carry__0;
  wire [2:0]transfer_count_read1_carry_i_2__0;
  wire [12:0]transfer_count_read2;
  wire [0:0]\transfer_count_read_reg[13] ;
  wire [20:0]\transfer_count_read_reg[24] ;
  wire [2:0]\transfer_count_read_reg[5] ;
  wire [3:0]\transfer_count_read_reg[9] ;
  wire wr_en0;
  wire wr_rst_busy;

  design_1_audio_formatter_0_1_axi_datamover__parameterized0 I_DATAMOVER_MM2S
       (.D({mm2s_cmd_data[95:41],\INTERLEAVED.current_address_reg[8] ,mm2s_cmd_data[34:32],D}),
        .E(sig_push_input_reg14_out),
        .\PCM_MEM_TO_BUFFER.count_reg[0] (I_DATAMOVER_MM2S_n_23),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_0 (I_DATAMOVER_MM2S_n_24),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_1 (\PCM_MEM_TO_BUFFER.count_reg[1]_0 ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_2 (\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .\PCM_MEM_TO_BUFFER.count_reg[1] (\PCM_MEM_TO_BUFFER.count_reg[1]_1 ),
        .\PCM_MEM_TO_BUFFER.data_reg[31] (m_axi_mm2s_rready_INST_0_i_2_n_0),
        .SS(sig_init_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (mm2s_cmd_valid),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (mm2s_cmd_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (mm2s_status_valid),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .in({sig_calc_error_reg_reg,sig_mstr2addr_burst}),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .mm2s_status(mm2s_status),
        .out(out),
        .reset_gen(reset_gen),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg),
        .sig_coelsc_cmd_cmplt_reg_reg(\PCM_MEM_TO_BUFFER.count12_out ),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .sig_halt_reg_reg(I_DATAMOVER_MM2S_n_21),
        .sig_init_done(sig_init_done),
        .sig_input_burst_type_reg_reg(sig_input_burst_type_reg_reg),
        .sig_input_reg_empty_reg(sig_input_reg_empty),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_next_cmd_cmplt_reg_i_3(\PCM_MEM_TO_BUFFER.valid_reg_0 ),
        .sig_rd_sts_reg_full_reg(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty),
        .soft_reset_core(soft_reset_core),
        .wr_en(wr_en0));
  FDRE \PCM_MEM_TO_BUFFER.count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATAMOVER_MM2S_n_24),
        .Q(\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .R(1'b0));
  FDRE \PCM_MEM_TO_BUFFER.count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATAMOVER_MM2S_n_23),
        .Q(\PCM_MEM_TO_BUFFER.count_reg[1]_0 ),
        .R(1'b0));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[0]),
        .Q(\PCM_MEM_TO_BUFFER.data [0]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[10]),
        .Q(\PCM_MEM_TO_BUFFER.data [10]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[11]),
        .Q(\PCM_MEM_TO_BUFFER.data [11]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[12]),
        .Q(\PCM_MEM_TO_BUFFER.data [12]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[13]),
        .Q(\PCM_MEM_TO_BUFFER.data [13]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[14]),
        .Q(\PCM_MEM_TO_BUFFER.data [14]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[15]),
        .Q(\PCM_MEM_TO_BUFFER.data [15]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[16]),
        .Q(\PCM_MEM_TO_BUFFER.data [16]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[17]),
        .Q(\PCM_MEM_TO_BUFFER.data [17]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[18]),
        .Q(\PCM_MEM_TO_BUFFER.data [18]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[19]),
        .Q(\PCM_MEM_TO_BUFFER.data [19]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[1]),
        .Q(\PCM_MEM_TO_BUFFER.data [1]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[20]),
        .Q(\PCM_MEM_TO_BUFFER.data [20]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[21]),
        .Q(\PCM_MEM_TO_BUFFER.data [21]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[22]),
        .Q(\PCM_MEM_TO_BUFFER.data [22]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[23]),
        .Q(\PCM_MEM_TO_BUFFER.data [23]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[24]),
        .Q(\PCM_MEM_TO_BUFFER.data [24]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[25]),
        .Q(\PCM_MEM_TO_BUFFER.data [25]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[26]),
        .Q(\PCM_MEM_TO_BUFFER.data [26]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[27]),
        .Q(\PCM_MEM_TO_BUFFER.data [27]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[28]),
        .Q(\PCM_MEM_TO_BUFFER.data [28]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[29]),
        .Q(\PCM_MEM_TO_BUFFER.data [29]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[2]),
        .Q(\PCM_MEM_TO_BUFFER.data [2]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[30]),
        .Q(\PCM_MEM_TO_BUFFER.data [30]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[31]),
        .Q(\PCM_MEM_TO_BUFFER.data [31]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[3]),
        .Q(\PCM_MEM_TO_BUFFER.data [3]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[4]),
        .Q(\PCM_MEM_TO_BUFFER.data [4]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[5]),
        .Q(\PCM_MEM_TO_BUFFER.data [5]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[6]),
        .Q(\PCM_MEM_TO_BUFFER.data [6]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[7]),
        .Q(\PCM_MEM_TO_BUFFER.data [7]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[8]),
        .Q(\PCM_MEM_TO_BUFFER.data [8]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\PCM_MEM_TO_BUFFER.count12_out ),
        .D(m_axi_mm2s_rdata[9]),
        .Q(\PCM_MEM_TO_BUFFER.data [9]),
        .R(SR));
  FDRE \PCM_MEM_TO_BUFFER.valid_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\PCM_MEM_TO_BUFFER.valid_reg_1 ),
        .Q(\PCM_MEM_TO_BUFFER.valid_reg_0 ),
        .R(SR));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_buffer buffering_1
       (.\INTERLEAVED.count[3]_i_5__0 (\INTERLEAVED.count[3]_i_5__0 ),
        .\INTERLEAVED.count_reg[0]_0 (\INTERLEAVED.count_reg[0] ),
        .\INTERLEAVED.count_reg[2]_0 (\INTERLEAVED.count_reg[2] ),
        .\INTERLEAVED.count_reg[3]_0 (\INTERLEAVED.count_reg[3]_0 ),
        .\INTERLEAVED.ready_to_send_reg_0 (\INTERLEAVED.ready_to_send_reg ),
        .O482(O482),
        .\PCM_MEM_TO_BUFFER.data_reg[16] (\PCM_MEM_TO_BUFFER.data_reg[16]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[17] (\PCM_MEM_TO_BUFFER.data_reg[17]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[18] (\PCM_MEM_TO_BUFFER.data_reg[18]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[19] (\PCM_MEM_TO_BUFFER.data_reg[19]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[20] (\PCM_MEM_TO_BUFFER.data_reg[20]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[21] (\PCM_MEM_TO_BUFFER.data_reg[21]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[22] (\PCM_MEM_TO_BUFFER.data_reg[22]_0 ),
        .\PCM_MEM_TO_BUFFER.data_reg[23] (\PCM_MEM_TO_BUFFER.data_reg[23]_0 ),
        .Q(\INTERLEAVED.count_reg[3] ),
        .SR(SR),
        .almost_full(almost_full),
        .aud_mclk(aud_mclk),
        .aud_mreset(aud_mreset),
        .aud_pulse_reg_0(aud_pulse_reg),
        .\count_value_i_reg[0] (I_DATAMOVER_MM2S_n_21),
        .\count_value_i_reg[0]_0 (\PCM_MEM_TO_BUFFER.valid_reg_0 ),
        .dest_arst(dest_arst),
        .dest_out(dest_out),
        .din(din),
        .dout(dout),
        .\gen_wr_a.gen_word_narrow.mem_reg (\gen_wr_a.gen_word_narrow.mem_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\PCM_MEM_TO_BUFFER.data ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\PCM_MEM_TO_BUFFER.count_reg[1]_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata[15:8]),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .prog_empty(prog_empty),
        .rd_data_count(rd_data_count),
        .soft_reset_core(soft_reset_core),
        .start_dma(start_dma),
        .wr_en0(wr_en0),
        .wr_rst_busy(wr_rst_busy));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_command_gen command_generator_1
       (.\CAPTURE_MM2S.period_size_reg[15] (\CAPTURE_MM2S.period_size_reg[15] ),
        .CO(CO),
        .DI(DI),
        .\INTERLEAVED.byte_count_reg[0]_0 (\INTERLEAVED.byte_count_reg[0] ),
        .\INTERLEAVED.byte_count_reg[10]_0 (\INTERLEAVED.byte_count_reg[10] ),
        .\INTERLEAVED.byte_count_reg[10]_1 (\INTERLEAVED.byte_count_reg[10]_0 ),
        .\INTERLEAVED.byte_count_reg[15]_0 (\INTERLEAVED.byte_count_reg[15] ),
        .\INTERLEAVED.byte_count_reg[6]_0 (\INTERLEAVED.byte_count_reg[6] ),
        .\INTERLEAVED.cmd_valid_reg_0 (mm2s_cmd_valid),
        .\INTERLEAVED.cmd_valid_reg_1 (\INTERLEAVED.cmd_valid_reg ),
        .\INTERLEAVED.current_address_reg[0]_0 (mm2s_cmd_ready),
        .\INTERLEAVED.current_address_reg[5]_0 (\INTERLEAVED.current_address_reg[5] ),
        .\INTERLEAVED.current_address_reg[63]_0 ({mm2s_cmd_data[95:41],\INTERLEAVED.current_address_reg[8] ,mm2s_cmd_data[34:32]}),
        .\INTERLEAVED.current_address_reg[63]_1 (\INTERLEAVED.current_address_reg[63] ),
        .\INTERLEAVED.current_address_reg[63]_2 (\INTERLEAVED.current_address_reg[63]_0 ),
        .\INTERLEAVED.current_address_reg[9]_0 (\INTERLEAVED.current_address_reg[9] ),
        .\INTERLEAVED.period_count_reg[0]_0 (\INTERLEAVED.period_count_reg[0] ),
        .\INTERLEAVED.period_count_reg[7]_0 (\INTERLEAVED.period_count_reg[7] ),
        .\INTERLEAVED.start_command_generation_reg_0 (\INTERLEAVED.start_command_generation_reg ),
        .\INTERLEAVED.start_command_reg_0 (\INTERLEAVED.start_command_reg ),
        .\INTERLEAVED.start_command_reg_1 (\INTERLEAVED.start_command_reg_0 ),
        .O(O),
        .Q(Q),
        .S(S),
        .SR(SR),
        .\bytes_reg[13]_0 (\bytes_reg[13] ),
        .\bytes_reg[15]_0 (\bytes_reg[15] ),
        .\bytes_reg[9]_0 (\bytes_reg[9] ),
        .\bytes_reg[9]_1 (\bytes_reg[9]_0 ),
        .bytes_transferred0(bytes_transferred0),
        .\bytes_transferred0_inferred__0/i__carry__0_0 (\bytes_transferred0_inferred__0/i__carry__0 ),
        .\bytes_transferred_reg[13]_0 (\bytes_transferred_reg[13] ),
        .\bytes_transferred_reg[15]_0 (\bytes_transferred_reg[15] ),
        .\bytes_transferred_reg[15]_1 (\bytes_transferred_reg[15]_0 ),
        .\bytes_transferred_reg[3]_0 (mm2s_status_valid),
        .\bytes_transferred_reg[5]_0 (\bytes_transferred_reg[5] ),
        .\bytes_transferred_reg[9]_0 (\bytes_transferred_reg[9] ),
        .\bytes_transferred_reg[9]_1 (\bytes_transferred_reg[9]_0 ),
        .i__carry_i_2__1(i__carry_i_2__1),
        .i__carry_i_3__1(i__carry_i_3__1),
        .ioc_irq_pulse(ioc_irq_pulse),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .\oAxi_RData[13]_i_2 (\oAxi_RData[13]_i_2 ),
        .\oAxi_RData[13]_i_2_0 (\oAxi_RData[13]_i_2_0 ),
        .\oAxi_RData[13]_i_2_1 (\oAxi_RData[13]_i_2_1 ),
        .period_interrupt_reg_0(period_interrupt_reg),
        .\periods_reg[0]_0 (\periods_reg[0] ),
        .\periods_reg[7]_0 (\periods_reg[7] ),
        .\periods_reg[7]_1 (\periods_reg[7]_0 ),
        .prog_empty(prog_empty),
        .\rReadAddr_reg[5] (\rReadAddr_reg[5] ),
        .reset_gen(reset_gen),
        .start_dma(start_dma),
        .start_dma_r_reg_0(start_dma_r),
        .transfer_count_read1_carry__0_0(transfer_count_read1_carry__0),
        .transfer_count_read1_carry_i_2__0(transfer_count_read1_carry_i_2__0),
        .transfer_count_read2(transfer_count_read2),
        .\transfer_count_read_reg[13]_0 (\transfer_count_read_reg[13] ),
        .\transfer_count_read_reg[24]_0 (\transfer_count_read_reg[24] ),
        .\transfer_count_read_reg[5]_0 (\transfer_count_read_reg[5] ),
        .\transfer_count_read_reg[9]_0 (\transfer_count_read_reg[9] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAEAA)) 
    m_axi_mm2s_rready_INST_0_i_2
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I2(\PCM_MEM_TO_BUFFER.valid_reg_0 ),
        .I3(reset_gen),
        .I4(\PCM_MEM_TO_BUFFER.count_reg[1]_0 ),
        .I5(\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .O(m_axi_mm2s_rready_INST_0_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s_buffer" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_buffer
   (wr_rst_busy,
    almost_full,
    dout,
    prog_empty,
    rd_data_count,
    wr_en0,
    O482,
    m_axis_mm2s_tvalid,
    \INTERLEAVED.count_reg[2]_0 ,
    Q,
    \PCM_MEM_TO_BUFFER.data_reg[16] ,
    \PCM_MEM_TO_BUFFER.data_reg[17] ,
    \PCM_MEM_TO_BUFFER.data_reg[18] ,
    \PCM_MEM_TO_BUFFER.data_reg[19] ,
    \PCM_MEM_TO_BUFFER.data_reg[20] ,
    \PCM_MEM_TO_BUFFER.data_reg[21] ,
    \PCM_MEM_TO_BUFFER.data_reg[22] ,
    \PCM_MEM_TO_BUFFER.data_reg[23] ,
    SR,
    m_axis_mm2s_aclk,
    din,
    aud_mclk,
    aud_mreset,
    aud_pulse_reg_0,
    m_axis_mm2s_tready,
    \INTERLEAVED.count_reg[0]_0 ,
    \INTERLEAVED.ready_to_send_reg_0 ,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    start_dma,
    \INTERLEAVED.count_reg[3]_0 ,
    \INTERLEAVED.count[3]_i_5__0 ,
    \count_value_i_reg[0] ,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \count_value_i_reg[0]_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    m_axi_mm2s_rdata,
    dest_out);
  output wr_rst_busy;
  output almost_full;
  output [31:0]dout;
  output prog_empty;
  output [3:0]rd_data_count;
  output wr_en0;
  output O482;
  output m_axis_mm2s_tvalid;
  output \INTERLEAVED.count_reg[2]_0 ;
  output [3:0]Q;
  output \PCM_MEM_TO_BUFFER.data_reg[16] ;
  output \PCM_MEM_TO_BUFFER.data_reg[17] ;
  output \PCM_MEM_TO_BUFFER.data_reg[18] ;
  output \PCM_MEM_TO_BUFFER.data_reg[19] ;
  output \PCM_MEM_TO_BUFFER.data_reg[20] ;
  output \PCM_MEM_TO_BUFFER.data_reg[21] ;
  output \PCM_MEM_TO_BUFFER.data_reg[22] ;
  output \PCM_MEM_TO_BUFFER.data_reg[23] ;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input [23:0]din;
  input aud_mclk;
  input aud_mreset;
  input aud_pulse_reg_0;
  input m_axis_mm2s_tready;
  input \INTERLEAVED.count_reg[0]_0 ;
  input \INTERLEAVED.ready_to_send_reg_0 ;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input start_dma;
  input \INTERLEAVED.count_reg[3]_0 ;
  input [2:0]\INTERLEAVED.count[3]_i_5__0 ;
  input \count_value_i_reg[0] ;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \count_value_i_reg[0]_0 ;
  input [31:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input [7:0]m_axi_mm2s_rdata;
  input [15:0]dest_out;

  wire \INTERLEAVED.count[3]_i_1_n_0 ;
  wire \INTERLEAVED.count[3]_i_4__0_n_0 ;
  wire [2:0]\INTERLEAVED.count[3]_i_5__0 ;
  wire \INTERLEAVED.count_reg[0]_0 ;
  wire \INTERLEAVED.count_reg[2]_0 ;
  wire \INTERLEAVED.count_reg[3]_0 ;
  wire \INTERLEAVED.data_valid ;
  wire [5:4]\INTERLEAVED.fifo_count ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0 ;
  wire \INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0 ;
  wire \INTERLEAVED.ready_to_send_i_1_n_0 ;
  wire \INTERLEAVED.ready_to_send_reg_0 ;
  wire O482;
  wire \PCM_MEM_TO_BUFFER.data_reg[16] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[17] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[18] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[19] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[20] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[21] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[22] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[23] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire almost_full;
  wire aud_mclk;
  wire aud_mreset;
  wire aud_pulse;
  wire aud_pulse_reg_0;
  wire count;
  wire \count_value_i_reg[0] ;
  wire \count_value_i_reg[0]_0 ;
  wire dest_arst;
  wire [15:0]dest_out;
  wire [23:0]din;
  wire [31:0]dout;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire [31:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire [7:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [3:0]p_0_in;
  wire prog_empty;
  wire [3:0]rd_data_count;
  wire rd_en0;
  wire ready_to_send;
  wire [15:8]s_axis_tdata;
  wire sample_count0_carry__0_i_1_n_0;
  wire sample_count0_carry__0_i_2_n_0;
  wire sample_count0_carry__0_i_3_n_0;
  wire sample_count0_carry__0_i_4_n_0;
  wire sample_count0_carry__0_i_5_n_0;
  wire sample_count0_carry__0_i_6_n_0;
  wire sample_count0_carry__0_i_7_n_0;
  wire sample_count0_carry__0_i_8_n_0;
  wire sample_count0_carry__0_n_1;
  wire sample_count0_carry__0_n_2;
  wire sample_count0_carry__0_n_3;
  wire sample_count0_carry_i_1_n_0;
  wire sample_count0_carry_i_2_n_0;
  wire sample_count0_carry_i_3_n_0;
  wire sample_count0_carry_i_4_n_0;
  wire sample_count0_carry_i_5_n_0;
  wire sample_count0_carry_i_6_n_0;
  wire sample_count0_carry_i_7_n_0;
  wire sample_count0_carry_i_8_n_0;
  wire sample_count0_carry_n_0;
  wire sample_count0_carry_n_1;
  wire sample_count0_carry_n_2;
  wire sample_count0_carry_n_3;
  wire \sample_count[0]_i_1_n_0 ;
  wire \sample_count[0]_i_3_n_0 ;
  wire [15:0]sample_count_reg;
  wire \sample_count_reg[0]_i_2_n_0 ;
  wire \sample_count_reg[0]_i_2_n_1 ;
  wire \sample_count_reg[0]_i_2_n_2 ;
  wire \sample_count_reg[0]_i_2_n_3 ;
  wire \sample_count_reg[0]_i_2_n_4 ;
  wire \sample_count_reg[0]_i_2_n_5 ;
  wire \sample_count_reg[0]_i_2_n_6 ;
  wire \sample_count_reg[0]_i_2_n_7 ;
  wire \sample_count_reg[12]_i_1_n_1 ;
  wire \sample_count_reg[12]_i_1_n_2 ;
  wire \sample_count_reg[12]_i_1_n_3 ;
  wire \sample_count_reg[12]_i_1_n_4 ;
  wire \sample_count_reg[12]_i_1_n_5 ;
  wire \sample_count_reg[12]_i_1_n_6 ;
  wire \sample_count_reg[12]_i_1_n_7 ;
  wire \sample_count_reg[4]_i_1_n_0 ;
  wire \sample_count_reg[4]_i_1_n_1 ;
  wire \sample_count_reg[4]_i_1_n_2 ;
  wire \sample_count_reg[4]_i_1_n_3 ;
  wire \sample_count_reg[4]_i_1_n_4 ;
  wire \sample_count_reg[4]_i_1_n_5 ;
  wire \sample_count_reg[4]_i_1_n_6 ;
  wire \sample_count_reg[4]_i_1_n_7 ;
  wire \sample_count_reg[8]_i_1_n_0 ;
  wire \sample_count_reg[8]_i_1_n_1 ;
  wire \sample_count_reg[8]_i_1_n_2 ;
  wire \sample_count_reg[8]_i_1_n_3 ;
  wire \sample_count_reg[8]_i_1_n_4 ;
  wire \sample_count_reg[8]_i_1_n_5 ;
  wire \sample_count_reg[8]_i_1_n_6 ;
  wire \sample_count_reg[8]_i_1_n_7 ;
  wire sample_pulse;
  wire soft_reset_core;
  wire start_dma;
  wire wr_en0;
  wire wr_rst_busy;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_almost_empty_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_dbiterr_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_empty_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_full_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_overflow_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_prog_full_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_sbiterr_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_underflow_UNCONNECTED ;
  wire \NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_ack_UNCONNECTED ;
  wire [5:0]\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_data_count_UNCONNECTED ;
  wire [3:0]NLW_sample_count0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sample_count0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sample_count_reg[12]_i_1_CO_UNCONNECTED ;

  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* RST_USED = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "PULSE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_pulse CDC_SAMPLE_PULSE_INST
       (.dest_clk(m_axis_mm2s_aclk),
        .dest_pulse(sample_pulse),
        .dest_rst(SR),
        .src_clk(aud_mclk),
        .src_pulse(aud_pulse),
        .src_rst(aud_mreset));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INTERLEAVED.count[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.count[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.count[2]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    \INTERLEAVED.count[3]_i_1 
       (.I0(\INTERLEAVED.count[3]_i_4__0_n_0 ),
        .I1(m_axis_mm2s_aresetn),
        .I2(dest_arst),
        .I3(soft_reset_core),
        .I4(start_dma),
        .O(\INTERLEAVED.count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \INTERLEAVED.count[3]_i_2__0 
       (.I0(m_axis_mm2s_tready),
        .I1(\INTERLEAVED.data_valid ),
        .I2(ready_to_send),
        .I3(\INTERLEAVED.count_reg[0]_0 ),
        .O(count));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INTERLEAVED.count[3]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0202020202020200)) 
    \INTERLEAVED.count[3]_i_4__0 
       (.I0(sample_pulse),
        .I1(wr_rst_busy),
        .I2(ready_to_send),
        .I3(\INTERLEAVED.fifo_count [4]),
        .I4(\INTERLEAVED.fifo_count [5]),
        .I5(\INTERLEAVED.count_reg[3]_0 ),
        .O(\INTERLEAVED.count[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0006090090000090)) 
    \INTERLEAVED.count[3]_i_7__0 
       (.I0(Q[2]),
        .I1(\INTERLEAVED.count[3]_i_5__0 [2]),
        .I2(\INTERLEAVED.count[3]_i_5__0 [0]),
        .I3(\INTERLEAVED.count[3]_i_5__0 [1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\INTERLEAVED.count_reg[2]_0 ));
  FDRE \INTERLEAVED.count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(count),
        .D(p_0_in[0]),
        .Q(Q[0]),
        .R(\INTERLEAVED.count[3]_i_1_n_0 ));
  FDRE \INTERLEAVED.count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(count),
        .D(p_0_in[1]),
        .Q(Q[1]),
        .R(\INTERLEAVED.count[3]_i_1_n_0 ));
  FDRE \INTERLEAVED.count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(count),
        .D(p_0_in[2]),
        .Q(Q[2]),
        .R(\INTERLEAVED.count[3]_i_1_n_0 ));
  FDRE \INTERLEAVED.count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(count),
        .D(p_0_in[3]),
        .Q(Q[3]),
        .R(\INTERLEAVED.count[3]_i_1_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "16" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "FWFT" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_fifo_sync__parameterized1 \INTERLEAVED.interleaved_xpm_fifo_buffer 
       (.almost_empty(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_almost_empty_UNCONNECTED ),
        .almost_full(almost_full),
        .data_valid(\INTERLEAVED.data_valid ),
        .dbiterr(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_dbiterr_UNCONNECTED ),
        .din({din[23:8],s_axis_tdata,din[7:0]}),
        .dout(dout),
        .empty(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_empty_UNCONNECTED ),
        .full(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_overflow_UNCONNECTED ),
        .prog_empty(prog_empty),
        .prog_full(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_prog_full_UNCONNECTED ),
        .rd_data_count({\INTERLEAVED.fifo_count ,rd_data_count}),
        .rd_en(rd_en0),
        .rd_rst_busy(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_underflow_UNCONNECTED ),
        .wr_ack(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_ack_UNCONNECTED ),
        .wr_clk(m_axis_mm2s_aclk),
        .wr_data_count(\NLW_INTERLEAVED.interleaved_xpm_fifo_buffer_wr_data_count_UNCONNECTED [5:0]),
        .wr_en(wr_en0),
        .wr_rst_busy(wr_rst_busy));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_19 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [31]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [15]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[7]),
        .O(s_axis_tdata[15]));
  LUT6 #(
    .INIT(64'h0030002000000020)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_2 
       (.I0(\count_value_i_reg[0] ),
        .I1(wr_rst_busy),
        .I2(start_dma),
        .I3(almost_full),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(\count_value_i_reg[0]_0 ),
        .O(wr_en0));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_20 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [30]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [14]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[6]),
        .O(s_axis_tdata[14]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_21 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [29]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [13]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[5]),
        .O(s_axis_tdata[13]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_22 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [28]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [12]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[4]),
        .O(s_axis_tdata[12]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_23 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [27]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [11]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[3]),
        .O(s_axis_tdata[11]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_24 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [26]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [10]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[2]),
        .O(s_axis_tdata[10]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_25 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [25]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [9]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[1]),
        .O(s_axis_tdata[9]));
  LUT6 #(
    .INIT(64'hC840FFFFC8400000)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_26 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [24]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_0 [8]),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I5(m_axi_mm2s_rdata[0]),
        .O(s_axis_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_35 
       (.I0(ready_to_send),
        .I1(\INTERLEAVED.data_valid ),
        .I2(m_axis_mm2s_tready),
        .O(rd_en0));
  LUT2 #(
    .INIT(4'h2)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_38 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_39 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [23]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [7]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[23] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_40 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [22]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [6]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[22] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_41 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [21]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [5]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[21] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_42 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [20]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [4]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[20] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_43 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [19]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[19] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_44 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [18]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[18] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_45 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [17]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[17] ));
  LUT6 #(
    .INIT(64'hCCF0CCCCAAAAAAAA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_46 
       (.I0(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0 ),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [16]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .O(\PCM_MEM_TO_BUFFER.data_reg[16] ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_47 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [31]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [7]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [23]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [15]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hFFAACCF000AACCF0)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_48 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [22]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [14]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [30]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [6]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_49 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [29]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [5]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [21]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [13]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_50 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [20]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [4]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [28]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [12]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hCCF0FFAACCF000AA)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_51 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [27]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [19]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [11]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_52 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [18]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [26]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [10]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_53 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [17]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [25]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [9]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_54 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 [16]),
        .I1(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [24]),
        .I3(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I4(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0 [8]),
        .O(\INTERLEAVED.interleaved_xpm_fifo_buffer_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEEEEE00000000)) 
    \INTERLEAVED.ready_to_send_i_1 
       (.I0(\INTERLEAVED.count[3]_i_4__0_n_0 ),
        .I1(ready_to_send),
        .I2(\INTERLEAVED.data_valid ),
        .I3(m_axis_mm2s_tready),
        .I4(\INTERLEAVED.count_reg[0]_0 ),
        .I5(\INTERLEAVED.ready_to_send_reg_0 ),
        .O(\INTERLEAVED.ready_to_send_i_1_n_0 ));
  FDRE \INTERLEAVED.ready_to_send_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.ready_to_send_i_1_n_0 ),
        .Q(ready_to_send),
        .R(1'b0));
  FDRE aud_pulse_reg
       (.C(aud_mclk),
        .CE(1'b1),
        .D(aud_pulse_reg_0),
        .Q(aud_pulse),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axis_mm2s_tvalid_INST_0
       (.I0(\INTERLEAVED.data_valid ),
        .I1(ready_to_send),
        .O(m_axis_mm2s_tvalid));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sample_count0_carry
       (.CI(1'b0),
        .CO({sample_count0_carry_n_0,sample_count0_carry_n_1,sample_count0_carry_n_2,sample_count0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({sample_count0_carry_i_1_n_0,sample_count0_carry_i_2_n_0,sample_count0_carry_i_3_n_0,sample_count0_carry_i_4_n_0}),
        .O(NLW_sample_count0_carry_O_UNCONNECTED[3:0]),
        .S({sample_count0_carry_i_5_n_0,sample_count0_carry_i_6_n_0,sample_count0_carry_i_7_n_0,sample_count0_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sample_count0_carry__0
       (.CI(sample_count0_carry_n_0),
        .CO({O482,sample_count0_carry__0_n_1,sample_count0_carry__0_n_2,sample_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sample_count0_carry__0_i_1_n_0,sample_count0_carry__0_i_2_n_0,sample_count0_carry__0_i_3_n_0,sample_count0_carry__0_i_4_n_0}),
        .O(NLW_sample_count0_carry__0_O_UNCONNECTED[3:0]),
        .S({sample_count0_carry__0_i_5_n_0,sample_count0_carry__0_i_6_n_0,sample_count0_carry__0_i_7_n_0,sample_count0_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry__0_i_1
       (.I0(sample_count_reg[14]),
        .I1(dest_out[14]),
        .I2(dest_out[15]),
        .I3(sample_count_reg[15]),
        .O(sample_count0_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry__0_i_2
       (.I0(sample_count_reg[12]),
        .I1(dest_out[12]),
        .I2(dest_out[13]),
        .I3(sample_count_reg[13]),
        .O(sample_count0_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry__0_i_3
       (.I0(sample_count_reg[10]),
        .I1(dest_out[10]),
        .I2(dest_out[11]),
        .I3(sample_count_reg[11]),
        .O(sample_count0_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry__0_i_4
       (.I0(sample_count_reg[8]),
        .I1(dest_out[8]),
        .I2(dest_out[9]),
        .I3(sample_count_reg[9]),
        .O(sample_count0_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry__0_i_5
       (.I0(sample_count_reg[14]),
        .I1(dest_out[14]),
        .I2(sample_count_reg[15]),
        .I3(dest_out[15]),
        .O(sample_count0_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry__0_i_6
       (.I0(sample_count_reg[12]),
        .I1(dest_out[12]),
        .I2(sample_count_reg[13]),
        .I3(dest_out[13]),
        .O(sample_count0_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry__0_i_7
       (.I0(sample_count_reg[10]),
        .I1(dest_out[10]),
        .I2(sample_count_reg[11]),
        .I3(dest_out[11]),
        .O(sample_count0_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry__0_i_8
       (.I0(sample_count_reg[8]),
        .I1(dest_out[8]),
        .I2(sample_count_reg[9]),
        .I3(dest_out[9]),
        .O(sample_count0_carry__0_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry_i_1
       (.I0(sample_count_reg[6]),
        .I1(dest_out[6]),
        .I2(dest_out[7]),
        .I3(sample_count_reg[7]),
        .O(sample_count0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry_i_2
       (.I0(sample_count_reg[4]),
        .I1(dest_out[4]),
        .I2(dest_out[5]),
        .I3(sample_count_reg[5]),
        .O(sample_count0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry_i_3
       (.I0(sample_count_reg[2]),
        .I1(dest_out[2]),
        .I2(dest_out[3]),
        .I3(sample_count_reg[3]),
        .O(sample_count0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sample_count0_carry_i_4
       (.I0(sample_count_reg[0]),
        .I1(dest_out[0]),
        .I2(dest_out[1]),
        .I3(sample_count_reg[1]),
        .O(sample_count0_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry_i_5
       (.I0(sample_count_reg[6]),
        .I1(dest_out[6]),
        .I2(sample_count_reg[7]),
        .I3(dest_out[7]),
        .O(sample_count0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry_i_6
       (.I0(sample_count_reg[4]),
        .I1(dest_out[4]),
        .I2(sample_count_reg[5]),
        .I3(dest_out[5]),
        .O(sample_count0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry_i_7
       (.I0(sample_count_reg[2]),
        .I1(dest_out[2]),
        .I2(sample_count_reg[3]),
        .I3(dest_out[3]),
        .O(sample_count0_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sample_count0_carry_i_8
       (.I0(sample_count_reg[0]),
        .I1(dest_out[0]),
        .I2(sample_count_reg[1]),
        .I3(dest_out[1]),
        .O(sample_count0_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \sample_count[0]_i_1 
       (.I0(aud_mreset),
        .I1(O482),
        .O(\sample_count[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sample_count[0]_i_3 
       (.I0(sample_count_reg[0]),
        .O(\sample_count[0]_i_3_n_0 ));
  FDSE \sample_count_reg[0] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[0]_i_2_n_7 ),
        .Q(sample_count_reg[0]),
        .S(\sample_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sample_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sample_count_reg[0]_i_2_n_0 ,\sample_count_reg[0]_i_2_n_1 ,\sample_count_reg[0]_i_2_n_2 ,\sample_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\sample_count_reg[0]_i_2_n_4 ,\sample_count_reg[0]_i_2_n_5 ,\sample_count_reg[0]_i_2_n_6 ,\sample_count_reg[0]_i_2_n_7 }),
        .S({sample_count_reg[3:1],\sample_count[0]_i_3_n_0 }));
  FDRE \sample_count_reg[10] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[8]_i_1_n_5 ),
        .Q(sample_count_reg[10]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[11] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[8]_i_1_n_4 ),
        .Q(sample_count_reg[11]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[12] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[12]_i_1_n_7 ),
        .Q(sample_count_reg[12]),
        .R(\sample_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sample_count_reg[12]_i_1 
       (.CI(\sample_count_reg[8]_i_1_n_0 ),
        .CO({\NLW_sample_count_reg[12]_i_1_CO_UNCONNECTED [3],\sample_count_reg[12]_i_1_n_1 ,\sample_count_reg[12]_i_1_n_2 ,\sample_count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sample_count_reg[12]_i_1_n_4 ,\sample_count_reg[12]_i_1_n_5 ,\sample_count_reg[12]_i_1_n_6 ,\sample_count_reg[12]_i_1_n_7 }),
        .S(sample_count_reg[15:12]));
  FDRE \sample_count_reg[13] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[12]_i_1_n_6 ),
        .Q(sample_count_reg[13]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[14] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[12]_i_1_n_5 ),
        .Q(sample_count_reg[14]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[15] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[12]_i_1_n_4 ),
        .Q(sample_count_reg[15]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[1] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[0]_i_2_n_6 ),
        .Q(sample_count_reg[1]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[2] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[0]_i_2_n_5 ),
        .Q(sample_count_reg[2]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[3] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[0]_i_2_n_4 ),
        .Q(sample_count_reg[3]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[4] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[4]_i_1_n_7 ),
        .Q(sample_count_reg[4]),
        .R(\sample_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sample_count_reg[4]_i_1 
       (.CI(\sample_count_reg[0]_i_2_n_0 ),
        .CO({\sample_count_reg[4]_i_1_n_0 ,\sample_count_reg[4]_i_1_n_1 ,\sample_count_reg[4]_i_1_n_2 ,\sample_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sample_count_reg[4]_i_1_n_4 ,\sample_count_reg[4]_i_1_n_5 ,\sample_count_reg[4]_i_1_n_6 ,\sample_count_reg[4]_i_1_n_7 }),
        .S(sample_count_reg[7:4]));
  FDRE \sample_count_reg[5] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[4]_i_1_n_6 ),
        .Q(sample_count_reg[5]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[6] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[4]_i_1_n_5 ),
        .Q(sample_count_reg[6]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[7] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[4]_i_1_n_4 ),
        .Q(sample_count_reg[7]),
        .R(\sample_count[0]_i_1_n_0 ));
  FDRE \sample_count_reg[8] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[8]_i_1_n_7 ),
        .Q(sample_count_reg[8]),
        .R(\sample_count[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sample_count_reg[8]_i_1 
       (.CI(\sample_count_reg[4]_i_1_n_0 ),
        .CO({\sample_count_reg[8]_i_1_n_0 ,\sample_count_reg[8]_i_1_n_1 ,\sample_count_reg[8]_i_1_n_2 ,\sample_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sample_count_reg[8]_i_1_n_4 ,\sample_count_reg[8]_i_1_n_5 ,\sample_count_reg[8]_i_1_n_6 ,\sample_count_reg[8]_i_1_n_7 }),
        .S(sample_count_reg[11:8]));
  FDRE \sample_count_reg[9] 
       (.C(aud_mclk),
        .CE(1'b1),
        .D(\sample_count_reg[8]_i_1_n_6 ),
        .Q(sample_count_reg[9]),
        .R(\sample_count[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s_command_gen" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_command_gen
   (start_dma_r_reg_0,
    \bytes_reg[9]_0 ,
    \transfer_count_read_reg[24]_0 ,
    \bytes_transferred_reg[9]_0 ,
    Q,
    CO,
    \CAPTURE_MM2S.period_size_reg[15] ,
    \INTERLEAVED.start_command_reg_0 ,
    \INTERLEAVED.cmd_valid_reg_0 ,
    ioc_irq_pulse,
    \rReadAddr_reg[5] ,
    \INTERLEAVED.current_address_reg[63]_0 ,
    \INTERLEAVED.start_command_generation_reg_0 ,
    \periods_reg[7]_0 ,
    \INTERLEAVED.period_count_reg[7]_0 ,
    \INTERLEAVED.period_count_reg[0]_0 ,
    transfer_count_read2,
    bytes_transferred0,
    SR,
    start_dma,
    m_axis_mm2s_aclk,
    \bytes_reg[15]_0 ,
    \bytes_transferred_reg[3]_0 ,
    O,
    \bytes_reg[9]_1 ,
    \periods_reg[7]_1 ,
    \transfer_count_read_reg[5]_0 ,
    \transfer_count_read_reg[9]_0 ,
    \bytes_transferred_reg[15]_0 ,
    \bytes_transferred_reg[5]_0 ,
    \bytes_transferred_reg[9]_1 ,
    DI,
    \INTERLEAVED.byte_count_reg[6]_0 ,
    \INTERLEAVED.byte_count_reg[10]_0 ,
    \INTERLEAVED.byte_count_reg[10]_1 ,
    transfer_count_read1_carry__0_0,
    \periods_reg[0]_0 ,
    \bytes_transferred0_inferred__0/i__carry__0_0 ,
    \bytes_transferred_reg[15]_1 ,
    \INTERLEAVED.start_command_reg_1 ,
    \INTERLEAVED.cmd_valid_reg_1 ,
    period_interrupt_reg_0,
    \oAxi_RData[13]_i_2 ,
    \oAxi_RData[13]_i_2_0 ,
    \oAxi_RData[13]_i_2_1 ,
    \INTERLEAVED.current_address_reg[63]_1 ,
    reset_gen,
    \INTERLEAVED.current_address_reg[63]_2 ,
    \INTERLEAVED.current_address_reg[0]_0 ,
    \INTERLEAVED.byte_count_reg[15]_0 ,
    \INTERLEAVED.current_address_reg[5]_0 ,
    \INTERLEAVED.current_address_reg[9]_0 ,
    \bytes_reg[13]_0 ,
    S,
    transfer_count_read1_carry_i_2__0,
    \transfer_count_read_reg[13]_0 ,
    \bytes_transferred_reg[13]_0 ,
    i__carry_i_3__1,
    i__carry_i_2__1,
    prog_empty,
    \INTERLEAVED.byte_count_reg[0]_0 );
  output start_dma_r_reg_0;
  output [6:0]\bytes_reg[9]_0 ;
  output [20:0]\transfer_count_read_reg[24]_0 ;
  output [6:0]\bytes_transferred_reg[9]_0 ;
  output [6:0]Q;
  output [0:0]CO;
  output [0:0]\CAPTURE_MM2S.period_size_reg[15] ;
  output \INTERLEAVED.start_command_reg_0 ;
  output \INTERLEAVED.cmd_valid_reg_0 ;
  output ioc_irq_pulse;
  output \rReadAddr_reg[5] ;
  output [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  output \INTERLEAVED.start_command_generation_reg_0 ;
  output [7:0]\periods_reg[7]_0 ;
  output [6:0]\INTERLEAVED.period_count_reg[7]_0 ;
  output \INTERLEAVED.period_count_reg[0]_0 ;
  output [12:0]transfer_count_read2;
  output [12:0]bytes_transferred0;
  input [0:0]SR;
  input start_dma;
  input m_axis_mm2s_aclk;
  input \bytes_reg[15]_0 ;
  input \bytes_transferred_reg[3]_0 ;
  input [2:0]O;
  input [3:0]\bytes_reg[9]_1 ;
  input [0:0]\periods_reg[7]_1 ;
  input [2:0]\transfer_count_read_reg[5]_0 ;
  input [3:0]\transfer_count_read_reg[9]_0 ;
  input \bytes_transferred_reg[15]_0 ;
  input [2:0]\bytes_transferred_reg[5]_0 ;
  input [3:0]\bytes_transferred_reg[9]_1 ;
  input [2:0]DI;
  input [3:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_1 ;
  input [3:0]transfer_count_read1_carry__0_0;
  input [1:0]\periods_reg[0]_0 ;
  input [3:0]\bytes_transferred0_inferred__0/i__carry__0_0 ;
  input [1:0]\bytes_transferred_reg[15]_1 ;
  input \INTERLEAVED.start_command_reg_1 ;
  input \INTERLEAVED.cmd_valid_reg_1 ;
  input period_interrupt_reg_0;
  input [2:0]\oAxi_RData[13]_i_2 ;
  input \oAxi_RData[13]_i_2_0 ;
  input \oAxi_RData[13]_i_2_1 ;
  input \INTERLEAVED.current_address_reg[63]_1 ;
  input reset_gen;
  input [63:0]\INTERLEAVED.current_address_reg[63]_2 ;
  input \INTERLEAVED.current_address_reg[0]_0 ;
  input [15:0]\INTERLEAVED.byte_count_reg[15]_0 ;
  input [2:0]\INTERLEAVED.current_address_reg[5]_0 ;
  input [2:0]\INTERLEAVED.current_address_reg[9]_0 ;
  input [0:0]\bytes_reg[13]_0 ;
  input [2:0]S;
  input [2:0]transfer_count_read1_carry_i_2__0;
  input [0:0]\transfer_count_read_reg[13]_0 ;
  input [0:0]\bytes_transferred_reg[13]_0 ;
  input [2:0]i__carry_i_3__1;
  input [2:0]i__carry_i_2__1;
  input prog_empty;
  input [0:0]\INTERLEAVED.byte_count_reg[0]_0 ;

  wire [0:0]\CAPTURE_MM2S.period_size_reg[15] ;
  wire [0:0]CO;
  wire [2:0]DI;
  wire \INTERLEAVED.byte_count[15]_i_2__0_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_4__0_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_5__0_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_6__0_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_7_n_0 ;
  wire [0:0]\INTERLEAVED.byte_count_reg[0]_0 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_1 ;
  wire [15:0]\INTERLEAVED.byte_count_reg[15]_0 ;
  wire [3:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  wire \INTERLEAVED.cmd_valid_reg_0 ;
  wire \INTERLEAVED.cmd_valid_reg_1 ;
  wire \INTERLEAVED.current_address[0]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[10]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[11]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[12]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[13]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[14]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[15]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[16]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[17]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[18]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[19]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[1]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[20]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[21]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[22]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[23]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[24]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[25]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[26]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[27]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[28]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[29]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[2]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[30]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[31]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[32]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[33]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[34]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[35]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[36]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[37]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[38]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[39]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[3]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[40]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[41]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[42]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[43]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[44]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[45]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[46]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[47]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[48]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[49]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[4]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[50]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[51]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[52]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[53]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[54]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[55]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[56]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[57]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[58]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[59]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[5]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[60]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[61]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[62]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[63]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[63]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address[6]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[7]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[8]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address[9]_i_1__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[0]_0 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2__0_n_3 ;
  wire [2:0]\INTERLEAVED.current_address_reg[5]_0 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2__0_n_3 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2__0_n_3 ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  wire \INTERLEAVED.current_address_reg[63]_1 ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_2 ;
  wire \INTERLEAVED.current_address_reg[63]_i_3__0_n_3 ;
  wire [2:0]\INTERLEAVED.current_address_reg[9]_0 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2__0_n_0 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2__0_n_1 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2__0_n_2 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2__0_n_3 ;
  wire \INTERLEAVED.period_count[0]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[0]_i_2_n_0 ;
  wire \INTERLEAVED.period_count[1]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[2]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[3]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[4]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[5]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[6]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_2__0_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_3__0_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_5__0_n_0 ;
  wire \INTERLEAVED.period_count_reg[0]_0 ;
  wire [6:0]\INTERLEAVED.period_count_reg[7]_0 ;
  wire \INTERLEAVED.start_command_generation_i_1_n_0 ;
  wire \INTERLEAVED.start_command_generation_reg_0 ;
  wire \INTERLEAVED.start_command_reg_0 ;
  wire \INTERLEAVED.start_command_reg_1 ;
  wire [2:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [15:0]byte_count;
  wire [15:3]byte_count0;
  wire byte_count0_carry__0_i_4__0_n_0;
  wire byte_count0_carry__0_n_0;
  wire byte_count0_carry__0_n_1;
  wire byte_count0_carry__0_n_2;
  wire byte_count0_carry__0_n_3;
  wire byte_count0_carry__1_i_1__0_n_0;
  wire byte_count0_carry__1_i_2__0_n_0;
  wire byte_count0_carry__1_i_3__0_n_0;
  wire byte_count0_carry__1_i_4__0_n_0;
  wire byte_count0_carry__1_n_0;
  wire byte_count0_carry__1_n_1;
  wire byte_count0_carry__1_n_2;
  wire byte_count0_carry__1_n_3;
  wire byte_count0_carry__2_i_1__0_n_0;
  wire byte_count0_carry_n_0;
  wire byte_count0_carry_n_1;
  wire byte_count0_carry_n_2;
  wire byte_count0_carry_n_3;
  wire [15:10]bytes_reg;
  wire \bytes_reg[10]_i_1__0_n_0 ;
  wire \bytes_reg[10]_i_1__0_n_1 ;
  wire \bytes_reg[10]_i_1__0_n_2 ;
  wire \bytes_reg[10]_i_1__0_n_3 ;
  wire \bytes_reg[10]_i_1__0_n_4 ;
  wire \bytes_reg[10]_i_1__0_n_5 ;
  wire \bytes_reg[10]_i_1__0_n_6 ;
  wire \bytes_reg[10]_i_1__0_n_7 ;
  wire [0:0]\bytes_reg[13]_0 ;
  wire \bytes_reg[14]_i_1__0_n_3 ;
  wire \bytes_reg[14]_i_1__0_n_6 ;
  wire \bytes_reg[14]_i_1__0_n_7 ;
  wire \bytes_reg[15]_0 ;
  wire [6:0]\bytes_reg[9]_0 ;
  wire [3:0]\bytes_reg[9]_1 ;
  wire [12:0]bytes_transferred0;
  wire [3:0]\bytes_transferred0_inferred__0/i__carry__0_0 ;
  wire \bytes_transferred0_inferred__0/i__carry__0_n_3 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_0 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_1 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_2 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_3 ;
  wire [15:10]bytes_transferred_reg;
  wire \bytes_transferred_reg[10]_i_1__0_n_0 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_1 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_2 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_3 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_4 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_5 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_6 ;
  wire \bytes_transferred_reg[10]_i_1__0_n_7 ;
  wire [0:0]\bytes_transferred_reg[13]_0 ;
  wire \bytes_transferred_reg[14]_i_1__0_n_3 ;
  wire \bytes_transferred_reg[14]_i_1__0_n_6 ;
  wire \bytes_transferred_reg[14]_i_1__0_n_7 ;
  wire \bytes_transferred_reg[15]_0 ;
  wire [1:0]\bytes_transferred_reg[15]_1 ;
  wire \bytes_transferred_reg[3]_0 ;
  wire [2:0]\bytes_transferred_reg[5]_0 ;
  wire [6:0]\bytes_transferred_reg[9]_0 ;
  wire [3:0]\bytes_transferred_reg[9]_1 ;
  wire [13:13]dma_transfer_count;
  wire i__carry__0_i_3__0_n_3;
  wire [2:0]i__carry_i_2__1;
  wire [2:0]i__carry_i_3__1;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5__1_n_1;
  wire i__carry_i_5__1_n_2;
  wire i__carry_i_5__1_n_3;
  wire i__carry_i_6__1_n_0;
  wire i__carry_i_6__1_n_1;
  wire i__carry_i_6__1_n_2;
  wire i__carry_i_6__1_n_3;
  wire i__carry_i_7__1_n_0;
  wire i__carry_i_7__1_n_1;
  wire i__carry_i_7__1_n_2;
  wire i__carry_i_7__1_n_3;
  wire ioc_irq_pulse;
  wire m_axis_mm2s_aclk;
  wire [63:2]next_address0;
  wire [2:0]\oAxi_RData[13]_i_2 ;
  wire \oAxi_RData[13]_i_2_0 ;
  wire \oAxi_RData[13]_i_2_1 ;
  wire [7:0]p_0_in__0;
  wire [15:0]p_2_in;
  wire period_interrupt_reg_0;
  wire \periods[7]_i_2__0_n_0 ;
  wire \periods[7]_i_6__0_n_0 ;
  wire [1:0]\periods_reg[0]_0 ;
  wire [7:0]\periods_reg[7]_0 ;
  wire [0:0]\periods_reg[7]_1 ;
  wire prog_empty;
  wire \rReadAddr_reg[5] ;
  wire reset_gen;
  wire start_dma;
  wire start_dma_r_reg_0;
  wire [3:0]transfer_count_read1_carry__0_0;
  wire transfer_count_read1_carry__0_i_3__0_n_3;
  wire transfer_count_read1_carry__0_n_3;
  wire [2:0]transfer_count_read1_carry_i_2__0;
  wire transfer_count_read1_carry_i_5__0_n_0;
  wire transfer_count_read1_carry_i_5__0_n_1;
  wire transfer_count_read1_carry_i_5__0_n_2;
  wire transfer_count_read1_carry_i_5__0_n_3;
  wire transfer_count_read1_carry_i_6__0_n_0;
  wire transfer_count_read1_carry_i_6__0_n_1;
  wire transfer_count_read1_carry_i_6__0_n_2;
  wire transfer_count_read1_carry_i_6__0_n_3;
  wire transfer_count_read1_carry_i_7__0_n_0;
  wire transfer_count_read1_carry_i_7__0_n_1;
  wire transfer_count_read1_carry_i_7__0_n_2;
  wire transfer_count_read1_carry_i_7__0_n_3;
  wire transfer_count_read1_carry_n_0;
  wire transfer_count_read1_carry_n_1;
  wire transfer_count_read1_carry_n_2;
  wire transfer_count_read1_carry_n_3;
  wire [12:0]transfer_count_read2;
  wire \transfer_count_read_reg[10]_i_1__0_n_0 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_1 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_3 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_4 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_5 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_6 ;
  wire \transfer_count_read_reg[10]_i_1__0_n_7 ;
  wire [0:0]\transfer_count_read_reg[13]_0 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_0 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_1 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_3 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_4 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_5 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_6 ;
  wire \transfer_count_read_reg[14]_i_1__0_n_7 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_0 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_1 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_3 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_4 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_5 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_6 ;
  wire \transfer_count_read_reg[18]_i_1__0_n_7 ;
  wire \transfer_count_read_reg[22]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[22]_i_1__0_n_3 ;
  wire \transfer_count_read_reg[22]_i_1__0_n_5 ;
  wire \transfer_count_read_reg[22]_i_1__0_n_6 ;
  wire \transfer_count_read_reg[22]_i_1__0_n_7 ;
  wire [20:0]\transfer_count_read_reg[24]_0 ;
  wire [2:0]\transfer_count_read_reg[5]_0 ;
  wire [3:0]\transfer_count_read_reg[9]_0 ;
  wire [3:1]\NLW_INTERLEAVED.current_address_reg[63]_i_3__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_INTERLEAVED.current_address_reg[63]_i_3__0_O_UNCONNECTED ;
  wire [3:0]NLW_byte_count0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_byte_count0_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_bytes_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_bytes_reg[14]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_bytes_transferred_reg[14]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_bytes_transferred_reg[14]_i_1__0_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__0_i_3__0_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__0_i_3__0_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_7__1_O_UNCONNECTED;
  wire [3:0]NLW_transfer_count_read1_carry_O_UNCONNECTED;
  wire [3:2]NLW_transfer_count_read1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_transfer_count_read1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_transfer_count_read1_carry__0_i_3__0_CO_UNCONNECTED;
  wire [3:2]NLW_transfer_count_read1_carry__0_i_3__0_O_UNCONNECTED;
  wire [0:0]NLW_transfer_count_read1_carry_i_7__0_O_UNCONNECTED;
  wire [3:2]\NLW_transfer_count_read_reg[22]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_transfer_count_read_reg[22]_i_1__0_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[0]_i_1__0 
       (.I0(byte_count[0]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[10]_i_1__0 
       (.I0(byte_count0[10]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [10]),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[11]_i_1__0 
       (.I0(byte_count0[11]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [11]),
        .O(p_2_in[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[12]_i_1__0 
       (.I0(byte_count0[12]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [12]),
        .O(p_2_in[12]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[13]_i_1__0 
       (.I0(byte_count0[13]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [13]),
        .O(p_2_in[13]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[14]_i_1__0 
       (.I0(byte_count0[14]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [14]),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \INTERLEAVED.byte_count[15]_i_2__0 
       (.I0(start_dma_r_reg_0),
        .I1(\INTERLEAVED.start_command_generation_reg_0 ),
        .I2(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I3(\INTERLEAVED.current_address_reg[0]_0 ),
        .I4(\INTERLEAVED.cmd_valid_reg_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[15]_i_3__0 
       (.I0(byte_count0[15]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [15]),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \INTERLEAVED.byte_count[15]_i_4__0 
       (.I0(\INTERLEAVED.byte_count[15]_i_5__0_n_0 ),
        .I1(byte_count[1]),
        .I2(byte_count[0]),
        .I3(Q[0]),
        .I4(byte_count[2]),
        .I5(\INTERLEAVED.byte_count[15]_i_6__0_n_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \INTERLEAVED.byte_count[15]_i_5__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(\INTERLEAVED.byte_count[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \INTERLEAVED.byte_count[15]_i_6__0 
       (.I0(byte_count[12]),
        .I1(byte_count[13]),
        .I2(byte_count[14]),
        .I3(byte_count[15]),
        .I4(\INTERLEAVED.byte_count[15]_i_7_n_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \INTERLEAVED.byte_count[15]_i_7 
       (.I0(byte_count[11]),
        .I1(byte_count[10]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\INTERLEAVED.byte_count[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[1]_i_1__0 
       (.I0(byte_count[1]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [1]),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[2]_i_1__0 
       (.I0(byte_count[2]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [2]),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[3]_i_1__0 
       (.I0(byte_count0[3]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [3]),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[4]_i_1__0 
       (.I0(byte_count0[4]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [4]),
        .O(p_2_in[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[5]_i_1__0 
       (.I0(byte_count0[5]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [5]),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[6]_i_1__0 
       (.I0(byte_count0[6]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [6]),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[7]_i_1__0 
       (.I0(byte_count0[7]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [7]),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[8]_i_1__0 
       (.I0(byte_count0[8]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [8]),
        .O(p_2_in[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \INTERLEAVED.byte_count[9]_i_1__0 
       (.I0(byte_count0[9]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 [9]),
        .O(p_2_in[9]));
  FDRE \INTERLEAVED.byte_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[0]),
        .Q(byte_count[0]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[10]),
        .Q(byte_count[10]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[11]),
        .Q(byte_count[11]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[12]),
        .Q(byte_count[12]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[13]),
        .Q(byte_count[13]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[14]),
        .Q(byte_count[14]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[15]),
        .Q(byte_count[15]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[1]),
        .Q(byte_count[1]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[2]),
        .Q(byte_count[2]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[0]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[1]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[2]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[3]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[4]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[5]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_2__0_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[6]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.cmd_valid_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.cmd_valid_reg_1 ),
        .Q(\INTERLEAVED.cmd_valid_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[0]_i_1__0 
       (.I0(\INTERLEAVED.current_address_reg[63]_0 [0]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [0]),
        .O(\INTERLEAVED.current_address[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[10]_i_1__0 
       (.I0(next_address0[10]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [10]),
        .O(\INTERLEAVED.current_address[10]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[11]_i_1__0 
       (.I0(next_address0[11]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [11]),
        .O(\INTERLEAVED.current_address[11]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[12]_i_1__0 
       (.I0(next_address0[12]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [12]),
        .O(\INTERLEAVED.current_address[12]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[13]_i_1__0 
       (.I0(next_address0[13]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [13]),
        .O(\INTERLEAVED.current_address[13]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[14]_i_1__0 
       (.I0(next_address0[14]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [14]),
        .O(\INTERLEAVED.current_address[14]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[15]_i_1__0 
       (.I0(next_address0[15]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [15]),
        .O(\INTERLEAVED.current_address[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[16]_i_1__0 
       (.I0(next_address0[16]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [16]),
        .O(\INTERLEAVED.current_address[16]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[17]_i_1__0 
       (.I0(next_address0[17]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [17]),
        .O(\INTERLEAVED.current_address[17]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[18]_i_1__0 
       (.I0(next_address0[18]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [18]),
        .O(\INTERLEAVED.current_address[18]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[19]_i_1__0 
       (.I0(next_address0[19]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [19]),
        .O(\INTERLEAVED.current_address[19]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[1]_i_1__0 
       (.I0(\INTERLEAVED.current_address_reg[63]_0 [1]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [1]),
        .O(\INTERLEAVED.current_address[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[20]_i_1__0 
       (.I0(next_address0[20]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [20]),
        .O(\INTERLEAVED.current_address[20]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[21]_i_1__0 
       (.I0(next_address0[21]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [21]),
        .O(\INTERLEAVED.current_address[21]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[22]_i_1__0 
       (.I0(next_address0[22]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [22]),
        .O(\INTERLEAVED.current_address[22]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[23]_i_1__0 
       (.I0(next_address0[23]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [23]),
        .O(\INTERLEAVED.current_address[23]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[24]_i_1__0 
       (.I0(next_address0[24]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [24]),
        .O(\INTERLEAVED.current_address[24]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[25]_i_1__0 
       (.I0(next_address0[25]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [25]),
        .O(\INTERLEAVED.current_address[25]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[26]_i_1__0 
       (.I0(next_address0[26]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [26]),
        .O(\INTERLEAVED.current_address[26]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[27]_i_1__0 
       (.I0(next_address0[27]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [27]),
        .O(\INTERLEAVED.current_address[27]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[28]_i_1__0 
       (.I0(next_address0[28]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [28]),
        .O(\INTERLEAVED.current_address[28]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[29]_i_1__0 
       (.I0(next_address0[29]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [29]),
        .O(\INTERLEAVED.current_address[29]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[2]_i_1__0 
       (.I0(next_address0[2]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [2]),
        .O(\INTERLEAVED.current_address[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[30]_i_1__0 
       (.I0(next_address0[30]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [30]),
        .O(\INTERLEAVED.current_address[30]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[31]_i_1__0 
       (.I0(next_address0[31]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [31]),
        .O(\INTERLEAVED.current_address[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[32]_i_1__0 
       (.I0(next_address0[32]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [32]),
        .O(\INTERLEAVED.current_address[32]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[33]_i_1__0 
       (.I0(next_address0[33]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [33]),
        .O(\INTERLEAVED.current_address[33]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[34]_i_1__0 
       (.I0(next_address0[34]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [34]),
        .O(\INTERLEAVED.current_address[34]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[35]_i_1__0 
       (.I0(next_address0[35]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [35]),
        .O(\INTERLEAVED.current_address[35]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[36]_i_1__0 
       (.I0(next_address0[36]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [36]),
        .O(\INTERLEAVED.current_address[36]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[37]_i_1__0 
       (.I0(next_address0[37]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [37]),
        .O(\INTERLEAVED.current_address[37]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[38]_i_1__0 
       (.I0(next_address0[38]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [38]),
        .O(\INTERLEAVED.current_address[38]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[39]_i_1__0 
       (.I0(next_address0[39]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [39]),
        .O(\INTERLEAVED.current_address[39]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[3]_i_1__0 
       (.I0(next_address0[3]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [3]),
        .O(\INTERLEAVED.current_address[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[40]_i_1__0 
       (.I0(next_address0[40]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [40]),
        .O(\INTERLEAVED.current_address[40]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[41]_i_1__0 
       (.I0(next_address0[41]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [41]),
        .O(\INTERLEAVED.current_address[41]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[42]_i_1__0 
       (.I0(next_address0[42]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [42]),
        .O(\INTERLEAVED.current_address[42]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[43]_i_1__0 
       (.I0(next_address0[43]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [43]),
        .O(\INTERLEAVED.current_address[43]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[44]_i_1__0 
       (.I0(next_address0[44]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [44]),
        .O(\INTERLEAVED.current_address[44]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[45]_i_1__0 
       (.I0(next_address0[45]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [45]),
        .O(\INTERLEAVED.current_address[45]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[46]_i_1__0 
       (.I0(next_address0[46]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [46]),
        .O(\INTERLEAVED.current_address[46]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[47]_i_1__0 
       (.I0(next_address0[47]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [47]),
        .O(\INTERLEAVED.current_address[47]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[48]_i_1__0 
       (.I0(next_address0[48]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [48]),
        .O(\INTERLEAVED.current_address[48]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[49]_i_1__0 
       (.I0(next_address0[49]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [49]),
        .O(\INTERLEAVED.current_address[49]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[4]_i_1__0 
       (.I0(next_address0[4]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [4]),
        .O(\INTERLEAVED.current_address[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[50]_i_1__0 
       (.I0(next_address0[50]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [50]),
        .O(\INTERLEAVED.current_address[50]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[51]_i_1__0 
       (.I0(next_address0[51]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [51]),
        .O(\INTERLEAVED.current_address[51]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[52]_i_1__0 
       (.I0(next_address0[52]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [52]),
        .O(\INTERLEAVED.current_address[52]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[53]_i_1__0 
       (.I0(next_address0[53]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [53]),
        .O(\INTERLEAVED.current_address[53]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[54]_i_1__0 
       (.I0(next_address0[54]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [54]),
        .O(\INTERLEAVED.current_address[54]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[55]_i_1__0 
       (.I0(next_address0[55]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [55]),
        .O(\INTERLEAVED.current_address[55]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[56]_i_1__0 
       (.I0(next_address0[56]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [56]),
        .O(\INTERLEAVED.current_address[56]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[57]_i_1__0 
       (.I0(next_address0[57]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [57]),
        .O(\INTERLEAVED.current_address[57]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[58]_i_1__0 
       (.I0(next_address0[58]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [58]),
        .O(\INTERLEAVED.current_address[58]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[59]_i_1__0 
       (.I0(next_address0[59]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [59]),
        .O(\INTERLEAVED.current_address[59]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[5]_i_1__0 
       (.I0(next_address0[5]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [5]),
        .O(\INTERLEAVED.current_address[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[60]_i_1__0 
       (.I0(next_address0[60]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [60]),
        .O(\INTERLEAVED.current_address[60]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[61]_i_1__0 
       (.I0(next_address0[61]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [61]),
        .O(\INTERLEAVED.current_address[61]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[62]_i_1__0 
       (.I0(next_address0[62]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [62]),
        .O(\INTERLEAVED.current_address[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \INTERLEAVED.current_address[63]_i_1__0 
       (.I0(\INTERLEAVED.start_command_generation_reg_0 ),
        .I1(\INTERLEAVED.current_address_reg[0]_0 ),
        .I2(\INTERLEAVED.cmd_valid_reg_0 ),
        .I3(start_dma_r_reg_0),
        .O(\INTERLEAVED.current_address[63]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[63]_i_2__0 
       (.I0(next_address0[63]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [63]),
        .O(\INTERLEAVED.current_address[63]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[6]_i_1__0 
       (.I0(next_address0[6]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [6]),
        .O(\INTERLEAVED.current_address[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[7]_i_1__0 
       (.I0(next_address0[7]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [7]),
        .O(\INTERLEAVED.current_address[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[8]_i_1__0 
       (.I0(next_address0[8]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [8]),
        .O(\INTERLEAVED.current_address[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \INTERLEAVED.current_address[9]_i_1__0 
       (.I0(next_address0[9]),
        .I1(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [9]),
        .O(\INTERLEAVED.current_address[9]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.current_address_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[0]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [0]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[10]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [10]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[11]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [11]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[12]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [12]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[13]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [13]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[13]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[9]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[13]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[13]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[13]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[13]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[13:10]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [13:10]));
  FDRE \INTERLEAVED.current_address_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[14]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [14]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[15]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [15]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[16]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [16]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[17]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [17]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[17]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[13]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[17]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[17]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[17]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[17]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[17:14]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [17:14]));
  FDRE \INTERLEAVED.current_address_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[18]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [18]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[19]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [19]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[1]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [1]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[20]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [20]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[21]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [21]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[21]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[17]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[21]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[21]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[21]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[21]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[21:18]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [21:18]));
  FDRE \INTERLEAVED.current_address_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[22]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [22]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[23]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [23]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[24]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [24]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[25]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [25]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[25]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[21]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[25]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[25]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[25]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[25]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[25:22]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [25:22]));
  FDRE \INTERLEAVED.current_address_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[26]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [26]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[27]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [27]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[28]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [28]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[29]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [29]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[29]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[25]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[29]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[29]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[29]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[29]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[29:26]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [29:26]));
  FDRE \INTERLEAVED.current_address_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[2]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [2]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[30]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [30]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[31]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [31]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[32]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [32]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[33]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [33]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[33]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[29]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[33]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[33]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[33]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[33]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[33:30]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [33:30]));
  FDRE \INTERLEAVED.current_address_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[34]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [34]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[35]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [35]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[36]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [36]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[37]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [37]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[37]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[33]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[37]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[37]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[37]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[37]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[37:34]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [37:34]));
  FDRE \INTERLEAVED.current_address_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[38]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [38]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[39]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [39]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[3]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [3]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[40]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [40]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[41]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [41]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[41]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[37]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[41]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[41]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[41]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[41]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[41:38]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [41:38]));
  FDRE \INTERLEAVED.current_address_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[42]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [42]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[43]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [43]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[44]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [44]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[45]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [45]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[45]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[41]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[45]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[45]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[45]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[45]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[45:42]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [45:42]));
  FDRE \INTERLEAVED.current_address_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[46]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [46]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[47]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [47]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[48]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [48]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[49]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [49]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[49]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[45]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[49]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[49]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[49]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[49]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[49:46]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [49:46]));
  FDRE \INTERLEAVED.current_address_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[4]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [4]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[50]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [50]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[51]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [51]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[52]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [52]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[53]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [53]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[53]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[49]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[53]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[53]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[53]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[53]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[53:50]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [53:50]));
  FDRE \INTERLEAVED.current_address_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[54]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [54]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[55]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [55]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[56]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [56]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[57]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [57]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[57]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[53]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[57]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[57]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[57]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[57]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[57:54]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [57:54]));
  FDRE \INTERLEAVED.current_address_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[58]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [58]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[59]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [59]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[5]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [5]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[5]_i_2__0 
       (.CI(1'b0),
        .CO({\INTERLEAVED.current_address_reg[5]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[5]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[5]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[5]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\INTERLEAVED.current_address_reg[63]_0 [5:3],1'b0}),
        .O(next_address0[5:2]),
        .S({\INTERLEAVED.current_address_reg[5]_0 ,\INTERLEAVED.current_address_reg[63]_0 [2]}));
  FDRE \INTERLEAVED.current_address_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[60]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [60]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[61]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [61]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[61]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[57]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[61]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[61]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[61]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[61]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[61:58]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [61:58]));
  FDRE \INTERLEAVED.current_address_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[62]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [62]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[63]_i_2__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [63]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[63]_i_3__0 
       (.CI(\INTERLEAVED.current_address_reg[61]_i_2__0_n_0 ),
        .CO({\NLW_INTERLEAVED.current_address_reg[63]_i_3__0_CO_UNCONNECTED [3:1],\INTERLEAVED.current_address_reg[63]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_INTERLEAVED.current_address_reg[63]_i_3__0_O_UNCONNECTED [3:2],next_address0[63:62]}),
        .S({1'b0,1'b0,\INTERLEAVED.current_address_reg[63]_0 [63:62]}));
  FDRE \INTERLEAVED.current_address_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[6]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [6]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[7]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [7]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[8]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [8]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .D(\INTERLEAVED.current_address[9]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [9]),
        .R(\INTERLEAVED.byte_count_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[9]_i_2__0 
       (.CI(\INTERLEAVED.current_address_reg[5]_i_2__0_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[9]_i_2__0_n_0 ,\INTERLEAVED.current_address_reg[9]_i_2__0_n_1 ,\INTERLEAVED.current_address_reg[9]_i_2__0_n_2 ,\INTERLEAVED.current_address_reg[9]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\INTERLEAVED.current_address_reg[63]_0 [8:6]}),
        .O(next_address0[9:6]),
        .S({\INTERLEAVED.current_address_reg[63]_0 [9],\INTERLEAVED.current_address_reg[9]_0 }));
  LUT6 #(
    .INIT(64'h000000006FEFAFAF)) 
    \INTERLEAVED.period_count[0]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[0]_0 ),
        .I1(\INTERLEAVED.period_count[0]_i_2_n_0 ),
        .I2(start_dma_r_reg_0),
        .I3(\INTERLEAVED.current_address_reg[63]_1 ),
        .I4(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I5(\INTERLEAVED.byte_count_reg[0]_0 ),
        .O(\INTERLEAVED.period_count[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \INTERLEAVED.period_count[0]_i_2 
       (.I0(\INTERLEAVED.cmd_valid_reg_0 ),
        .I1(\INTERLEAVED.current_address_reg[0]_0 ),
        .I2(\INTERLEAVED.start_command_generation_reg_0 ),
        .O(\INTERLEAVED.period_count[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.period_count[1]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[0]_0 ),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .O(\INTERLEAVED.period_count[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.period_count[2]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .O(\INTERLEAVED.period_count[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INTERLEAVED.period_count[3]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I1(\INTERLEAVED.period_count_reg[0]_0 ),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .O(\INTERLEAVED.period_count[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \INTERLEAVED.period_count[4]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I3(\INTERLEAVED.period_count_reg[0]_0 ),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .O(\INTERLEAVED.period_count[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \INTERLEAVED.period_count[5]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I5(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .O(\INTERLEAVED.period_count[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.period_count[6]_i_1__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .I1(\INTERLEAVED.period_count[7]_i_5__0_n_0 ),
        .O(\INTERLEAVED.period_count[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F00FFFFFFFFFFFF)) 
    \INTERLEAVED.period_count[7]_i_1 
       (.I0(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .I1(\INTERLEAVED.current_address_reg[63]_1 ),
        .I2(start_dma_r_reg_0),
        .I3(\INTERLEAVED.current_address[63]_i_1__0_n_0 ),
        .I4(reset_gen),
        .I5(start_dma),
        .O(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \INTERLEAVED.period_count[7]_i_2__0 
       (.I0(\INTERLEAVED.start_command_generation_reg_0 ),
        .I1(\INTERLEAVED.current_address_reg[0]_0 ),
        .I2(\INTERLEAVED.cmd_valid_reg_0 ),
        .I3(\INTERLEAVED.byte_count[15]_i_4__0_n_0 ),
        .O(\INTERLEAVED.period_count[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.period_count[7]_i_3__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [6]),
        .I1(\INTERLEAVED.period_count[7]_i_5__0_n_0 ),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .O(\INTERLEAVED.period_count[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \INTERLEAVED.period_count[7]_i_5__0 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I5(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .O(\INTERLEAVED.period_count[7]_i_5__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.period_count[0]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[0]_0 ),
        .R(1'b0));
  FDRE \INTERLEAVED.period_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[1]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[2]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[3]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[4]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[5]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[6]_i_1__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2__0_n_0 ),
        .D(\INTERLEAVED.period_count[7]_i_3__0_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [6]),
        .R(\INTERLEAVED.period_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \INTERLEAVED.start_command_generation_i_1 
       (.I0(\INTERLEAVED.start_command_reg_0 ),
        .I1(prog_empty),
        .I2(start_dma_r_reg_0),
        .I3(start_dma),
        .O(\INTERLEAVED.start_command_generation_i_1_n_0 ));
  FDRE \INTERLEAVED.start_command_generation_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.start_command_generation_i_1_n_0 ),
        .Q(\INTERLEAVED.start_command_generation_reg_0 ),
        .R(SR));
  FDRE \INTERLEAVED.start_command_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.start_command_reg_1 ),
        .Q(\INTERLEAVED.start_command_reg_0 ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry
       (.CI(1'b0),
        .CO({byte_count0_carry_n_0,byte_count0_carry_n_1,byte_count0_carry_n_2,byte_count0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({DI,1'b0}),
        .O(byte_count0[6:3]),
        .S(\INTERLEAVED.byte_count_reg[6]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__0
       (.CI(byte_count0_carry_n_0),
        .CO({byte_count0_carry__0_n_0,byte_count0_carry__0_n_1,byte_count0_carry__0_n_2,byte_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[6],\INTERLEAVED.byte_count_reg[10]_0 }),
        .O(byte_count0[10:7]),
        .S({byte_count0_carry__0_i_4__0_n_0,\INTERLEAVED.byte_count_reg[10]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__0_i_4__0
       (.I0(Q[6]),
        .I1(byte_count[10]),
        .O(byte_count0_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__1
       (.CI(byte_count0_carry__0_n_0),
        .CO({byte_count0_carry__1_n_0,byte_count0_carry__1_n_1,byte_count0_carry__1_n_2,byte_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(byte_count[13:10]),
        .O(byte_count0[14:11]),
        .S({byte_count0_carry__1_i_1__0_n_0,byte_count0_carry__1_i_2__0_n_0,byte_count0_carry__1_i_3__0_n_0,byte_count0_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_1__0
       (.I0(byte_count[13]),
        .I1(byte_count[14]),
        .O(byte_count0_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_2__0
       (.I0(byte_count[12]),
        .I1(byte_count[13]),
        .O(byte_count0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_3__0
       (.I0(byte_count[11]),
        .I1(byte_count[12]),
        .O(byte_count0_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_4__0
       (.I0(byte_count[10]),
        .I1(byte_count[11]),
        .O(byte_count0_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__2
       (.CI(byte_count0_carry__1_n_0),
        .CO(NLW_byte_count0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_byte_count0_carry__2_O_UNCONNECTED[3:1],byte_count0[15]}),
        .S({1'b0,1'b0,1'b0,byte_count0_carry__2_i_1__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__2_i_1__0
       (.I0(byte_count[14]),
        .I1(byte_count[15]),
        .O(byte_count0_carry__2_i_1__0_n_0));
  FDRE \bytes_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[10]_i_1__0_n_7 ),
        .Q(bytes_reg[10]),
        .R(\bytes_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[10]_i_1__0 
       (.CI(\bytes_reg[13]_0 ),
        .CO({\bytes_reg[10]_i_1__0_n_0 ,\bytes_reg[10]_i_1__0_n_1 ,\bytes_reg[10]_i_1__0_n_2 ,\bytes_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bytes_reg[10]_i_1__0_n_4 ,\bytes_reg[10]_i_1__0_n_5 ,\bytes_reg[10]_i_1__0_n_6 ,\bytes_reg[10]_i_1__0_n_7 }),
        .S(bytes_reg[13:10]));
  FDRE \bytes_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[10]_i_1__0_n_6 ),
        .Q(bytes_reg[11]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[10]_i_1__0_n_5 ),
        .Q(bytes_reg[12]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[10]_i_1__0_n_4 ),
        .Q(bytes_reg[13]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[14]_i_1__0_n_7 ),
        .Q(bytes_reg[14]),
        .R(\bytes_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[14]_i_1__0 
       (.CI(\bytes_reg[10]_i_1__0_n_0 ),
        .CO({\NLW_bytes_reg[14]_i_1__0_CO_UNCONNECTED [3:1],\bytes_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bytes_reg[14]_i_1__0_O_UNCONNECTED [3:2],\bytes_reg[14]_i_1__0_n_6 ,\bytes_reg[14]_i_1__0_n_7 }),
        .S({1'b0,1'b0,bytes_reg[15:14]}));
  FDRE \bytes_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[14]_i_1__0_n_6 ),
        .Q(bytes_reg[15]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(O[0]),
        .Q(\bytes_reg[9]_0 [0]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(O[1]),
        .Q(\bytes_reg[9]_0 [1]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(O[2]),
        .Q(\bytes_reg[9]_0 [2]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[9]_1 [0]),
        .Q(\bytes_reg[9]_0 [3]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[9]_1 [1]),
        .Q(\bytes_reg[9]_0 [4]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[9]_1 [2]),
        .Q(\bytes_reg[9]_0 [5]),
        .R(\bytes_reg[15]_0 ));
  FDRE \bytes_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_reg[9]_1 [3]),
        .Q(\bytes_reg[9]_0 [6]),
        .R(\bytes_reg[15]_0 ));
  CARRY4 \bytes_transferred0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bytes_transferred0_inferred__0/i__carry_n_0 ,\bytes_transferred0_inferred__0/i__carry_n_1 ,\bytes_transferred0_inferred__0/i__carry_n_2 ,\bytes_transferred0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\bytes_transferred0_inferred__0/i__carry__0_0 ));
  CARRY4 \bytes_transferred0_inferred__0/i__carry__0 
       (.CI(\bytes_transferred0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\CAPTURE_MM2S.period_size_reg[15] ,\bytes_transferred0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bytes_transferred_reg[15]_1 }));
  FDRE \bytes_transferred_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[10]_i_1__0_n_7 ),
        .Q(bytes_transferred_reg[10]),
        .R(\bytes_transferred_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[10]_i_1__0 
       (.CI(\bytes_transferred_reg[13]_0 ),
        .CO({\bytes_transferred_reg[10]_i_1__0_n_0 ,\bytes_transferred_reg[10]_i_1__0_n_1 ,\bytes_transferred_reg[10]_i_1__0_n_2 ,\bytes_transferred_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bytes_transferred_reg[10]_i_1__0_n_4 ,\bytes_transferred_reg[10]_i_1__0_n_5 ,\bytes_transferred_reg[10]_i_1__0_n_6 ,\bytes_transferred_reg[10]_i_1__0_n_7 }),
        .S(bytes_transferred_reg[13:10]));
  FDRE \bytes_transferred_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[10]_i_1__0_n_6 ),
        .Q(bytes_transferred_reg[11]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[10]_i_1__0_n_5 ),
        .Q(bytes_transferred_reg[12]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[10]_i_1__0_n_4 ),
        .Q(bytes_transferred_reg[13]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[14]_i_1__0_n_7 ),
        .Q(bytes_transferred_reg[14]),
        .R(\bytes_transferred_reg[15]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[14]_i_1__0 
       (.CI(\bytes_transferred_reg[10]_i_1__0_n_0 ),
        .CO({\NLW_bytes_transferred_reg[14]_i_1__0_CO_UNCONNECTED [3:1],\bytes_transferred_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bytes_transferred_reg[14]_i_1__0_O_UNCONNECTED [3:2],\bytes_transferred_reg[14]_i_1__0_n_6 ,\bytes_transferred_reg[14]_i_1__0_n_7 }),
        .S({1'b0,1'b0,bytes_transferred_reg[15:14]}));
  FDRE \bytes_transferred_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[14]_i_1__0_n_6 ),
        .Q(bytes_transferred_reg[15]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[5]_0 [0]),
        .Q(\bytes_transferred_reg[9]_0 [0]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[5]_0 [1]),
        .Q(\bytes_transferred_reg[9]_0 [1]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[5]_0 [2]),
        .Q(\bytes_transferred_reg[9]_0 [2]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[9]_1 [0]),
        .Q(\bytes_transferred_reg[9]_0 [3]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[9]_1 [1]),
        .Q(\bytes_transferred_reg[9]_0 [4]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[9]_1 [2]),
        .Q(\bytes_transferred_reg[9]_0 [5]),
        .R(\bytes_transferred_reg[15]_0 ));
  FDRE \bytes_transferred_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\bytes_transferred_reg[9]_1 [3]),
        .Q(\bytes_transferred_reg[9]_0 [6]),
        .R(\bytes_transferred_reg[15]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_3__0
       (.CI(i__carry_i_5__1_n_0),
        .CO({NLW_i__carry__0_i_3__0_CO_UNCONNECTED[3:1],i__carry__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__0_i_3__0_O_UNCONNECTED[3:2],bytes_transferred0[12:11]}),
        .S({1'b0,1'b0,bytes_transferred_reg[15:14]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_5__1
       (.CI(i__carry_i_6__1_n_0),
        .CO({i__carry_i_5__1_n_0,i__carry_i_5__1_n_1,i__carry_i_5__1_n_2,i__carry_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bytes_transferred0[10:7]),
        .S(bytes_transferred_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_6__1
       (.CI(i__carry_i_7__1_n_0),
        .CO({i__carry_i_6__1_n_0,i__carry_i_6__1_n_1,i__carry_i_6__1_n_2,i__carry_i_6__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_transferred_reg[9]_0 [5:3]}),
        .O(bytes_transferred0[6:3]),
        .S({\bytes_transferred_reg[9]_0 [6],i__carry_i_2__1}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_7__1
       (.CI(1'b0),
        .CO({i__carry_i_7__1_n_0,i__carry_i_7__1_n_1,i__carry_i_7__1_n_2,i__carry_i_7__1_n_3}),
        .CYINIT(1'b0),
        .DI({\bytes_transferred_reg[9]_0 [2:0],1'b0}),
        .O({bytes_transferred0[2:0],NLW_i__carry_i_7__1_O_UNCONNECTED[0]}),
        .S({i__carry_i_3__1,1'b0}));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555D55)) 
    \oAxi_RData[13]_i_5 
       (.I0(\oAxi_RData[13]_i_2 [2]),
        .I1(dma_transfer_count),
        .I2(\oAxi_RData[13]_i_2_0 ),
        .I3(\oAxi_RData[13]_i_2 [0]),
        .I4(\oAxi_RData[13]_i_2 [1]),
        .I5(\oAxi_RData[13]_i_2_1 ),
        .O(\rReadAddr_reg[5] ));
  FDRE period_interrupt_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(period_interrupt_reg_0),
        .Q(ioc_irq_pulse),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \periods[0]_i_1__0 
       (.I0(\periods_reg[7]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \periods[1]_i_1__0 
       (.I0(\periods_reg[7]_0 [0]),
        .I1(\periods_reg[7]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \periods[2]_i_1__0 
       (.I0(\periods_reg[7]_0 [2]),
        .I1(\periods_reg[7]_0 [1]),
        .I2(\periods_reg[7]_0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \periods[3]_i_1__0 
       (.I0(\periods_reg[7]_0 [3]),
        .I1(\periods_reg[7]_0 [0]),
        .I2(\periods_reg[7]_0 [1]),
        .I3(\periods_reg[7]_0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \periods[4]_i_1__0 
       (.I0(\periods_reg[7]_0 [4]),
        .I1(\periods_reg[7]_0 [2]),
        .I2(\periods_reg[7]_0 [1]),
        .I3(\periods_reg[7]_0 [0]),
        .I4(\periods_reg[7]_0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \periods[5]_i_1__0 
       (.I0(\periods_reg[7]_0 [5]),
        .I1(\periods_reg[7]_0 [3]),
        .I2(\periods_reg[7]_0 [0]),
        .I3(\periods_reg[7]_0 [1]),
        .I4(\periods_reg[7]_0 [2]),
        .I5(\periods_reg[7]_0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \periods[6]_i_1__0 
       (.I0(\periods_reg[7]_0 [6]),
        .I1(\periods[7]_i_6__0_n_0 ),
        .O(p_0_in__0[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \periods[7]_i_2__0 
       (.I0(CO),
        .I1(\bytes_transferred_reg[3]_0 ),
        .O(\periods[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \periods[7]_i_3__0 
       (.I0(\periods_reg[7]_0 [7]),
        .I1(\periods[7]_i_6__0_n_0 ),
        .I2(\periods_reg[7]_0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \periods[7]_i_6__0 
       (.I0(\periods_reg[7]_0 [5]),
        .I1(\periods_reg[7]_0 [3]),
        .I2(\periods_reg[7]_0 [0]),
        .I3(\periods_reg[7]_0 [1]),
        .I4(\periods_reg[7]_0 [2]),
        .I5(\periods_reg[7]_0 [4]),
        .O(\periods[7]_i_6__0_n_0 ));
  FDRE \periods_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[0]),
        .Q(\periods_reg[7]_0 [0]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[1]),
        .Q(\periods_reg[7]_0 [1]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[2]),
        .Q(\periods_reg[7]_0 [2]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[3]),
        .Q(\periods_reg[7]_0 [3]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[4]),
        .Q(\periods_reg[7]_0 [4]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[5]),
        .Q(\periods_reg[7]_0 [5]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[6]),
        .Q(\periods_reg[7]_0 [6]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\periods[7]_i_2__0_n_0 ),
        .D(p_0_in__0[7]),
        .Q(\periods_reg[7]_0 [7]),
        .R(\periods_reg[7]_1 ));
  FDRE start_dma_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(start_dma),
        .Q(start_dma_r_reg_0),
        .R(SR));
  CARRY4 transfer_count_read1_carry
       (.CI(1'b0),
        .CO({transfer_count_read1_carry_n_0,transfer_count_read1_carry_n_1,transfer_count_read1_carry_n_2,transfer_count_read1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_transfer_count_read1_carry_O_UNCONNECTED[3:0]),
        .S(transfer_count_read1_carry__0_0));
  CARRY4 transfer_count_read1_carry__0
       (.CI(transfer_count_read1_carry_n_0),
        .CO({NLW_transfer_count_read1_carry__0_CO_UNCONNECTED[3:2],CO,transfer_count_read1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_transfer_count_read1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\periods_reg[0]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry__0_i_3__0
       (.CI(transfer_count_read1_carry_i_5__0_n_0),
        .CO({NLW_transfer_count_read1_carry__0_i_3__0_CO_UNCONNECTED[3:1],transfer_count_read1_carry__0_i_3__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_transfer_count_read1_carry__0_i_3__0_O_UNCONNECTED[3:2],transfer_count_read2[12:11]}),
        .S({1'b0,1'b0,bytes_reg[15:14]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_5__0
       (.CI(transfer_count_read1_carry_i_6__0_n_0),
        .CO({transfer_count_read1_carry_i_5__0_n_0,transfer_count_read1_carry_i_5__0_n_1,transfer_count_read1_carry_i_5__0_n_2,transfer_count_read1_carry_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(transfer_count_read2[10:7]),
        .S(bytes_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_6__0
       (.CI(transfer_count_read1_carry_i_7__0_n_0),
        .CO({transfer_count_read1_carry_i_6__0_n_0,transfer_count_read1_carry_i_6__0_n_1,transfer_count_read1_carry_i_6__0_n_2,transfer_count_read1_carry_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_reg[9]_0 [5:3]}),
        .O(transfer_count_read2[6:3]),
        .S({\bytes_reg[9]_0 [6],transfer_count_read1_carry_i_2__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_7__0
       (.CI(1'b0),
        .CO({transfer_count_read1_carry_i_7__0_n_0,transfer_count_read1_carry_i_7__0_n_1,transfer_count_read1_carry_i_7__0_n_2,transfer_count_read1_carry_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bytes_reg[9]_0 [2:0],1'b0}),
        .O({transfer_count_read2[2:0],NLW_transfer_count_read1_carry_i_7__0_O_UNCONNECTED[0]}),
        .S({S,1'b0}));
  FDRE \transfer_count_read_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[10]_i_1__0_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [7]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[10]_i_1__0 
       (.CI(\transfer_count_read_reg[13]_0 ),
        .CO({\transfer_count_read_reg[10]_i_1__0_n_0 ,\transfer_count_read_reg[10]_i_1__0_n_1 ,\transfer_count_read_reg[10]_i_1__0_n_2 ,\transfer_count_read_reg[10]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[10]_i_1__0_n_4 ,\transfer_count_read_reg[10]_i_1__0_n_5 ,\transfer_count_read_reg[10]_i_1__0_n_6 ,\transfer_count_read_reg[10]_i_1__0_n_7 }),
        .S({dma_transfer_count,\transfer_count_read_reg[24]_0 [9:7]}));
  FDRE \transfer_count_read_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[10]_i_1__0_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [8]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[10]_i_1__0_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [9]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[10]_i_1__0_n_4 ),
        .Q(dma_transfer_count),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[14]_i_1__0_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [10]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[14]_i_1__0 
       (.CI(\transfer_count_read_reg[10]_i_1__0_n_0 ),
        .CO({\transfer_count_read_reg[14]_i_1__0_n_0 ,\transfer_count_read_reg[14]_i_1__0_n_1 ,\transfer_count_read_reg[14]_i_1__0_n_2 ,\transfer_count_read_reg[14]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[14]_i_1__0_n_4 ,\transfer_count_read_reg[14]_i_1__0_n_5 ,\transfer_count_read_reg[14]_i_1__0_n_6 ,\transfer_count_read_reg[14]_i_1__0_n_7 }),
        .S(\transfer_count_read_reg[24]_0 [13:10]));
  FDRE \transfer_count_read_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[14]_i_1__0_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [11]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[14]_i_1__0_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [12]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[14]_i_1__0_n_4 ),
        .Q(\transfer_count_read_reg[24]_0 [13]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[18]_i_1__0_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [14]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[18]_i_1__0 
       (.CI(\transfer_count_read_reg[14]_i_1__0_n_0 ),
        .CO({\transfer_count_read_reg[18]_i_1__0_n_0 ,\transfer_count_read_reg[18]_i_1__0_n_1 ,\transfer_count_read_reg[18]_i_1__0_n_2 ,\transfer_count_read_reg[18]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[18]_i_1__0_n_4 ,\transfer_count_read_reg[18]_i_1__0_n_5 ,\transfer_count_read_reg[18]_i_1__0_n_6 ,\transfer_count_read_reg[18]_i_1__0_n_7 }),
        .S(\transfer_count_read_reg[24]_0 [17:14]));
  FDRE \transfer_count_read_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[18]_i_1__0_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [15]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[18]_i_1__0_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [16]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[18]_i_1__0_n_4 ),
        .Q(\transfer_count_read_reg[24]_0 [17]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[22]_i_1__0_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [18]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[22]_i_1__0 
       (.CI(\transfer_count_read_reg[18]_i_1__0_n_0 ),
        .CO({\NLW_transfer_count_read_reg[22]_i_1__0_CO_UNCONNECTED [3:2],\transfer_count_read_reg[22]_i_1__0_n_2 ,\transfer_count_read_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_transfer_count_read_reg[22]_i_1__0_O_UNCONNECTED [3],\transfer_count_read_reg[22]_i_1__0_n_5 ,\transfer_count_read_reg[22]_i_1__0_n_6 ,\transfer_count_read_reg[22]_i_1__0_n_7 }),
        .S({1'b0,\transfer_count_read_reg[24]_0 [20:18]}));
  FDRE \transfer_count_read_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[22]_i_1__0_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [19]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[22]_i_1__0_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [20]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[5]_0 [0]),
        .Q(\transfer_count_read_reg[24]_0 [0]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[5]_0 [1]),
        .Q(\transfer_count_read_reg[24]_0 [1]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[5]_0 [2]),
        .Q(\transfer_count_read_reg[24]_0 [2]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[9]_0 [0]),
        .Q(\transfer_count_read_reg[24]_0 [3]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[9]_0 [1]),
        .Q(\transfer_count_read_reg[24]_0 [4]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[9]_0 [2]),
        .Q(\transfer_count_read_reg[24]_0 [5]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\bytes_transferred_reg[3]_0 ),
        .D(\transfer_count_read_reg[9]_0 [3]),
        .Q(\transfer_count_read_reg[24]_0 [6]),
        .R(\periods_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s_registers" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_registers
   (start_dma_lite,
    soft_reset_lite,
    s_axi_lite_awready_mm2s,
    s_axi_lite_wready_mm2s,
    oAxi_BValid_reg_0,
    run_stop_reg_0,
    D,
    irq_mm2s,
    start_halt0,
    halted0,
    E,
    s_axi_lite_bvalid,
    \aes_channel_status_reg[189]_0 ,
    \aes_channel_status_reg[188]_0 ,
    \rReadAddr_reg[6] ,
    \aes_channel_status_reg[186]_0 ,
    \rReadAddr_reg[5] ,
    \aes_channel_status_reg[181]_0 ,
    \rReadAddr_reg[5]_0 ,
    \rReadAddr_reg[0] ,
    \rReadAddr_reg[0]_0 ,
    \aes_channel_status_reg[176]_0 ,
    \rReadAddr_reg[0]_1 ,
    \rReadAddr_reg[5]_1 ,
    \buffer_address_reg[63]_0 ,
    \buffer_address_reg[45]_0 ,
    \size_per_channel_reg[9]_0 ,
    \rReadAddr_reg[4] ,
    \pcm_data_width_reg[2]_0 ,
    \no_of_periods_reg[7]_0 ,
    \no_of_valid_channels_reg[3]_0 ,
    \rReadAddr_reg[4]_0 ,
    \period_size_reg[15]_0 ,
    \fs_multiplier_value_reg[15]_0 ,
    \rReadAddr_reg[5]_2 ,
    s_axi_lite_awaddr_8_sp_1,
    \rReadAddr_reg[4]_1 ,
    \rReadAddr_reg[5]_3 ,
    s_axi_lite_bresp_mm2s,
    ioc_irq_en_reg_0,
    s_axi_lite_wdata,
    s_axi_lite_aclk,
    start_dma_lite_r1,
    s_axi_lite_wvalid,
    \BOTH_ENABLED.transaction_mm2s ,
    \oAxi_RData_reg[15] ,
    \oAxi_RData_reg[31] ,
    \oAxi_RData_reg[30] ,
    \oAxi_RData_reg[31]_0 ,
    Q,
    \oAxi_RData_reg[31]_1 ,
    soft_reset_lite_r,
    start_dma_lite_r,
    halt_complete_dm,
    start_dma,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_bready,
    \BOTH_ENABLED.transaction_s2mm ,
    s_axi_lite_bvalid_s2mm,
    \oAxi_RData_reg[23] ,
    \oAxi_RData_reg[22] ,
    \oAxi_RData_reg[22]_0 ,
    \oAxi_RData_reg[20] ,
    \oAxi_RData_reg[20]_0 ,
    \oAxi_RData_reg[20]_1 ,
    \oAxi_RData_reg[24] ,
    stmRead,
    \oAxi_RData_reg[24]_0 ,
    \oAxi_RData_reg[24]_1 ,
    \oAxi_RData_reg[15]_0 ,
    \oAxi_RData_reg[31]_2 ,
    \oAxi_RData_reg[16] ,
    \oAxi_RData_reg[30]_0 ,
    \oAxi_RData_reg[17] ,
    \oAxi_RData[1]_i_5_0 ,
    \oAxi_RData_reg[2] ,
    \oAxi_RData_reg[15]_1 ,
    \oAxi_RData_reg[15]_2 ,
    \oAxi_RData_reg[3] ,
    \oAxi_RData_reg[4] ,
    \oAxi_RData_reg[6] ,
    \oAxi_RData_reg[7] ,
    \oAxi_RData_reg[8] ,
    \oAxi_RData_reg[10] ,
    \oAxi_RData_reg[11] ,
    \oAxi_RData_reg[12] ,
    \oAxi_RData_reg[14] ,
    \oAxi_RData_reg[15]_3 ,
    \oAxi_RData_reg[24]_i_7_0 ,
    \oAxi_RData_reg[5] ,
    \oAxi_RData_reg[13] ,
    \oAxi_RData_reg[13]_0 ,
    \oAxi_RData_reg[2]_0 ,
    \oAxi_RData_reg[15]_4 ,
    \oAxi_RData[0]_i_6_0 ,
    ioc_irq_pulse,
    mm2s_status,
    mm2s_status_valid);
  output start_dma_lite;
  output soft_reset_lite;
  output s_axi_lite_awready_mm2s;
  output s_axi_lite_wready_mm2s;
  output oAxi_BValid_reg_0;
  output run_stop_reg_0;
  output [18:0]D;
  output irq_mm2s;
  output start_halt0;
  output halted0;
  output [0:0]E;
  output s_axi_lite_bvalid;
  output \aes_channel_status_reg[189]_0 ;
  output \aes_channel_status_reg[188]_0 ;
  output \rReadAddr_reg[6] ;
  output \aes_channel_status_reg[186]_0 ;
  output \rReadAddr_reg[5] ;
  output \aes_channel_status_reg[181]_0 ;
  output \rReadAddr_reg[5]_0 ;
  output \rReadAddr_reg[0] ;
  output \rReadAddr_reg[0]_0 ;
  output \aes_channel_status_reg[176]_0 ;
  output \rReadAddr_reg[0]_1 ;
  output \rReadAddr_reg[5]_1 ;
  output [63:0]\buffer_address_reg[63]_0 ;
  output \buffer_address_reg[45]_0 ;
  output \size_per_channel_reg[9]_0 ;
  output \rReadAddr_reg[4] ;
  output [2:0]\pcm_data_width_reg[2]_0 ;
  output [7:0]\no_of_periods_reg[7]_0 ;
  output [3:0]\no_of_valid_channels_reg[3]_0 ;
  output \rReadAddr_reg[4]_0 ;
  output [15:0]\period_size_reg[15]_0 ;
  output [15:0]\fs_multiplier_value_reg[15]_0 ;
  output \rReadAddr_reg[5]_2 ;
  output s_axi_lite_awaddr_8_sp_1;
  output \rReadAddr_reg[4]_1 ;
  output \rReadAddr_reg[5]_3 ;
  output [0:0]s_axi_lite_bresp_mm2s;
  input ioc_irq_en_reg_0;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;
  input start_dma_lite_r1;
  input s_axi_lite_wvalid;
  input \BOTH_ENABLED.transaction_mm2s ;
  input \oAxi_RData_reg[15] ;
  input \oAxi_RData_reg[31] ;
  input \oAxi_RData_reg[30] ;
  input \oAxi_RData_reg[31]_0 ;
  input [6:0]Q;
  input \oAxi_RData_reg[31]_1 ;
  input soft_reset_lite_r;
  input start_dma_lite_r;
  input halt_complete_dm;
  input start_dma;
  input s_axi_lite_awvalid;
  input [11:0]s_axi_lite_awaddr;
  input s_axi_lite_bready;
  input \BOTH_ENABLED.transaction_s2mm ;
  input s_axi_lite_bvalid_s2mm;
  input \oAxi_RData_reg[23] ;
  input \oAxi_RData_reg[22] ;
  input \oAxi_RData_reg[22]_0 ;
  input \oAxi_RData_reg[20] ;
  input \oAxi_RData_reg[20]_0 ;
  input \oAxi_RData_reg[20]_1 ;
  input \oAxi_RData_reg[24] ;
  input [0:0]stmRead;
  input \oAxi_RData_reg[24]_0 ;
  input \oAxi_RData_reg[24]_1 ;
  input \oAxi_RData_reg[15]_0 ;
  input \oAxi_RData_reg[31]_2 ;
  input \oAxi_RData_reg[16] ;
  input \oAxi_RData_reg[30]_0 ;
  input \oAxi_RData_reg[17] ;
  input \oAxi_RData[1]_i_5_0 ;
  input \oAxi_RData_reg[2] ;
  input \oAxi_RData_reg[15]_1 ;
  input \oAxi_RData_reg[15]_2 ;
  input \oAxi_RData_reg[3] ;
  input \oAxi_RData_reg[4] ;
  input \oAxi_RData_reg[6] ;
  input \oAxi_RData_reg[7] ;
  input \oAxi_RData_reg[8] ;
  input \oAxi_RData_reg[10] ;
  input \oAxi_RData_reg[11] ;
  input \oAxi_RData_reg[12] ;
  input \oAxi_RData_reg[14] ;
  input \oAxi_RData_reg[15]_3 ;
  input [20:0]\oAxi_RData_reg[24]_i_7_0 ;
  input \oAxi_RData_reg[5] ;
  input \oAxi_RData_reg[13] ;
  input \oAxi_RData_reg[13]_0 ;
  input \oAxi_RData_reg[2]_0 ;
  input [12:0]\oAxi_RData_reg[15]_4 ;
  input \oAxi_RData[0]_i_6_0 ;
  input ioc_irq_pulse;
  input [1:0]mm2s_status;
  input mm2s_status_valid;

  wire \BOTH_ENABLED.transaction_mm2s ;
  wire \BOTH_ENABLED.transaction_mm2s_i_2_n_0 ;
  wire \BOTH_ENABLED.transaction_s2mm ;
  wire [18:0]D;
  wire [0:0]E;
  wire \FSM_sequential_stmWrite[0]_i_1__0_n_0 ;
  wire \FSM_sequential_stmWrite[1]_i_1__0_n_0 ;
  wire \FSM_sequential_stmWrite[1]_i_2__0_n_0 ;
  wire [6:0]Q;
  wire \aes_channel_status[127]_i_1_n_0 ;
  wire \aes_channel_status[127]_i_2_n_0 ;
  wire \aes_channel_status[159]_i_1_n_0 ;
  wire \aes_channel_status[159]_i_2_n_0 ;
  wire \aes_channel_status[191]_i_1_n_0 ;
  wire \aes_channel_status[31]_i_1_n_0 ;
  wire \aes_channel_status[63]_i_1_n_0 ;
  wire \aes_channel_status[95]_i_1_n_0 ;
  wire \aes_channel_status_reg[176]_0 ;
  wire \aes_channel_status_reg[181]_0 ;
  wire \aes_channel_status_reg[186]_0 ;
  wire \aes_channel_status_reg[188]_0 ;
  wire \aes_channel_status_reg[189]_0 ;
  wire \aes_channel_status_reg_n_0_[0] ;
  wire \aes_channel_status_reg_n_0_[100] ;
  wire \aes_channel_status_reg_n_0_[101] ;
  wire \aes_channel_status_reg_n_0_[102] ;
  wire \aes_channel_status_reg_n_0_[103] ;
  wire \aes_channel_status_reg_n_0_[104] ;
  wire \aes_channel_status_reg_n_0_[105] ;
  wire \aes_channel_status_reg_n_0_[106] ;
  wire \aes_channel_status_reg_n_0_[107] ;
  wire \aes_channel_status_reg_n_0_[108] ;
  wire \aes_channel_status_reg_n_0_[109] ;
  wire \aes_channel_status_reg_n_0_[10] ;
  wire \aes_channel_status_reg_n_0_[110] ;
  wire \aes_channel_status_reg_n_0_[111] ;
  wire \aes_channel_status_reg_n_0_[112] ;
  wire \aes_channel_status_reg_n_0_[113] ;
  wire \aes_channel_status_reg_n_0_[114] ;
  wire \aes_channel_status_reg_n_0_[115] ;
  wire \aes_channel_status_reg_n_0_[116] ;
  wire \aes_channel_status_reg_n_0_[117] ;
  wire \aes_channel_status_reg_n_0_[118] ;
  wire \aes_channel_status_reg_n_0_[119] ;
  wire \aes_channel_status_reg_n_0_[11] ;
  wire \aes_channel_status_reg_n_0_[120] ;
  wire \aes_channel_status_reg_n_0_[121] ;
  wire \aes_channel_status_reg_n_0_[122] ;
  wire \aes_channel_status_reg_n_0_[123] ;
  wire \aes_channel_status_reg_n_0_[124] ;
  wire \aes_channel_status_reg_n_0_[125] ;
  wire \aes_channel_status_reg_n_0_[126] ;
  wire \aes_channel_status_reg_n_0_[127] ;
  wire \aes_channel_status_reg_n_0_[128] ;
  wire \aes_channel_status_reg_n_0_[129] ;
  wire \aes_channel_status_reg_n_0_[12] ;
  wire \aes_channel_status_reg_n_0_[130] ;
  wire \aes_channel_status_reg_n_0_[131] ;
  wire \aes_channel_status_reg_n_0_[132] ;
  wire \aes_channel_status_reg_n_0_[133] ;
  wire \aes_channel_status_reg_n_0_[134] ;
  wire \aes_channel_status_reg_n_0_[135] ;
  wire \aes_channel_status_reg_n_0_[136] ;
  wire \aes_channel_status_reg_n_0_[137] ;
  wire \aes_channel_status_reg_n_0_[138] ;
  wire \aes_channel_status_reg_n_0_[139] ;
  wire \aes_channel_status_reg_n_0_[13] ;
  wire \aes_channel_status_reg_n_0_[140] ;
  wire \aes_channel_status_reg_n_0_[141] ;
  wire \aes_channel_status_reg_n_0_[142] ;
  wire \aes_channel_status_reg_n_0_[143] ;
  wire \aes_channel_status_reg_n_0_[144] ;
  wire \aes_channel_status_reg_n_0_[145] ;
  wire \aes_channel_status_reg_n_0_[146] ;
  wire \aes_channel_status_reg_n_0_[147] ;
  wire \aes_channel_status_reg_n_0_[148] ;
  wire \aes_channel_status_reg_n_0_[149] ;
  wire \aes_channel_status_reg_n_0_[14] ;
  wire \aes_channel_status_reg_n_0_[150] ;
  wire \aes_channel_status_reg_n_0_[151] ;
  wire \aes_channel_status_reg_n_0_[152] ;
  wire \aes_channel_status_reg_n_0_[153] ;
  wire \aes_channel_status_reg_n_0_[154] ;
  wire \aes_channel_status_reg_n_0_[155] ;
  wire \aes_channel_status_reg_n_0_[156] ;
  wire \aes_channel_status_reg_n_0_[157] ;
  wire \aes_channel_status_reg_n_0_[158] ;
  wire \aes_channel_status_reg_n_0_[159] ;
  wire \aes_channel_status_reg_n_0_[15] ;
  wire \aes_channel_status_reg_n_0_[160] ;
  wire \aes_channel_status_reg_n_0_[161] ;
  wire \aes_channel_status_reg_n_0_[162] ;
  wire \aes_channel_status_reg_n_0_[163] ;
  wire \aes_channel_status_reg_n_0_[164] ;
  wire \aes_channel_status_reg_n_0_[165] ;
  wire \aes_channel_status_reg_n_0_[166] ;
  wire \aes_channel_status_reg_n_0_[167] ;
  wire \aes_channel_status_reg_n_0_[168] ;
  wire \aes_channel_status_reg_n_0_[169] ;
  wire \aes_channel_status_reg_n_0_[16] ;
  wire \aes_channel_status_reg_n_0_[170] ;
  wire \aes_channel_status_reg_n_0_[171] ;
  wire \aes_channel_status_reg_n_0_[172] ;
  wire \aes_channel_status_reg_n_0_[173] ;
  wire \aes_channel_status_reg_n_0_[174] ;
  wire \aes_channel_status_reg_n_0_[175] ;
  wire \aes_channel_status_reg_n_0_[176] ;
  wire \aes_channel_status_reg_n_0_[177] ;
  wire \aes_channel_status_reg_n_0_[178] ;
  wire \aes_channel_status_reg_n_0_[179] ;
  wire \aes_channel_status_reg_n_0_[17] ;
  wire \aes_channel_status_reg_n_0_[180] ;
  wire \aes_channel_status_reg_n_0_[181] ;
  wire \aes_channel_status_reg_n_0_[182] ;
  wire \aes_channel_status_reg_n_0_[183] ;
  wire \aes_channel_status_reg_n_0_[184] ;
  wire \aes_channel_status_reg_n_0_[185] ;
  wire \aes_channel_status_reg_n_0_[186] ;
  wire \aes_channel_status_reg_n_0_[187] ;
  wire \aes_channel_status_reg_n_0_[188] ;
  wire \aes_channel_status_reg_n_0_[189] ;
  wire \aes_channel_status_reg_n_0_[18] ;
  wire \aes_channel_status_reg_n_0_[190] ;
  wire \aes_channel_status_reg_n_0_[191] ;
  wire \aes_channel_status_reg_n_0_[19] ;
  wire \aes_channel_status_reg_n_0_[1] ;
  wire \aes_channel_status_reg_n_0_[20] ;
  wire \aes_channel_status_reg_n_0_[21] ;
  wire \aes_channel_status_reg_n_0_[22] ;
  wire \aes_channel_status_reg_n_0_[23] ;
  wire \aes_channel_status_reg_n_0_[24] ;
  wire \aes_channel_status_reg_n_0_[25] ;
  wire \aes_channel_status_reg_n_0_[26] ;
  wire \aes_channel_status_reg_n_0_[27] ;
  wire \aes_channel_status_reg_n_0_[28] ;
  wire \aes_channel_status_reg_n_0_[29] ;
  wire \aes_channel_status_reg_n_0_[2] ;
  wire \aes_channel_status_reg_n_0_[30] ;
  wire \aes_channel_status_reg_n_0_[31] ;
  wire \aes_channel_status_reg_n_0_[32] ;
  wire \aes_channel_status_reg_n_0_[33] ;
  wire \aes_channel_status_reg_n_0_[34] ;
  wire \aes_channel_status_reg_n_0_[35] ;
  wire \aes_channel_status_reg_n_0_[36] ;
  wire \aes_channel_status_reg_n_0_[37] ;
  wire \aes_channel_status_reg_n_0_[38] ;
  wire \aes_channel_status_reg_n_0_[39] ;
  wire \aes_channel_status_reg_n_0_[3] ;
  wire \aes_channel_status_reg_n_0_[40] ;
  wire \aes_channel_status_reg_n_0_[41] ;
  wire \aes_channel_status_reg_n_0_[42] ;
  wire \aes_channel_status_reg_n_0_[43] ;
  wire \aes_channel_status_reg_n_0_[44] ;
  wire \aes_channel_status_reg_n_0_[45] ;
  wire \aes_channel_status_reg_n_0_[46] ;
  wire \aes_channel_status_reg_n_0_[47] ;
  wire \aes_channel_status_reg_n_0_[48] ;
  wire \aes_channel_status_reg_n_0_[49] ;
  wire \aes_channel_status_reg_n_0_[4] ;
  wire \aes_channel_status_reg_n_0_[50] ;
  wire \aes_channel_status_reg_n_0_[51] ;
  wire \aes_channel_status_reg_n_0_[52] ;
  wire \aes_channel_status_reg_n_0_[53] ;
  wire \aes_channel_status_reg_n_0_[54] ;
  wire \aes_channel_status_reg_n_0_[55] ;
  wire \aes_channel_status_reg_n_0_[56] ;
  wire \aes_channel_status_reg_n_0_[57] ;
  wire \aes_channel_status_reg_n_0_[58] ;
  wire \aes_channel_status_reg_n_0_[59] ;
  wire \aes_channel_status_reg_n_0_[5] ;
  wire \aes_channel_status_reg_n_0_[60] ;
  wire \aes_channel_status_reg_n_0_[61] ;
  wire \aes_channel_status_reg_n_0_[62] ;
  wire \aes_channel_status_reg_n_0_[63] ;
  wire \aes_channel_status_reg_n_0_[64] ;
  wire \aes_channel_status_reg_n_0_[65] ;
  wire \aes_channel_status_reg_n_0_[66] ;
  wire \aes_channel_status_reg_n_0_[67] ;
  wire \aes_channel_status_reg_n_0_[68] ;
  wire \aes_channel_status_reg_n_0_[69] ;
  wire \aes_channel_status_reg_n_0_[6] ;
  wire \aes_channel_status_reg_n_0_[70] ;
  wire \aes_channel_status_reg_n_0_[71] ;
  wire \aes_channel_status_reg_n_0_[72] ;
  wire \aes_channel_status_reg_n_0_[73] ;
  wire \aes_channel_status_reg_n_0_[74] ;
  wire \aes_channel_status_reg_n_0_[75] ;
  wire \aes_channel_status_reg_n_0_[76] ;
  wire \aes_channel_status_reg_n_0_[77] ;
  wire \aes_channel_status_reg_n_0_[78] ;
  wire \aes_channel_status_reg_n_0_[79] ;
  wire \aes_channel_status_reg_n_0_[7] ;
  wire \aes_channel_status_reg_n_0_[80] ;
  wire \aes_channel_status_reg_n_0_[81] ;
  wire \aes_channel_status_reg_n_0_[82] ;
  wire \aes_channel_status_reg_n_0_[83] ;
  wire \aes_channel_status_reg_n_0_[84] ;
  wire \aes_channel_status_reg_n_0_[85] ;
  wire \aes_channel_status_reg_n_0_[86] ;
  wire \aes_channel_status_reg_n_0_[87] ;
  wire \aes_channel_status_reg_n_0_[88] ;
  wire \aes_channel_status_reg_n_0_[89] ;
  wire \aes_channel_status_reg_n_0_[8] ;
  wire \aes_channel_status_reg_n_0_[90] ;
  wire \aes_channel_status_reg_n_0_[91] ;
  wire \aes_channel_status_reg_n_0_[92] ;
  wire \aes_channel_status_reg_n_0_[93] ;
  wire \aes_channel_status_reg_n_0_[94] ;
  wire \aes_channel_status_reg_n_0_[95] ;
  wire \aes_channel_status_reg_n_0_[96] ;
  wire \aes_channel_status_reg_n_0_[97] ;
  wire \aes_channel_status_reg_n_0_[98] ;
  wire \aes_channel_status_reg_n_0_[99] ;
  wire \aes_channel_status_reg_n_0_[9] ;
  wire \buffer_address[31]_i_1__0_n_0 ;
  wire \buffer_address[31]_i_2_n_0 ;
  wire \buffer_address[63]_i_1__0_n_0 ;
  wire \buffer_address[63]_i_2__0_n_0 ;
  wire \buffer_address[63]_i_3_n_0 ;
  wire \buffer_address_reg[45]_0 ;
  wire [63:0]\buffer_address_reg[63]_0 ;
  wire clear_ioc_irq_i_1__0_n_0;
  wire clear_ioc_irq_i_2__0_n_0;
  wire clear_ioc_irq_i_3__0_n_0;
  wire clear_ioc_irq_reg_n_0;
  wire [12:12]ctrl_reg;
  wire \fs_multiplier_value[15]_i_1_n_0 ;
  wire \fs_multiplier_value[15]_i_2_n_0 ;
  wire [15:0]\fs_multiplier_value_reg[15]_0 ;
  wire halt_complete_dm;
  wire halted0;
  wire ioc_irq;
  wire ioc_irq_en;
  wire ioc_irq_en_reg_0;
  wire ioc_irq_en_reg_n_0;
  wire ioc_irq_i_1__0_n_0;
  wire ioc_irq_pulse;
  wire irq_mm2s;
  wire mm2s_decode_error;
  wire mm2s_decode_error_i_1_n_0;
  wire mm2s_slave_error;
  wire mm2s_slave_error_i_1_n_0;
  wire [1:0]mm2s_status;
  wire mm2s_status_valid;
  wire \no_of_periods[7]_i_1__0_n_0 ;
  wire [7:0]\no_of_periods_reg[7]_0 ;
  wire [3:0]\no_of_valid_channels_reg[3]_0 ;
  wire oAxi_AWReady_i_1__0_n_0;
  wire oAxi_BResp0;
  wire \oAxi_BResp[1]_i_2_n_0 ;
  wire \oAxi_BResp[1]_i_3__0_n_0 ;
  wire \oAxi_BResp[1]_i_4__0_n_0 ;
  wire oAxi_BValid_i_1__0_n_0;
  wire oAxi_BValid_reg_0;
  wire \oAxi_RData[0]_i_10_n_0 ;
  wire \oAxi_RData[0]_i_11_n_0 ;
  wire \oAxi_RData[0]_i_6_0 ;
  wire \oAxi_RData[0]_i_7_n_0 ;
  wire \oAxi_RData[0]_i_8_n_0 ;
  wire \oAxi_RData[0]_i_9_n_0 ;
  wire \oAxi_RData[10]_i_2_n_0 ;
  wire \oAxi_RData[10]_i_4_n_0 ;
  wire \oAxi_RData[10]_i_5_n_0 ;
  wire \oAxi_RData[10]_i_6_n_0 ;
  wire \oAxi_RData[10]_i_7_n_0 ;
  wire \oAxi_RData[10]_i_8_n_0 ;
  wire \oAxi_RData[11]_i_2_n_0 ;
  wire \oAxi_RData[11]_i_4_n_0 ;
  wire \oAxi_RData[11]_i_5_n_0 ;
  wire \oAxi_RData[11]_i_6_n_0 ;
  wire \oAxi_RData[11]_i_7_n_0 ;
  wire \oAxi_RData[11]_i_8_n_0 ;
  wire \oAxi_RData[12]_i_2_n_0 ;
  wire \oAxi_RData[12]_i_4_n_0 ;
  wire \oAxi_RData[12]_i_5_n_0 ;
  wire \oAxi_RData[12]_i_6_n_0 ;
  wire \oAxi_RData[12]_i_7_n_0 ;
  wire \oAxi_RData[13]_i_2_n_0 ;
  wire \oAxi_RData[13]_i_3_n_0 ;
  wire \oAxi_RData[13]_i_4_n_0 ;
  wire \oAxi_RData[13]_i_6_n_0 ;
  wire \oAxi_RData[14]_i_10_n_0 ;
  wire \oAxi_RData[14]_i_2_n_0 ;
  wire \oAxi_RData[14]_i_7_n_0 ;
  wire \oAxi_RData[14]_i_8_n_0 ;
  wire \oAxi_RData[14]_i_9_n_0 ;
  wire \oAxi_RData[15]_i_12_n_0 ;
  wire \oAxi_RData[15]_i_13_n_0 ;
  wire \oAxi_RData[15]_i_14_n_0 ;
  wire \oAxi_RData[15]_i_3_n_0 ;
  wire \oAxi_RData[16]_i_6_n_0 ;
  wire \oAxi_RData[16]_i_7_n_0 ;
  wire \oAxi_RData[16]_i_8_n_0 ;
  wire \oAxi_RData[17]_i_5_n_0 ;
  wire \oAxi_RData[17]_i_6_n_0 ;
  wire \oAxi_RData[17]_i_7_n_0 ;
  wire \oAxi_RData[17]_i_8_n_0 ;
  wire \oAxi_RData[18]_i_5_n_0 ;
  wire \oAxi_RData[18]_i_6_n_0 ;
  wire \oAxi_RData[18]_i_7_n_0 ;
  wire \oAxi_RData[18]_i_8_n_0 ;
  wire \oAxi_RData[19]_i_5_n_0 ;
  wire \oAxi_RData[19]_i_7_n_0 ;
  wire \oAxi_RData[19]_i_8_n_0 ;
  wire \oAxi_RData[19]_i_9_n_0 ;
  wire \oAxi_RData[1]_i_10_n_0 ;
  wire \oAxi_RData[1]_i_5_0 ;
  wire \oAxi_RData[1]_i_6_n_0 ;
  wire \oAxi_RData[1]_i_7_n_0 ;
  wire \oAxi_RData[1]_i_8_n_0 ;
  wire \oAxi_RData[1]_i_9_n_0 ;
  wire \oAxi_RData[20]_i_2_n_0 ;
  wire \oAxi_RData[20]_i_3_n_0 ;
  wire \oAxi_RData[20]_i_6_n_0 ;
  wire \oAxi_RData[20]_i_7_n_0 ;
  wire \oAxi_RData[20]_i_8_n_0 ;
  wire \oAxi_RData[21]_i_6_n_0 ;
  wire \oAxi_RData[21]_i_7_n_0 ;
  wire \oAxi_RData[21]_i_8_n_0 ;
  wire \oAxi_RData[22]_i_2_n_0 ;
  wire \oAxi_RData[22]_i_3_n_0 ;
  wire \oAxi_RData[22]_i_7_n_0 ;
  wire \oAxi_RData[22]_i_8_n_0 ;
  wire \oAxi_RData[22]_i_9_n_0 ;
  wire \oAxi_RData[23]_i_2_n_0 ;
  wire \oAxi_RData[23]_i_4_n_0 ;
  wire \oAxi_RData[23]_i_6_n_0 ;
  wire \oAxi_RData[23]_i_7_n_0 ;
  wire \oAxi_RData[24]_i_10_n_0 ;
  wire \oAxi_RData[24]_i_11_n_0 ;
  wire \oAxi_RData[24]_i_2_n_0 ;
  wire \oAxi_RData[24]_i_6_n_0 ;
  wire \oAxi_RData[25]_i_6_n_0 ;
  wire \oAxi_RData[25]_i_7_n_0 ;
  wire \oAxi_RData[26]_i_5_n_0 ;
  wire \oAxi_RData[26]_i_6_n_0 ;
  wire \oAxi_RData[27]_i_4_n_0 ;
  wire \oAxi_RData[27]_i_5_n_0 ;
  wire \oAxi_RData[27]_i_6_n_0 ;
  wire \oAxi_RData[28]_i_5_n_0 ;
  wire \oAxi_RData[28]_i_6_n_0 ;
  wire \oAxi_RData[29]_i_8_n_0 ;
  wire \oAxi_RData[29]_i_9_n_0 ;
  wire \oAxi_RData[2]_i_3_n_0 ;
  wire \oAxi_RData[2]_i_4_n_0 ;
  wire \oAxi_RData[2]_i_6_n_0 ;
  wire \oAxi_RData[2]_i_7_n_0 ;
  wire \oAxi_RData[2]_i_8_n_0 ;
  wire \oAxi_RData[30]_i_10_n_0 ;
  wire \oAxi_RData[30]_i_2_n_0 ;
  wire \oAxi_RData[30]_i_3_n_0 ;
  wire \oAxi_RData[30]_i_6_n_0 ;
  wire \oAxi_RData[30]_i_9_n_0 ;
  wire \oAxi_RData[31]_i_12_n_0 ;
  wire \oAxi_RData[31]_i_13_n_0 ;
  wire \oAxi_RData[31]_i_3_n_0 ;
  wire \oAxi_RData[31]_i_4_n_0 ;
  wire \oAxi_RData[3]_i_2_n_0 ;
  wire \oAxi_RData[3]_i_4_n_0 ;
  wire \oAxi_RData[3]_i_5_n_0 ;
  wire \oAxi_RData[3]_i_6_n_0 ;
  wire \oAxi_RData[3]_i_7_n_0 ;
  wire \oAxi_RData[3]_i_8_n_0 ;
  wire \oAxi_RData[4]_i_2_n_0 ;
  wire \oAxi_RData[4]_i_4_n_0 ;
  wire \oAxi_RData[4]_i_5_n_0 ;
  wire \oAxi_RData[4]_i_6_n_0 ;
  wire \oAxi_RData[4]_i_7_n_0 ;
  wire \oAxi_RData[4]_i_8_n_0 ;
  wire \oAxi_RData[5]_i_2_n_0 ;
  wire \oAxi_RData[5]_i_3_n_0 ;
  wire \oAxi_RData[5]_i_4_n_0 ;
  wire \oAxi_RData[5]_i_5_n_0 ;
  wire \oAxi_RData[5]_i_6_n_0 ;
  wire \oAxi_RData[5]_i_8_n_0 ;
  wire \oAxi_RData[6]_i_2_n_0 ;
  wire \oAxi_RData[6]_i_4_n_0 ;
  wire \oAxi_RData[6]_i_5_n_0 ;
  wire \oAxi_RData[6]_i_6_n_0 ;
  wire \oAxi_RData[6]_i_7_n_0 ;
  wire \oAxi_RData[6]_i_8_n_0 ;
  wire \oAxi_RData[7]_i_2_n_0 ;
  wire \oAxi_RData[7]_i_4_n_0 ;
  wire \oAxi_RData[7]_i_5_n_0 ;
  wire \oAxi_RData[7]_i_6_n_0 ;
  wire \oAxi_RData[7]_i_7_n_0 ;
  wire \oAxi_RData[7]_i_8_n_0 ;
  wire \oAxi_RData[8]_i_2_n_0 ;
  wire \oAxi_RData[8]_i_4_n_0 ;
  wire \oAxi_RData[8]_i_5_n_0 ;
  wire \oAxi_RData[8]_i_6_n_0 ;
  wire \oAxi_RData[8]_i_7_n_0 ;
  wire \oAxi_RData[8]_i_8_n_0 ;
  wire \oAxi_RData[9]_i_7_n_0 ;
  wire \oAxi_RData[9]_i_8_n_0 ;
  wire \oAxi_RData[9]_i_9_n_0 ;
  wire \oAxi_RData_reg[10] ;
  wire \oAxi_RData_reg[11] ;
  wire \oAxi_RData_reg[12] ;
  wire \oAxi_RData_reg[13] ;
  wire \oAxi_RData_reg[13]_0 ;
  wire \oAxi_RData_reg[14] ;
  wire \oAxi_RData_reg[15] ;
  wire \oAxi_RData_reg[15]_0 ;
  wire \oAxi_RData_reg[15]_1 ;
  wire \oAxi_RData_reg[15]_2 ;
  wire \oAxi_RData_reg[15]_3 ;
  wire [12:0]\oAxi_RData_reg[15]_4 ;
  wire \oAxi_RData_reg[16] ;
  wire \oAxi_RData_reg[17] ;
  wire \oAxi_RData_reg[19]_i_6_n_0 ;
  wire \oAxi_RData_reg[20] ;
  wire \oAxi_RData_reg[20]_0 ;
  wire \oAxi_RData_reg[20]_1 ;
  wire \oAxi_RData_reg[22] ;
  wire \oAxi_RData_reg[22]_0 ;
  wire \oAxi_RData_reg[23] ;
  wire \oAxi_RData_reg[23]_i_3_n_0 ;
  wire \oAxi_RData_reg[24] ;
  wire \oAxi_RData_reg[24]_0 ;
  wire \oAxi_RData_reg[24]_1 ;
  wire [20:0]\oAxi_RData_reg[24]_i_7_0 ;
  wire \oAxi_RData_reg[24]_i_7_n_0 ;
  wire \oAxi_RData_reg[25]_i_5_n_0 ;
  wire \oAxi_RData_reg[26]_i_4_n_0 ;
  wire \oAxi_RData_reg[28]_i_4_n_0 ;
  wire \oAxi_RData_reg[29]_i_7_n_0 ;
  wire \oAxi_RData_reg[2] ;
  wire \oAxi_RData_reg[2]_0 ;
  wire \oAxi_RData_reg[30] ;
  wire \oAxi_RData_reg[30]_0 ;
  wire \oAxi_RData_reg[30]_i_5_n_0 ;
  wire \oAxi_RData_reg[31] ;
  wire \oAxi_RData_reg[31]_0 ;
  wire \oAxi_RData_reg[31]_1 ;
  wire \oAxi_RData_reg[31]_2 ;
  wire \oAxi_RData_reg[31]_i_8_n_0 ;
  wire \oAxi_RData_reg[3] ;
  wire \oAxi_RData_reg[4] ;
  wire \oAxi_RData_reg[5] ;
  wire \oAxi_RData_reg[6] ;
  wire \oAxi_RData_reg[7] ;
  wire \oAxi_RData_reg[8] ;
  wire oAxi_WReady_i_1__0_n_0;
  wire oAxi_WReady_i_2_n_0;
  wire [2:0]\pcm_data_width_reg[2]_0 ;
  wire [15:0]\period_size_reg[15]_0 ;
  wire \rReadAddr_reg[0] ;
  wire \rReadAddr_reg[0]_0 ;
  wire \rReadAddr_reg[0]_1 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[5] ;
  wire \rReadAddr_reg[5]_0 ;
  wire \rReadAddr_reg[5]_1 ;
  wire \rReadAddr_reg[5]_2 ;
  wire \rReadAddr_reg[5]_3 ;
  wire \rReadAddr_reg[6] ;
  wire rWriteAddr;
  wire \rWriteAddr_reg_n_0_[0] ;
  wire \rWriteAddr_reg_n_0_[10] ;
  wire \rWriteAddr_reg_n_0_[11] ;
  wire \rWriteAddr_reg_n_0_[1] ;
  wire \rWriteAddr_reg_n_0_[2] ;
  wire \rWriteAddr_reg_n_0_[3] ;
  wire \rWriteAddr_reg_n_0_[4] ;
  wire \rWriteAddr_reg_n_0_[5] ;
  wire \rWriteAddr_reg_n_0_[6] ;
  wire \rWriteAddr_reg_n_0_[7] ;
  wire \rWriteAddr_reg_n_0_[8] ;
  wire \rWriteAddr_reg_n_0_[9] ;
  wire run_stop_i_2__0_n_0;
  wire run_stop_reg_0;
  wire s_axi_lite_aclk;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awaddr_8_sn_1;
  wire s_axi_lite_awready_mm2s;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [0:0]s_axi_lite_bresp_mm2s;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_bvalid_s2mm;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready_mm2s;
  wire s_axi_lite_wvalid;
  wire \size_per_channel[15]_i_1__0_n_0 ;
  wire \size_per_channel[15]_i_2_n_0 ;
  wire \size_per_channel_reg[9]_0 ;
  wire \size_per_channel_reg_n_0_[0] ;
  wire \size_per_channel_reg_n_0_[10] ;
  wire \size_per_channel_reg_n_0_[11] ;
  wire \size_per_channel_reg_n_0_[12] ;
  wire \size_per_channel_reg_n_0_[13] ;
  wire \size_per_channel_reg_n_0_[14] ;
  wire \size_per_channel_reg_n_0_[15] ;
  wire \size_per_channel_reg_n_0_[1] ;
  wire \size_per_channel_reg_n_0_[2] ;
  wire \size_per_channel_reg_n_0_[3] ;
  wire \size_per_channel_reg_n_0_[4] ;
  wire \size_per_channel_reg_n_0_[5] ;
  wire \size_per_channel_reg_n_0_[6] ;
  wire \size_per_channel_reg_n_0_[7] ;
  wire \size_per_channel_reg_n_0_[8] ;
  wire \size_per_channel_reg_n_0_[9] ;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire start_dma;
  wire start_dma_lite;
  wire start_dma_lite_r;
  wire start_dma_lite_r1;
  wire start_halt0;
  wire [0:0]stmRead;
  wire [1:0]stmWrite;

  assign s_axi_lite_awaddr_8_sp_1 = s_axi_lite_awaddr_8_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h08FF0808)) 
    \BOTH_ENABLED.transaction_mm2s_i_1 
       (.I0(s_axi_lite_awaddr[8]),
        .I1(s_axi_lite_awvalid),
        .I2(\BOTH_ENABLED.transaction_s2mm ),
        .I3(\BOTH_ENABLED.transaction_mm2s_i_2_n_0 ),
        .I4(\BOTH_ENABLED.transaction_mm2s ),
        .O(s_axi_lite_awaddr_8_sn_1));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hAA808080)) 
    \BOTH_ENABLED.transaction_mm2s_i_2 
       (.I0(s_axi_lite_bready),
        .I1(\BOTH_ENABLED.transaction_mm2s ),
        .I2(oAxi_BValid_reg_0),
        .I3(\BOTH_ENABLED.transaction_s2mm ),
        .I4(s_axi_lite_bvalid_s2mm),
        .O(\BOTH_ENABLED.transaction_mm2s_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CAPTURE_MM2S.no_of_valid_channels[3]_i_1 
       (.I0(start_dma_lite),
        .I1(start_dma),
        .O(E));
  LUT6 #(
    .INIT(64'h000077FFFFFFF333)) 
    \FSM_sequential_stmWrite[0]_i_1__0 
       (.I0(s_axi_lite_bready),
        .I1(stmWrite[1]),
        .I2(s_axi_lite_wvalid),
        .I3(\BOTH_ENABLED.transaction_mm2s ),
        .I4(\FSM_sequential_stmWrite[1]_i_2__0_n_0 ),
        .I5(stmWrite[0]),
        .O(\FSM_sequential_stmWrite[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h1AF05AF0)) 
    \FSM_sequential_stmWrite[1]_i_1__0 
       (.I0(\FSM_sequential_stmWrite[1]_i_2__0_n_0 ),
        .I1(\BOTH_ENABLED.transaction_mm2s ),
        .I2(stmWrite[1]),
        .I3(stmWrite[0]),
        .I4(s_axi_lite_bready),
        .O(\FSM_sequential_stmWrite[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h4000)) 
    \FSM_sequential_stmWrite[1]_i_2__0 
       (.I0(stmWrite[1]),
        .I1(\BOTH_ENABLED.transaction_mm2s ),
        .I2(s_axi_lite_awaddr[8]),
        .I3(s_axi_lite_awvalid),
        .O(\FSM_sequential_stmWrite[1]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11," *) 
  FDRE \FSM_sequential_stmWrite_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmWrite[0]_i_1__0_n_0 ),
        .Q(stmWrite[0]),
        .R(start_dma_lite_r1));
  (* FSM_ENCODED_STATES = "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11," *) 
  FDRE \FSM_sequential_stmWrite_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmWrite[1]_i_1__0_n_0 ),
        .Q(stmWrite[1]),
        .R(start_dma_lite_r1));
  LUT5 #(
    .INIT(32'h00000800)) 
    \aes_channel_status[127]_i_1 
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(oAxi_BResp0),
        .I2(\aes_channel_status[127]_i_2_n_0 ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .I4(\buffer_address[31]_i_2_n_0 ),
        .O(\aes_channel_status[127]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \aes_channel_status[127]_i_2 
       (.I0(\rWriteAddr_reg_n_0_[0] ),
        .I1(\rWriteAddr_reg_n_0_[7] ),
        .I2(\rWriteAddr_reg_n_0_[5] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\rWriteAddr_reg_n_0_[1] ),
        .O(\aes_channel_status[127]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \aes_channel_status[159]_i_1 
       (.I0(\aes_channel_status[159]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[11] ),
        .I3(\rWriteAddr_reg_n_0_[8] ),
        .O(\aes_channel_status[159]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \aes_channel_status[159]_i_2 
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(oAxi_BResp0),
        .I2(\aes_channel_status[127]_i_2_n_0 ),
        .I3(\rWriteAddr_reg_n_0_[2] ),
        .I4(\rWriteAddr_reg_n_0_[9] ),
        .I5(\rWriteAddr_reg_n_0_[10] ),
        .O(\aes_channel_status[159]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000200)) 
    \aes_channel_status[191]_i_1 
       (.I0(\size_per_channel[15]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[0] ),
        .I2(\rWriteAddr_reg_n_0_[7] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\buffer_address[31]_i_2_n_0 ),
        .O(\aes_channel_status[191]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \aes_channel_status[31]_i_1 
       (.I0(\aes_channel_status[159]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[11] ),
        .I2(\rWriteAddr_reg_n_0_[8] ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .O(\aes_channel_status[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \aes_channel_status[63]_i_1 
       (.I0(\buffer_address[63]_i_3_n_0 ),
        .I1(\aes_channel_status[127]_i_2_n_0 ),
        .I2(oAxi_BResp0),
        .I3(\rWriteAddr_reg_n_0_[2] ),
        .I4(\rWriteAddr_reg_n_0_[4] ),
        .O(\aes_channel_status[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \aes_channel_status[95]_i_1 
       (.I0(\buffer_address[63]_i_2__0_n_0 ),
        .I1(\buffer_address[63]_i_3_n_0 ),
        .I2(\rWriteAddr_reg_n_0_[4] ),
        .I3(\rWriteAddr_reg_n_0_[2] ),
        .O(\aes_channel_status[95]_i_1_n_0 ));
  FDRE \aes_channel_status_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[0] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[100] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[100] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[101] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[101] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[102] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[102] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[103] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[103] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[104] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[104] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[105] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[105] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[106] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[106] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[107] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[107] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[108] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[108] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[109] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[109] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[10] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[110] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[110] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[111] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[111] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[112] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[112] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[113] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[113] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[114] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[114] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[115] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[115] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[116] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[116] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[117] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[117] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[118] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[118] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[119] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[119] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[11] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[120] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[120] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[121] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[121] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[122] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[122] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[123] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[123] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[124] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[124] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[125] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[125] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[126] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[126] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[127] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[127] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[128] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[128] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[129] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[129] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[12] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[130] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[130] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[131] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[131] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[132] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[132] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[133] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[133] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[134] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[134] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[135] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[135] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[136] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[136] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[137] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[137] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[138] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[138] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[139] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[139] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[13] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[140] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[140] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[141] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[141] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[142] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[142] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[143] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[143] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[144] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[144] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[145] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[145] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[146] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[146] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[147] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[147] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[148] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[148] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[149] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[149] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[14] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[150] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[150] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[151] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[151] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[152] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[152] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[153] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[153] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[154] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[154] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[155] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[155] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[156] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[156] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[157] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[157] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[158] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[158] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[159] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[159]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[159] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[15] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[160] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[160] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[161] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[161] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[162] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[162] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[163] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[163] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[164] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[164] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[165] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[165] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[166] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[166] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[167] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[167] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[168] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[168] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[169] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[169] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[16] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[170] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[170] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[171] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[171] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[172] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[172] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[173] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[173] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[174] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[174] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[175] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[175] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[176] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[176] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[177] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[177] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[178] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[178] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[179] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[179] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[17] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[180] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[180] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[181] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[181] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[182] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[182] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[183] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[183] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[184] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[184] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[185] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[185] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[186] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[186] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[187] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[187] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[188] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[188] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[189] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[189] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[18] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[190] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[190] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[191] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[191]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[191] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[19] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[1] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[20] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[21] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[22] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[23] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[24] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[25] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[26] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[27] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[28] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[29] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[2] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[30] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[31] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[32] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[32] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[33] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[34] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[35] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[36] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[37] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[38] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[39] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[3] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[40] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[41] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[42] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[43] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[44] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[45] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[46] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[47] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[48] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[49] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[4] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[50] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[51] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[52] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[53] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[54] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[55] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[56] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[57] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[58] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[59] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[5] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[60] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[61] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[62] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[63] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[64] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[64] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[65] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[65] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[66] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[66] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[67] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[67] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[68] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\aes_channel_status_reg_n_0_[68] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[69] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\aes_channel_status_reg_n_0_[69] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[6] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[70] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\aes_channel_status_reg_n_0_[70] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[71] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[71] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[72] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[72] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[73] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[73] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[74] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\aes_channel_status_reg_n_0_[74] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[75] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\aes_channel_status_reg_n_0_[75] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[76] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\aes_channel_status_reg_n_0_[76] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[77] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\aes_channel_status_reg_n_0_[77] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[78] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\aes_channel_status_reg_n_0_[78] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[79] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\aes_channel_status_reg_n_0_[79] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\aes_channel_status_reg_n_0_[7] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[80] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\aes_channel_status_reg_n_0_[80] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[81] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\aes_channel_status_reg_n_0_[81] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[82] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\aes_channel_status_reg_n_0_[82] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[83] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\aes_channel_status_reg_n_0_[83] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[84] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\aes_channel_status_reg_n_0_[84] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[85] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\aes_channel_status_reg_n_0_[85] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[86] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\aes_channel_status_reg_n_0_[86] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[87] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\aes_channel_status_reg_n_0_[87] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[88] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\aes_channel_status_reg_n_0_[88] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[89] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\aes_channel_status_reg_n_0_[89] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\aes_channel_status_reg_n_0_[8] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[90] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\aes_channel_status_reg_n_0_[90] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[91] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\aes_channel_status_reg_n_0_[91] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[92] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\aes_channel_status_reg_n_0_[92] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[93] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\aes_channel_status_reg_n_0_[93] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[94] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\aes_channel_status_reg_n_0_[94] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[95] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[95]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\aes_channel_status_reg_n_0_[95] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[96] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\aes_channel_status_reg_n_0_[96] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[97] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\aes_channel_status_reg_n_0_[97] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[98] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\aes_channel_status_reg_n_0_[98] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[99] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[127]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\aes_channel_status_reg_n_0_[99] ),
        .R(ioc_irq_en_reg_0));
  FDRE \aes_channel_status_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\aes_channel_status[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\aes_channel_status_reg_n_0_[9] ),
        .R(ioc_irq_en_reg_0));
  LUT4 #(
    .INIT(16'h0002)) 
    \buffer_address[31]_i_1__0 
       (.I0(\buffer_address[63]_i_2__0_n_0 ),
        .I1(\buffer_address[31]_i_2_n_0 ),
        .I2(\rWriteAddr_reg_n_0_[3] ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .O(\buffer_address[31]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \buffer_address[31]_i_2 
       (.I0(\rWriteAddr_reg_n_0_[10] ),
        .I1(\rWriteAddr_reg_n_0_[9] ),
        .I2(\rWriteAddr_reg_n_0_[11] ),
        .I3(\rWriteAddr_reg_n_0_[8] ),
        .I4(\rWriteAddr_reg_n_0_[2] ),
        .O(\buffer_address[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \buffer_address[63]_i_1__0 
       (.I0(\buffer_address[63]_i_2__0_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[2] ),
        .I3(\buffer_address[63]_i_3_n_0 ),
        .O(\buffer_address[63]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \buffer_address[63]_i_2__0 
       (.I0(oAxi_BResp0),
        .I1(\rWriteAddr_reg_n_0_[1] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .I3(\rWriteAddr_reg_n_0_[5] ),
        .I4(\rWriteAddr_reg_n_0_[7] ),
        .I5(\rWriteAddr_reg_n_0_[0] ),
        .O(\buffer_address[63]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \buffer_address[63]_i_3 
       (.I0(\rWriteAddr_reg_n_0_[10] ),
        .I1(\rWriteAddr_reg_n_0_[9] ),
        .I2(\rWriteAddr_reg_n_0_[11] ),
        .I3(\rWriteAddr_reg_n_0_[8] ),
        .I4(\rWriteAddr_reg_n_0_[3] ),
        .O(\buffer_address[63]_i_3_n_0 ));
  FDRE \buffer_address_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\buffer_address_reg[63]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\buffer_address_reg[63]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\buffer_address_reg[63]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\buffer_address_reg[63]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\buffer_address_reg[63]_0 [13]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\buffer_address_reg[63]_0 [14]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\buffer_address_reg[63]_0 [15]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\buffer_address_reg[63]_0 [16]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\buffer_address_reg[63]_0 [17]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\buffer_address_reg[63]_0 [18]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\buffer_address_reg[63]_0 [19]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\buffer_address_reg[63]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\buffer_address_reg[63]_0 [20]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\buffer_address_reg[63]_0 [21]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\buffer_address_reg[63]_0 [22]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\buffer_address_reg[63]_0 [23]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\buffer_address_reg[63]_0 [24]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\buffer_address_reg[63]_0 [25]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\buffer_address_reg[63]_0 [26]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\buffer_address_reg[63]_0 [27]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\buffer_address_reg[63]_0 [28]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\buffer_address_reg[63]_0 [29]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\buffer_address_reg[63]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\buffer_address_reg[63]_0 [30]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\buffer_address_reg[63]_0 [31]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[32] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\buffer_address_reg[63]_0 [32]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\buffer_address_reg[63]_0 [33]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\buffer_address_reg[63]_0 [34]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\buffer_address_reg[63]_0 [35]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\buffer_address_reg[63]_0 [36]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\buffer_address_reg[63]_0 [37]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\buffer_address_reg[63]_0 [38]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\buffer_address_reg[63]_0 [39]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\buffer_address_reg[63]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\buffer_address_reg[63]_0 [40]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\buffer_address_reg[63]_0 [41]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\buffer_address_reg[63]_0 [42]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\buffer_address_reg[63]_0 [43]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\buffer_address_reg[63]_0 [44]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\buffer_address_reg[63]_0 [45]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\buffer_address_reg[63]_0 [46]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\buffer_address_reg[63]_0 [47]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\buffer_address_reg[63]_0 [48]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\buffer_address_reg[63]_0 [49]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\buffer_address_reg[63]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\buffer_address_reg[63]_0 [50]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\buffer_address_reg[63]_0 [51]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\buffer_address_reg[63]_0 [52]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\buffer_address_reg[63]_0 [53]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\buffer_address_reg[63]_0 [54]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\buffer_address_reg[63]_0 [55]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\buffer_address_reg[63]_0 [56]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\buffer_address_reg[63]_0 [57]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\buffer_address_reg[63]_0 [58]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\buffer_address_reg[63]_0 [59]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\buffer_address_reg[63]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\buffer_address_reg[63]_0 [60]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\buffer_address_reg[63]_0 [61]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\buffer_address_reg[63]_0 [62]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\buffer_address_reg[63]_0 [63]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\buffer_address_reg[63]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\buffer_address_reg[63]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\buffer_address_reg[63]_0 [8]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\buffer_address_reg[63]_0 [9]),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    clear_ioc_irq_i_1__0
       (.I0(ioc_irq_en_reg_0),
        .I1(clear_ioc_irq_i_2__0_n_0),
        .I2(oAxi_BResp0),
        .I3(clear_ioc_irq_i_3__0_n_0),
        .I4(s_axi_lite_wdata[31]),
        .I5(\oAxi_BResp[1]_i_4__0_n_0 ),
        .O(clear_ioc_irq_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    clear_ioc_irq_i_2__0
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(\rWriteAddr_reg_n_0_[5] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .O(clear_ioc_irq_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    clear_ioc_irq_i_3__0
       (.I0(\rWriteAddr_reg_n_0_[2] ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[1] ),
        .I3(\rWriteAddr_reg_n_0_[0] ),
        .O(clear_ioc_irq_i_3__0_n_0));
  FDRE clear_ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(clear_ioc_irq_i_1__0_n_0),
        .Q(clear_ioc_irq_reg_n_0),
        .R(1'b0));
  FDRE err_irq_en_reg
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[12]),
        .Q(ctrl_reg),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \fs_multiplier_value[15]_i_1 
       (.I0(oAxi_BResp0),
        .I1(\rWriteAddr_reg_n_0_[2] ),
        .I2(\rWriteAddr_reg_n_0_[4] ),
        .I3(\rWriteAddr_reg_n_0_[0] ),
        .I4(\rWriteAddr_reg_n_0_[1] ),
        .I5(\fs_multiplier_value[15]_i_2_n_0 ),
        .O(\fs_multiplier_value[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \fs_multiplier_value[15]_i_2 
       (.I0(\oAxi_BResp[1]_i_4__0_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[3] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .I3(\rWriteAddr_reg_n_0_[5] ),
        .O(\fs_multiplier_value[15]_i_2_n_0 ));
  FDRE \fs_multiplier_value_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\fs_multiplier_value_reg[15]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\fs_multiplier_value_reg[15]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\fs_multiplier_value_reg[15]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\fs_multiplier_value_reg[15]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\fs_multiplier_value_reg[15]_0 [13]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\fs_multiplier_value_reg[15]_0 [14]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\fs_multiplier_value_reg[15]_0 [15]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\fs_multiplier_value_reg[15]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\fs_multiplier_value_reg[15]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\fs_multiplier_value_reg[15]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\fs_multiplier_value_reg[15]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\fs_multiplier_value_reg[15]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\fs_multiplier_value_reg[15]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDSE \fs_multiplier_value_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\fs_multiplier_value_reg[15]_0 [7]),
        .S(ioc_irq_en_reg_0));
  FDSE \fs_multiplier_value_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\fs_multiplier_value_reg[15]_0 [8]),
        .S(ioc_irq_en_reg_0));
  FDRE \fs_multiplier_value_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\fs_multiplier_value[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\fs_multiplier_value_reg[15]_0 [9]),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    halted_i_2__0
       (.I0(start_dma_lite),
        .I1(start_dma_lite_r),
        .I2(soft_reset_lite_r),
        .I3(soft_reset_lite),
        .O(halted0));
  FDSE ioc_irq_en_reg
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[13]),
        .Q(ioc_irq_en_reg_n_0),
        .S(ioc_irq_en_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    ioc_irq_i_1__0
       (.I0(ioc_irq_pulse),
        .I1(clear_ioc_irq_reg_n_0),
        .I2(ioc_irq),
        .O(ioc_irq_i_1__0_n_0));
  FDRE ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1__0_n_0),
        .Q(ioc_irq),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    irq_mm2s_INST_0
       (.I0(ioc_irq),
        .I1(mm2s_decode_error),
        .I2(mm2s_slave_error),
        .I3(ctrl_reg),
        .O(irq_mm2s));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    mm2s_decode_error_i_1
       (.I0(mm2s_status[0]),
        .I1(mm2s_status_valid),
        .I2(mm2s_decode_error),
        .O(mm2s_decode_error_i_1_n_0));
  FDRE mm2s_decode_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_decode_error_i_1_n_0),
        .Q(mm2s_decode_error),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    mm2s_slave_error_i_1
       (.I0(mm2s_status[1]),
        .I1(mm2s_status_valid),
        .I2(mm2s_slave_error),
        .O(mm2s_slave_error_i_1_n_0));
  FDRE mm2s_slave_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_slave_error_i_1_n_0),
        .Q(mm2s_slave_error),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \no_of_periods[7]_i_1__0 
       (.I0(\fs_multiplier_value[15]_i_2_n_0 ),
        .I1(oAxi_BResp0),
        .I2(\rWriteAddr_reg_n_0_[2] ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .I4(\rWriteAddr_reg_n_0_[1] ),
        .I5(\rWriteAddr_reg_n_0_[0] ),
        .O(\no_of_periods[7]_i_1__0_n_0 ));
  FDSE \no_of_periods_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\no_of_periods_reg[7]_0 [0]),
        .S(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\no_of_periods_reg[7]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\no_of_periods_reg[7]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\no_of_periods_reg[7]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\no_of_periods_reg[7]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\no_of_periods_reg[7]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\no_of_periods_reg[7]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\no_of_periods_reg[7]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[19]),
        .Q(\no_of_valid_channels_reg[3]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDSE \no_of_valid_channels_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[20]),
        .Q(\no_of_valid_channels_reg[3]_0 [1]),
        .S(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[21]),
        .Q(\no_of_valid_channels_reg[3]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[22]),
        .Q(\no_of_valid_channels_reg[3]_0 [3]),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h8BBBBBBBBBBBBBBB)) 
    oAxi_AWReady_i_1__0
       (.I0(s_axi_lite_awready_mm2s),
        .I1(stmWrite[1]),
        .I2(s_axi_lite_awvalid),
        .I3(s_axi_lite_awaddr[8]),
        .I4(\BOTH_ENABLED.transaction_mm2s ),
        .I5(stmWrite[0]),
        .O(oAxi_AWReady_i_1__0_n_0));
  FDRE oAxi_AWReady_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_AWReady_i_1__0_n_0),
        .Q(s_axi_lite_awready_mm2s),
        .R(start_dma_lite_r1));
  LUT6 #(
    .INIT(64'hFEAAFFFFFEAA0000)) 
    \oAxi_BResp[1]_i_2 
       (.I0(\oAxi_BResp[1]_i_3__0_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[8] ),
        .I2(\rWriteAddr_reg_n_0_[7] ),
        .I3(\oAxi_BResp[1]_i_4__0_n_0 ),
        .I4(oAxi_BResp0),
        .I5(s_axi_lite_bresp_mm2s),
        .O(\oAxi_BResp[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFE03)) 
    \oAxi_BResp[1]_i_3__0 
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[5] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\rWriteAddr_reg_n_0_[0] ),
        .I5(\rWriteAddr_reg_n_0_[1] ),
        .O(\oAxi_BResp[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \oAxi_BResp[1]_i_4__0 
       (.I0(\rWriteAddr_reg_n_0_[10] ),
        .I1(\rWriteAddr_reg_n_0_[9] ),
        .I2(\rWriteAddr_reg_n_0_[11] ),
        .I3(\rWriteAddr_reg_n_0_[8] ),
        .I4(\rWriteAddr_reg_n_0_[7] ),
        .O(\oAxi_BResp[1]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \oAxi_BResp[1]_i_5__0 
       (.I0(s_axi_lite_wvalid),
        .I1(\BOTH_ENABLED.transaction_mm2s ),
        .I2(s_axi_lite_wready_mm2s),
        .O(oAxi_BResp0));
  FDRE \oAxi_BResp_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\oAxi_BResp[1]_i_2_n_0 ),
        .Q(s_axi_lite_bresp_mm2s),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h7F7FCCCC7C4C0000)) 
    oAxi_BValid_i_1__0
       (.I0(s_axi_lite_bready),
        .I1(stmWrite[0]),
        .I2(\BOTH_ENABLED.transaction_mm2s ),
        .I3(s_axi_lite_wvalid),
        .I4(stmWrite[1]),
        .I5(oAxi_BValid_reg_0),
        .O(oAxi_BValid_i_1__0_n_0));
  FDRE oAxi_BValid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_BValid_i_1__0_n_0),
        .Q(oAxi_BValid_reg_0),
        .R(start_dma_lite_r1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[0]_i_10 
       (.I0(\aes_channel_status_reg_n_0_[128] ),
        .I1(\aes_channel_status_reg_n_0_[96] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[64] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[32] ),
        .O(\oAxi_RData[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h0F0E0002)) 
    \oAxi_RData[0]_i_11 
       (.I0(\aes_channel_status_reg_n_0_[160] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\size_per_channel_reg_n_0_[0] ),
        .O(\oAxi_RData[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000CDCF)) 
    \oAxi_RData[0]_i_6 
       (.I0(\oAxi_RData[0]_i_7_n_0 ),
        .I1(\oAxi_RData[0]_i_8_n_0 ),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(\oAxi_RData[0]_i_9_n_0 ),
        .O(\rReadAddr_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[0]_i_7 
       (.I0(\period_size_reg[15]_0 [0]),
        .I1(\fs_multiplier_value_reg[15]_0 [0]),
        .I2(Q[2]),
        .I3(\oAxi_RData[0]_i_6_0 ),
        .I4(Q[1]),
        .I5(start_dma_lite),
        .O(\oAxi_RData[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1013303010133333)) 
    \oAxi_RData[0]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [32]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [0]),
        .O(\oAxi_RData[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF040FF40)) 
    \oAxi_RData[0]_i_9 
       (.I0(\oAxi_RData[0]_i_10_n_0 ),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(\oAxi_RData_reg[15]_0 ),
        .I4(\oAxi_RData[0]_i_11_n_0 ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\oAxi_RData[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[10]_i_1 
       (.I0(\oAxi_RData[10]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[10] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[10]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[10]_i_2 
       (.I0(\oAxi_RData[10]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[10]_i_6_n_0 ),
        .I3(\oAxi_RData[10]_i_7_n_0 ),
        .I4(\oAxi_RData[10]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[10]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[170] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[10] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [7]),
        .I5(Q[6]),
        .O(\oAxi_RData[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[10]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [10]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [10]),
        .O(\oAxi_RData[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[10]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[138] ),
        .I1(\aes_channel_status_reg_n_0_[106] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[74] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[42] ),
        .O(\oAxi_RData[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[10]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [42]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [10]),
        .I5(Q[4]),
        .O(\oAxi_RData[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[10]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[10] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [7]),
        .O(\oAxi_RData[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[11]_i_1 
       (.I0(\oAxi_RData[11]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[11] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[11]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[11]_i_2 
       (.I0(\oAxi_RData[11]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[11]_i_6_n_0 ),
        .I3(\oAxi_RData[11]_i_7_n_0 ),
        .I4(\oAxi_RData[11]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[11]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[171] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[11] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [8]),
        .I5(Q[6]),
        .O(\oAxi_RData[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[11]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [11]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [11]),
        .O(\oAxi_RData[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[11]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[139] ),
        .I1(\aes_channel_status_reg_n_0_[107] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[75] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[43] ),
        .O(\oAxi_RData[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[11]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [43]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [11]),
        .I5(Q[4]),
        .O(\oAxi_RData[11]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[11]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[11] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [8]),
        .O(\oAxi_RData[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[12]_i_1 
       (.I0(\oAxi_RData[12]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[12] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[12]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hBBF30000FFFFFFFF)) 
    \oAxi_RData[12]_i_2 
       (.I0(\oAxi_RData[12]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\oAxi_RData[12]_i_6_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[12]_i_7_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[12]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[172] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[12] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [9]),
        .I5(Q[6]),
        .O(\oAxi_RData[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[12]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[140] ),
        .I1(\aes_channel_status_reg_n_0_[108] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[76] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[44] ),
        .O(\oAxi_RData[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[12]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[12] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [9]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [44]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [12]),
        .O(\oAxi_RData[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFBAEEBABBBAAABA)) 
    \oAxi_RData[12]_i_7 
       (.I0(Q[4]),
        .I1(\oAxi_RData_reg[30]_0 ),
        .I2(ctrl_reg),
        .I3(Q[2]),
        .I4(\fs_multiplier_value_reg[15]_0 [12]),
        .I5(\period_size_reg[15]_0 [12]),
        .O(\oAxi_RData[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \oAxi_RData[13]_i_1 
       (.I0(\oAxi_RData[13]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[15]_0 ),
        .I2(\oAxi_RData[13]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h00000000DDD5D5D5)) 
    \oAxi_RData[13]_i_2 
       (.I0(Q[6]),
        .I1(\oAxi_RData[13]_i_4_n_0 ),
        .I2(\oAxi_RData_reg[13] ),
        .I3(Q[3]),
        .I4(\oAxi_RData[13]_i_6_n_0 ),
        .I5(\oAxi_RData_reg[13]_0 ),
        .O(\oAxi_RData[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[13]_i_3 
       (.I0(\aes_channel_status_reg_n_0_[173] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[13] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [10]),
        .I5(Q[6]),
        .O(\oAxi_RData[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAA00F0CC)) 
    \oAxi_RData[13]_i_4 
       (.I0(\period_size_reg[15]_0 [13]),
        .I1(ioc_irq_en_reg_n_0),
        .I2(\fs_multiplier_value_reg[15]_0 [13]),
        .I3(Q[2]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(Q[4]),
        .O(\oAxi_RData[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[13]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[141] ),
        .I1(\aes_channel_status_reg_n_0_[109] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[77] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[45] ),
        .O(\oAxi_RData[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0F0A000C000A000C)) 
    \oAxi_RData[13]_i_8 
       (.I0(\buffer_address_reg[63]_0 [45]),
        .I1(\buffer_address_reg[63]_0 [13]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[13] ),
        .O(\buffer_address_reg[45]_0 ));
  LUT6 #(
    .INIT(64'hAAABBBBBAAABAAAA)) 
    \oAxi_RData[14]_i_1 
       (.I0(\oAxi_RData_reg[15] ),
        .I1(\oAxi_RData_reg[15]_2 ),
        .I2(\oAxi_RData_reg[15]_1 ),
        .I3(\oAxi_RData[14]_i_2_n_0 ),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(\oAxi_RData_reg[14] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[14]_i_10 
       (.I0(\aes_channel_status_reg_n_0_[142] ),
        .I1(\aes_channel_status_reg_n_0_[110] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[78] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[46] ),
        .O(\oAxi_RData[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[14]_i_2 
       (.I0(\aes_channel_status_reg_n_0_[174] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[14] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [11]),
        .I5(Q[6]),
        .O(\oAxi_RData[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55545454FFFFFFFF)) 
    \oAxi_RData[14]_i_4 
       (.I0(\oAxi_RData[14]_i_7_n_0 ),
        .I1(\oAxi_RData[14]_i_8_n_0 ),
        .I2(\oAxi_RData[14]_i_9_n_0 ),
        .I3(\oAxi_RData[14]_i_10_n_0 ),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\rReadAddr_reg[4]_1 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[14]_i_7 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [14]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [14]),
        .O(\oAxi_RData[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h45400000)) 
    \oAxi_RData[14]_i_8 
       (.I0(Q[3]),
        .I1(\aes_channel_status_reg_n_0_[14] ),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(\oAxi_RData_reg[24]_i_7_0 [10]),
        .I4(Q[2]),
        .O(\oAxi_RData[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[14]_i_9 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [46]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [14]),
        .I5(Q[4]),
        .O(\oAxi_RData[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAABFFAAAAABAA)) 
    \oAxi_RData[15]_i_1 
       (.I0(\oAxi_RData_reg[15] ),
        .I1(\oAxi_RData_reg[15]_1 ),
        .I2(\oAxi_RData[15]_i_3_n_0 ),
        .I3(\oAxi_RData_reg[15]_0 ),
        .I4(\oAxi_RData_reg[15]_2 ),
        .I5(\oAxi_RData_reg[15]_3 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[15]_i_12 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [15]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [15]),
        .O(\oAxi_RData[15]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[15]_i_13 
       (.I0(\aes_channel_status_reg_n_0_[143] ),
        .I1(\aes_channel_status_reg_n_0_[111] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[79] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[47] ),
        .O(\oAxi_RData[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[15]_i_14 
       (.I0(\aes_channel_status_reg_n_0_[15] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [11]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [47]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [15]),
        .O(\oAxi_RData[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[15]_i_3 
       (.I0(\aes_channel_status_reg_n_0_[175] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[15] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [12]),
        .I5(Q[6]),
        .O(\oAxi_RData[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h45455505FFFFFFFF)) 
    \oAxi_RData[15]_i_9 
       (.I0(\oAxi_RData[15]_i_12_n_0 ),
        .I1(\oAxi_RData[15]_i_13_n_0 ),
        .I2(Q[4]),
        .I3(\oAxi_RData[15]_i_14_n_0 ),
        .I4(Q[3]),
        .I5(Q[6]),
        .O(\rReadAddr_reg[5]_3 ));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \oAxi_RData[16]_i_4 
       (.I0(\oAxi_RData[16]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[16]_i_7_n_0 ),
        .I3(Q[4]),
        .I4(\oAxi_RData[16]_i_8_n_0 ),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\rReadAddr_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[16]_i_5 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[176] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\aes_channel_status_reg[176]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[16]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[144] ),
        .I1(\aes_channel_status_reg_n_0_[112] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[80] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[48] ),
        .O(\oAxi_RData[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[16]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[16] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [12]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [48]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [16]),
        .O(\oAxi_RData[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \oAxi_RData[16]_i_8 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\pcm_data_width_reg[2]_0 [0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\no_of_periods_reg[7]_0 [0]),
        .O(\oAxi_RData[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000008AAA8A8A)) 
    \oAxi_RData[17]_i_2 
       (.I0(\oAxi_RData[17]_i_5_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(\oAxi_RData_reg[17] ),
        .I4(\aes_channel_status_reg_n_0_[177] ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\rReadAddr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAACCF000)) 
    \oAxi_RData[17]_i_5 
       (.I0(\oAxi_RData[17]_i_6_n_0 ),
        .I1(\oAxi_RData[17]_i_7_n_0 ),
        .I2(\oAxi_RData[17]_i_8_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[17]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[145] ),
        .I1(\aes_channel_status_reg_n_0_[113] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[81] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[49] ),
        .O(\oAxi_RData[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[17]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[17] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [13]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [49]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [17]),
        .O(\oAxi_RData[17]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[17]_i_8 
       (.I0(\no_of_periods_reg[7]_0 [1]),
        .I1(Q[2]),
        .I2(mm2s_slave_error),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\pcm_data_width_reg[2]_0 [1]),
        .O(\oAxi_RData[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000008AAA8A8A)) 
    \oAxi_RData[18]_i_2 
       (.I0(\oAxi_RData[18]_i_5_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(\oAxi_RData_reg[17] ),
        .I4(\aes_channel_status_reg_n_0_[178] ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\rReadAddr_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAACCF000)) 
    \oAxi_RData[18]_i_5 
       (.I0(\oAxi_RData[18]_i_6_n_0 ),
        .I1(\oAxi_RData[18]_i_7_n_0 ),
        .I2(\oAxi_RData[18]_i_8_n_0 ),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[18]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[146] ),
        .I1(\aes_channel_status_reg_n_0_[114] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[82] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[50] ),
        .O(\oAxi_RData[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[18]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[18] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [14]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [50]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [18]),
        .O(\oAxi_RData[18]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[18]_i_8 
       (.I0(\no_of_periods_reg[7]_0 [2]),
        .I1(Q[2]),
        .I2(mm2s_decode_error),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\pcm_data_width_reg[2]_0 [2]),
        .O(\oAxi_RData[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FEEE)) 
    \oAxi_RData[19]_i_2 
       (.I0(\oAxi_RData_reg[15]_0 ),
        .I1(\oAxi_RData[19]_i_5_n_0 ),
        .I2(\oAxi_RData_reg[19]_i_6_n_0 ),
        .I3(Q[4]),
        .I4(\oAxi_RData[19]_i_7_n_0 ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\rReadAddr_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \oAxi_RData[19]_i_5 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\no_of_valid_channels_reg[3]_0 [0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\no_of_periods_reg[7]_0 [3]),
        .O(\oAxi_RData[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4444444044444444)) 
    \oAxi_RData[19]_i_7 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[179] ),
        .O(\oAxi_RData[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[19]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[19] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [15]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [51]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [19]),
        .O(\oAxi_RData[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[19]_i_9 
       (.I0(\aes_channel_status_reg_n_0_[147] ),
        .I1(\aes_channel_status_reg_n_0_[115] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[83] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[51] ),
        .O(\oAxi_RData[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0F0E0002)) 
    \oAxi_RData[1]_i_10 
       (.I0(\aes_channel_status_reg_n_0_[161] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\size_per_channel_reg_n_0_[1] ),
        .O(\oAxi_RData[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F440000)) 
    \oAxi_RData[1]_i_5 
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(\oAxi_RData[1]_i_6_n_0 ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(\oAxi_RData[1]_i_7_n_0 ),
        .O(\rReadAddr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[1]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[129] ),
        .I1(\aes_channel_status_reg_n_0_[97] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[65] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[33] ),
        .O(\oAxi_RData[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00FDFFFD)) 
    \oAxi_RData[1]_i_7 
       (.I0(\oAxi_RData[1]_i_8_n_0 ),
        .I1(\oAxi_RData[1]_i_9_n_0 ),
        .I2(\oAxi_RData[1]_i_5_0 ),
        .I3(\oAxi_RData_reg[15]_0 ),
        .I4(\oAxi_RData[1]_i_10_n_0 ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\oAxi_RData[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEFECCFCFEFECCCCC)) 
    \oAxi_RData[1]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[1] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [33]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [1]),
        .O(\oAxi_RData[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0333010103333131)) 
    \oAxi_RData[1]_i_9 
       (.I0(soft_reset_lite),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(\period_size_reg[15]_0 [1]),
        .I4(Q[1]),
        .I5(\fs_multiplier_value_reg[15]_0 [1]),
        .O(\oAxi_RData[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAA08AAAA08080808)) 
    \oAxi_RData[20]_i_1 
       (.I0(\oAxi_RData_reg[31]_0 ),
        .I1(\oAxi_RData[20]_i_2_n_0 ),
        .I2(\oAxi_RData[20]_i_3_n_0 ),
        .I3(\oAxi_RData_reg[20]_0 ),
        .I4(\oAxi_RData_reg[20]_1 ),
        .I5(\oAxi_RData_reg[20] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \oAxi_RData[20]_i_2 
       (.I0(Q[4]),
        .I1(\oAxi_RData[20]_i_6_n_0 ),
        .I2(Q[3]),
        .I3(\oAxi_RData[20]_i_7_n_0 ),
        .I4(\oAxi_RData[20]_i_8_n_0 ),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[20]_i_3 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[180] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[20]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[148] ),
        .I1(\aes_channel_status_reg_n_0_[116] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[84] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[52] ),
        .O(\oAxi_RData[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[20]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[20] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [16]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [52]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [20]),
        .O(\oAxi_RData[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \oAxi_RData[20]_i_8 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\no_of_valid_channels_reg[3]_0 [1]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\no_of_periods_reg[7]_0 [4]),
        .O(\oAxi_RData[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000000047FF)) 
    \oAxi_RData[21]_i_4 
       (.I0(\oAxi_RData[21]_i_6_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[21]_i_7_n_0 ),
        .I3(Q[4]),
        .I4(\oAxi_RData[21]_i_8_n_0 ),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\rReadAddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[21]_i_5 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[181] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\aes_channel_status_reg[181]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[21]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[149] ),
        .I1(\aes_channel_status_reg_n_0_[117] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[85] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[53] ),
        .O(\oAxi_RData[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[21]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[21] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [17]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [53]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [21]),
        .O(\oAxi_RData[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \oAxi_RData[21]_i_8 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\no_of_valid_channels_reg[3]_0 [2]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\no_of_periods_reg[7]_0 [5]),
        .O(\oAxi_RData[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAA08AAAA08080808)) 
    \oAxi_RData[22]_i_1 
       (.I0(\oAxi_RData_reg[31]_0 ),
        .I1(\oAxi_RData[22]_i_2_n_0 ),
        .I2(\oAxi_RData[22]_i_3_n_0 ),
        .I3(\oAxi_RData_reg[22] ),
        .I4(\oAxi_RData_reg[22]_0 ),
        .I5(\oAxi_RData_reg[20] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8A80)) 
    \oAxi_RData[22]_i_2 
       (.I0(Q[4]),
        .I1(\oAxi_RData[22]_i_7_n_0 ),
        .I2(Q[3]),
        .I3(\oAxi_RData[22]_i_8_n_0 ),
        .I4(\oAxi_RData[22]_i_9_n_0 ),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[22]_i_3 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[182] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[22]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[150] ),
        .I1(\aes_channel_status_reg_n_0_[118] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[86] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[54] ),
        .O(\oAxi_RData[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[22]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[22] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [18]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [54]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [22]),
        .O(\oAxi_RData[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h4400004000000040)) 
    \oAxi_RData[22]_i_9 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(\no_of_valid_channels_reg[3]_0 [3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(\no_of_periods_reg[7]_0 [6]),
        .O(\oAxi_RData[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000A888AAAAAAAA)) 
    \oAxi_RData[23]_i_1 
       (.I0(\oAxi_RData_reg[31]_0 ),
        .I1(\oAxi_RData[23]_i_2_n_0 ),
        .I2(\oAxi_RData_reg[23]_i_3_n_0 ),
        .I3(Q[4]),
        .I4(\oAxi_RData[23]_i_4_n_0 ),
        .I5(\oAxi_RData_reg[23] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEAAAAAAA)) 
    \oAxi_RData[23]_i_2 
       (.I0(\oAxi_RData_reg[15]_0 ),
        .I1(Q[1]),
        .I2(\no_of_periods_reg[7]_0 [7]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\oAxi_RData[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[23]_i_4 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[183] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[23]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[23] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [19]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [55]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [23]),
        .O(\oAxi_RData[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[23]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[151] ),
        .I1(\aes_channel_status_reg_n_0_[119] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[87] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[55] ),
        .O(\oAxi_RData[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0020F020)) 
    \oAxi_RData[24]_i_1 
       (.I0(\oAxi_RData[24]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[24] ),
        .I2(stmRead),
        .I3(\oAxi_RData_reg[24]_0 ),
        .I4(Q[1]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[24]_i_10 
       (.I0(\aes_channel_status_reg_n_0_[24] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [20]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [56]),
        .I4(Q[1]),
        .I5(\buffer_address_reg[63]_0 [24]),
        .O(\oAxi_RData[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[24]_i_11 
       (.I0(\aes_channel_status_reg_n_0_[152] ),
        .I1(\aes_channel_status_reg_n_0_[120] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[88] ),
        .I4(Q[1]),
        .I5(\aes_channel_status_reg_n_0_[56] ),
        .O(\oAxi_RData[24]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F444F444F44)) 
    \oAxi_RData[24]_i_2 
       (.I0(\oAxi_RData_reg[24]_1 ),
        .I1(\oAxi_RData_reg[20] ),
        .I2(\oAxi_RData[24]_i_6_n_0 ),
        .I3(\oAxi_RData_reg[15]_0 ),
        .I4(Q[4]),
        .I5(\oAxi_RData_reg[24]_i_7_n_0 ),
        .O(\oAxi_RData[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[24]_i_6 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[184] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF707F7F7)) 
    \oAxi_RData[25]_i_2 
       (.I0(\oAxi_RData_reg[25]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData_reg[17] ),
        .I4(\aes_channel_status_reg_n_0_[185] ),
        .I5(\oAxi_RData_reg[16] ),
        .O(\rReadAddr_reg[5] ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[25]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[25] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [57]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [25]),
        .O(\oAxi_RData[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[25]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[153] ),
        .I1(\aes_channel_status_reg_n_0_[121] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[89] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[57] ),
        .O(\oAxi_RData[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEFFBFFFBFFFBF)) 
    \oAxi_RData[26]_i_3 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\oAxi_RData_reg[15]_0 ),
        .I2(\aes_channel_status_reg_n_0_[186] ),
        .I3(\oAxi_RData_reg[17] ),
        .I4(Q[4]),
        .I5(\oAxi_RData_reg[26]_i_4_n_0 ),
        .O(\aes_channel_status_reg[186]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[26]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[26] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [58]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [26]),
        .O(\oAxi_RData[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[26]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[154] ),
        .I1(\aes_channel_status_reg_n_0_[122] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[90] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[58] ),
        .O(\oAxi_RData[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    \oAxi_RData[27]_i_3 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(Q[5]),
        .I2(Q[0]),
        .I3(\aes_channel_status_reg_n_0_[187] ),
        .I4(\oAxi_RData_reg[17] ),
        .I5(\oAxi_RData[27]_i_4_n_0 ),
        .O(\rReadAddr_reg[6] ));
  LUT6 #(
    .INIT(64'h1515FF15FFFFFFFF)) 
    \oAxi_RData[27]_i_4 
       (.I0(\oAxi_RData[27]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[27]_i_6_n_0 ),
        .I3(Q[5]),
        .I4(Q[0]),
        .I5(Q[4]),
        .O(\oAxi_RData[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0B0803030B080000)) 
    \oAxi_RData[27]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[27] ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\buffer_address_reg[63]_0 [59]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [27]),
        .O(\oAxi_RData[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[27]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[155] ),
        .I1(\aes_channel_status_reg_n_0_[123] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[91] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[59] ),
        .O(\oAxi_RData[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEFFBFFFBFFFBF)) 
    \oAxi_RData[28]_i_3 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\oAxi_RData_reg[15]_0 ),
        .I2(\aes_channel_status_reg_n_0_[188] ),
        .I3(\oAxi_RData_reg[17] ),
        .I4(Q[4]),
        .I5(\oAxi_RData_reg[28]_i_4_n_0 ),
        .O(\aes_channel_status_reg[188]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[28]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[28] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [60]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [28]),
        .O(\oAxi_RData[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[28]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[156] ),
        .I1(\aes_channel_status_reg_n_0_[124] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[92] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[60] ),
        .O(\oAxi_RData[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEAEFFBFFFBFFFBF)) 
    \oAxi_RData[29]_i_4 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\oAxi_RData_reg[15]_0 ),
        .I2(\aes_channel_status_reg_n_0_[189] ),
        .I3(\oAxi_RData_reg[17] ),
        .I4(\oAxi_RData_reg[29]_i_7_n_0 ),
        .I5(Q[4]),
        .O(\aes_channel_status_reg[189]_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[29]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[29] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [61]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [29]),
        .O(\oAxi_RData[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[29]_i_9 
       (.I0(\aes_channel_status_reg_n_0_[157] ),
        .I1(\aes_channel_status_reg_n_0_[125] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[93] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[61] ),
        .O(\oAxi_RData[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000000000E0E0EFE)) 
    \oAxi_RData[2]_i_1 
       (.I0(\oAxi_RData_reg[2] ),
        .I1(\oAxi_RData[2]_i_3_n_0 ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[2]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAA888A888888888)) 
    \oAxi_RData[2]_i_3 
       (.I0(Q[6]),
        .I1(\oAxi_RData[2]_i_6_n_0 ),
        .I2(\oAxi_RData[2]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[2]_i_8_n_0 ),
        .I5(Q[4]),
        .O(\oAxi_RData[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[2]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[162] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[2] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [0]),
        .I5(Q[6]),
        .O(\oAxi_RData[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4040400000004000)) 
    \oAxi_RData[2]_i_6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\fs_multiplier_value_reg[15]_0 [2]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\period_size_reg[15]_0 [2]),
        .O(\oAxi_RData[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[2]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[2] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [34]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [2]),
        .O(\oAxi_RData[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[2]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[130] ),
        .I1(\aes_channel_status_reg_n_0_[98] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[66] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[34] ),
        .O(\oAxi_RData[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hABFFABABAAAAAAAA)) 
    \oAxi_RData[30]_i_1 
       (.I0(\oAxi_RData_reg[15] ),
        .I1(\oAxi_RData[30]_i_2_n_0 ),
        .I2(\oAxi_RData[30]_i_3_n_0 ),
        .I3(\oAxi_RData_reg[31] ),
        .I4(\oAxi_RData_reg[30] ),
        .I5(\oAxi_RData_reg[31]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[30]_i_10 
       (.I0(\aes_channel_status_reg_n_0_[158] ),
        .I1(\aes_channel_status_reg_n_0_[126] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[94] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[62] ),
        .O(\oAxi_RData[30]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[30]_i_2 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[190] ),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7707770700007707)) 
    \oAxi_RData[30]_i_3 
       (.I0(\oAxi_RData_reg[30]_i_5_n_0 ),
        .I1(Q[4]),
        .I2(\oAxi_RData[30]_i_6_n_0 ),
        .I3(\oAxi_RData_reg[31]_1 ),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\oAxi_RData[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \oAxi_RData[30]_i_6 
       (.I0(ctrl_reg),
        .I1(mm2s_slave_error),
        .I2(mm2s_decode_error),
        .O(\oAxi_RData[30]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[30]_i_9 
       (.I0(\aes_channel_status_reg_n_0_[30] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [62]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [30]),
        .O(\oAxi_RData[30]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAEFFAEAEAAAAAAAA)) 
    \oAxi_RData[31]_i_1 
       (.I0(\oAxi_RData_reg[15] ),
        .I1(\oAxi_RData[31]_i_3_n_0 ),
        .I2(\oAxi_RData[31]_i_4_n_0 ),
        .I3(\oAxi_RData_reg[31] ),
        .I4(\oAxi_RData_reg[31]_2 ),
        .I5(\oAxi_RData_reg[31]_0 ),
        .O(D[18]));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \oAxi_RData[31]_i_12 
       (.I0(\aes_channel_status_reg_n_0_[31] ),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [63]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [31]),
        .O(\oAxi_RData[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[31]_i_13 
       (.I0(\aes_channel_status_reg_n_0_[159] ),
        .I1(\aes_channel_status_reg_n_0_[127] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[95] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[63] ),
        .O(\oAxi_RData[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h88F888F8FFFF88F8)) 
    \oAxi_RData[31]_i_3 
       (.I0(Q[4]),
        .I1(\oAxi_RData_reg[31]_i_8_n_0 ),
        .I2(ioc_irq),
        .I3(\oAxi_RData_reg[31]_1 ),
        .I4(Q[5]),
        .I5(Q[0]),
        .O(\oAxi_RData[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \oAxi_RData[31]_i_4 
       (.I0(\oAxi_RData_reg[16] ),
        .I1(\aes_channel_status_reg_n_0_[191] ),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_0 ),
        .O(\oAxi_RData[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[3]_i_1 
       (.I0(\oAxi_RData[3]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[3] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[3]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[3]_i_2 
       (.I0(\oAxi_RData[3]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[3]_i_6_n_0 ),
        .I3(\oAxi_RData[3]_i_7_n_0 ),
        .I4(\oAxi_RData[3]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[3]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[163] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[3] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [1]),
        .I5(Q[6]),
        .O(\oAxi_RData[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[3]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [3]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [3]),
        .O(\oAxi_RData[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[3]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[131] ),
        .I1(\aes_channel_status_reg_n_0_[99] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[67] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[35] ),
        .O(\oAxi_RData[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[3]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [35]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [3]),
        .I5(Q[4]),
        .O(\oAxi_RData[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[3]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [0]),
        .O(\oAxi_RData[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[4]_i_1 
       (.I0(\oAxi_RData[4]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[4] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[4]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFF80000FFFFFFFF)) 
    \oAxi_RData[4]_i_2 
       (.I0(\oAxi_RData[4]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[4]_i_6_n_0 ),
        .I3(\oAxi_RData[4]_i_7_n_0 ),
        .I4(\oAxi_RData[4]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[4]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[164] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[4] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [2]),
        .I5(Q[6]),
        .O(\oAxi_RData[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[4]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[132] ),
        .I1(\aes_channel_status_reg_n_0_[100] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[68] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[36] ),
        .O(\oAxi_RData[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000A0F0C000A000C)) 
    \oAxi_RData[4]_i_6 
       (.I0(\buffer_address_reg[63]_0 [36]),
        .I1(\buffer_address_reg[63]_0 [4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\oAxi_RData_reg[24]_i_7_0 [1]),
        .O(\oAxi_RData[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h4000FFFF)) 
    \oAxi_RData[4]_i_7 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(\aes_channel_status_reg_n_0_[4] ),
        .I4(Q[4]),
        .O(\oAxi_RData[4]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEAEEEAAA)) 
    \oAxi_RData[4]_i_8 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [4]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [4]),
        .O(\oAxi_RData[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \oAxi_RData[5]_i_1 
       (.I0(\oAxi_RData[5]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[15]_0 ),
        .I2(\oAxi_RData[5]_i_3_n_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h000000005555FDDD)) 
    \oAxi_RData[5]_i_2 
       (.I0(Q[6]),
        .I1(\oAxi_RData[5]_i_4_n_0 ),
        .I2(\oAxi_RData[5]_i_5_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[5]_i_6_n_0 ),
        .I5(\oAxi_RData_reg[5] ),
        .O(\oAxi_RData[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[5]_i_3 
       (.I0(\aes_channel_status_reg_n_0_[165] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[5] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [3]),
        .I5(Q[6]),
        .O(\oAxi_RData[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00E00020)) 
    \oAxi_RData[5]_i_4 
       (.I0(\oAxi_RData_reg[24]_i_7_0 [2]),
        .I1(\oAxi_RData_reg[30]_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\aes_channel_status_reg_n_0_[5] ),
        .I5(\oAxi_RData[5]_i_8_n_0 ),
        .O(\oAxi_RData[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[5]_i_5 
       (.I0(\aes_channel_status_reg_n_0_[133] ),
        .I1(\aes_channel_status_reg_n_0_[101] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[69] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[37] ),
        .O(\oAxi_RData[5]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[5]_i_6 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [5]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [5]),
        .O(\oAxi_RData[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[5]_i_8 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [37]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [5]),
        .I5(Q[4]),
        .O(\oAxi_RData[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[6]_i_1 
       (.I0(\oAxi_RData[6]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[6] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[6]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[6]_i_2 
       (.I0(\oAxi_RData[6]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[6]_i_6_n_0 ),
        .I3(\oAxi_RData[6]_i_7_n_0 ),
        .I4(\oAxi_RData[6]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[6]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[166] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[6] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [4]),
        .I5(Q[6]),
        .O(\oAxi_RData[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[6]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [6]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [6]),
        .O(\oAxi_RData[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[6]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[134] ),
        .I1(\aes_channel_status_reg_n_0_[102] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[70] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[38] ),
        .O(\oAxi_RData[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[6]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [38]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [6]),
        .I5(Q[4]),
        .O(\oAxi_RData[6]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[6]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [3]),
        .O(\oAxi_RData[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[7]_i_1 
       (.I0(\oAxi_RData[7]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[7] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[7]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[7]_i_2 
       (.I0(\oAxi_RData[7]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[7]_i_6_n_0 ),
        .I3(\oAxi_RData[7]_i_7_n_0 ),
        .I4(\oAxi_RData[7]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[7]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[167] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[7] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [5]),
        .I5(Q[6]),
        .O(\oAxi_RData[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[7]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [7]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [7]),
        .O(\oAxi_RData[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[7]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[135] ),
        .I1(\aes_channel_status_reg_n_0_[103] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[71] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[39] ),
        .O(\oAxi_RData[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[7]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [39]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [7]),
        .I5(Q[4]),
        .O(\oAxi_RData[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[7]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[7] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [4]),
        .O(\oAxi_RData[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000020202F2)) 
    \oAxi_RData[8]_i_1 
       (.I0(\oAxi_RData[8]_i_2_n_0 ),
        .I1(\oAxi_RData_reg[8] ),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[8]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[15]_1 ),
        .I5(\oAxi_RData_reg[15]_2 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h55555540FFFFFFFF)) 
    \oAxi_RData[8]_i_2 
       (.I0(\oAxi_RData[8]_i_5_n_0 ),
        .I1(Q[3]),
        .I2(\oAxi_RData[8]_i_6_n_0 ),
        .I3(\oAxi_RData[8]_i_7_n_0 ),
        .I4(\oAxi_RData[8]_i_8_n_0 ),
        .I5(Q[6]),
        .O(\oAxi_RData[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4747474700FFFFFF)) 
    \oAxi_RData[8]_i_4 
       (.I0(\aes_channel_status_reg_n_0_[168] ),
        .I1(\oAxi_RData_reg[2]_0 ),
        .I2(\size_per_channel_reg_n_0_[8] ),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[15]_4 [6]),
        .I5(Q[6]),
        .O(\oAxi_RData[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15111555)) 
    \oAxi_RData[8]_i_5 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\period_size_reg[15]_0 [8]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\fs_multiplier_value_reg[15]_0 [8]),
        .O(\oAxi_RData[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[8]_i_6 
       (.I0(\aes_channel_status_reg_n_0_[136] ),
        .I1(\aes_channel_status_reg_n_0_[104] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[72] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[40] ),
        .O(\oAxi_RData[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h10111000FFFFFFFF)) 
    \oAxi_RData[8]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\buffer_address_reg[63]_0 [40]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\buffer_address_reg[63]_0 [8]),
        .I5(Q[4]),
        .O(\oAxi_RData[8]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20302000)) 
    \oAxi_RData[8]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[8] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\oAxi_RData_reg[30]_0 ),
        .I4(\oAxi_RData_reg[24]_i_7_0 [5]),
        .O(\oAxi_RData[8]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF8A80)) 
    \oAxi_RData[9]_i_4 
       (.I0(Q[4]),
        .I1(\oAxi_RData[9]_i_7_n_0 ),
        .I2(Q[3]),
        .I3(\oAxi_RData[9]_i_8_n_0 ),
        .I4(\oAxi_RData[9]_i_9_n_0 ),
        .O(\rReadAddr_reg[5]_2 ));
  LUT6 #(
    .INIT(64'h777733737777FF7F)) 
    \oAxi_RData[9]_i_5 
       (.I0(\size_per_channel_reg_n_0_[9] ),
        .I1(Q[6]),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\aes_channel_status_reg_n_0_[169] ),
        .O(\size_per_channel_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[9]_i_7 
       (.I0(\aes_channel_status_reg_n_0_[137] ),
        .I1(\aes_channel_status_reg_n_0_[105] ),
        .I2(Q[2]),
        .I3(\aes_channel_status_reg_n_0_[73] ),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\aes_channel_status_reg_n_0_[41] ),
        .O(\oAxi_RData[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[9]_i_8 
       (.I0(\aes_channel_status_reg_n_0_[9] ),
        .I1(\oAxi_RData_reg[24]_i_7_0 [6]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [41]),
        .I4(\oAxi_RData_reg[30]_0 ),
        .I5(\buffer_address_reg[63]_0 [9]),
        .O(\oAxi_RData[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000A808FFFFFFFF)) 
    \oAxi_RData[9]_i_9 
       (.I0(Q[2]),
        .I1(\fs_multiplier_value_reg[15]_0 [9]),
        .I2(\oAxi_RData_reg[30]_0 ),
        .I3(\period_size_reg[15]_0 [9]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\oAxi_RData[9]_i_9_n_0 ));
  MUXF7 \oAxi_RData_reg[19]_i_6 
       (.I0(\oAxi_RData[19]_i_8_n_0 ),
        .I1(\oAxi_RData[19]_i_9_n_0 ),
        .O(\oAxi_RData_reg[19]_i_6_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[23]_i_3 
       (.I0(\oAxi_RData[23]_i_6_n_0 ),
        .I1(\oAxi_RData[23]_i_7_n_0 ),
        .O(\oAxi_RData_reg[23]_i_3_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[24]_i_7 
       (.I0(\oAxi_RData[24]_i_10_n_0 ),
        .I1(\oAxi_RData[24]_i_11_n_0 ),
        .O(\oAxi_RData_reg[24]_i_7_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[25]_i_5 
       (.I0(\oAxi_RData[25]_i_6_n_0 ),
        .I1(\oAxi_RData[25]_i_7_n_0 ),
        .O(\oAxi_RData_reg[25]_i_5_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[26]_i_4 
       (.I0(\oAxi_RData[26]_i_5_n_0 ),
        .I1(\oAxi_RData[26]_i_6_n_0 ),
        .O(\oAxi_RData_reg[26]_i_4_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[28]_i_4 
       (.I0(\oAxi_RData[28]_i_5_n_0 ),
        .I1(\oAxi_RData[28]_i_6_n_0 ),
        .O(\oAxi_RData_reg[28]_i_4_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[29]_i_7 
       (.I0(\oAxi_RData[29]_i_8_n_0 ),
        .I1(\oAxi_RData[29]_i_9_n_0 ),
        .O(\oAxi_RData_reg[29]_i_7_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[30]_i_5 
       (.I0(\oAxi_RData[30]_i_9_n_0 ),
        .I1(\oAxi_RData[30]_i_10_n_0 ),
        .O(\oAxi_RData_reg[30]_i_5_n_0 ),
        .S(Q[3]));
  MUXF7 \oAxi_RData_reg[31]_i_8 
       (.I0(\oAxi_RData[31]_i_12_n_0 ),
        .I1(\oAxi_RData[31]_i_13_n_0 ),
        .O(\oAxi_RData_reg[31]_i_8_n_0 ),
        .S(Q[3]));
  LUT6 #(
    .INIT(64'hFFFF7700000F7700)) 
    oAxi_WReady_i_1__0
       (.I0(\BOTH_ENABLED.transaction_mm2s ),
        .I1(s_axi_lite_wvalid),
        .I2(oAxi_WReady_i_2_n_0),
        .I3(stmWrite[1]),
        .I4(stmWrite[0]),
        .I5(s_axi_lite_wready_mm2s),
        .O(oAxi_WReady_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    oAxi_WReady_i_2
       (.I0(s_axi_lite_awvalid),
        .I1(s_axi_lite_awaddr[8]),
        .I2(\BOTH_ENABLED.transaction_mm2s ),
        .O(oAxi_WReady_i_2_n_0));
  FDRE oAxi_WReady_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_WReady_i_1__0_n_0),
        .Q(s_axi_lite_wready_mm2s),
        .R(start_dma_lite_r1));
  FDRE \pcm_data_width_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[16]),
        .Q(\pcm_data_width_reg[2]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDSE \pcm_data_width_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[17]),
        .Q(\pcm_data_width_reg[2]_0 [1]),
        .S(ioc_irq_en_reg_0));
  FDRE \pcm_data_width_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[18]),
        .Q(\pcm_data_width_reg[2]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\period_size_reg[15]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\period_size_reg[15]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\period_size_reg[15]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\period_size_reg[15]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\period_size_reg[15]_0 [13]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\period_size_reg[15]_0 [14]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\period_size_reg[15]_0 [15]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\period_size_reg[15]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\period_size_reg[15]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\period_size_reg[15]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\period_size_reg[15]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\period_size_reg[15]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\period_size_reg[15]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\period_size_reg[15]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\period_size_reg[15]_0 [8]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\period_size_reg[15]_0 [9]),
        .R(ioc_irq_en_reg_0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \rWriteAddr[11]_i_1 
       (.I0(s_axi_lite_awvalid),
        .I1(s_axi_lite_awaddr[8]),
        .I2(\BOTH_ENABLED.transaction_mm2s ),
        .I3(stmWrite[0]),
        .I4(stmWrite[1]),
        .O(rWriteAddr));
  FDRE \rWriteAddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[0]),
        .Q(\rWriteAddr_reg_n_0_[0] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[10]),
        .Q(\rWriteAddr_reg_n_0_[10] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[11]),
        .Q(\rWriteAddr_reg_n_0_[11] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[1]),
        .Q(\rWriteAddr_reg_n_0_[1] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[2]),
        .Q(\rWriteAddr_reg_n_0_[2] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[3]),
        .Q(\rWriteAddr_reg_n_0_[3] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[4]),
        .Q(\rWriteAddr_reg_n_0_[4] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[5]),
        .Q(\rWriteAddr_reg_n_0_[5] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[6]),
        .Q(\rWriteAddr_reg_n_0_[6] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[7]),
        .Q(\rWriteAddr_reg_n_0_[7] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[8]),
        .Q(\rWriteAddr_reg_n_0_[8] ),
        .R(start_dma_lite_r1));
  FDRE \rWriteAddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[9]),
        .Q(\rWriteAddr_reg_n_0_[9] ),
        .R(start_dma_lite_r1));
  FDRE reset_reg
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[1]),
        .Q(soft_reset_lite),
        .R(ioc_irq_en_reg_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    run_stop_i_1__0
       (.I0(run_stop_i_2__0_n_0),
        .I1(\rWriteAddr_reg_n_0_[3] ),
        .I2(\rWriteAddr_reg_n_0_[5] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\oAxi_BResp[1]_i_4__0_n_0 ),
        .O(ioc_irq_en));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    run_stop_i_2__0
       (.I0(\rWriteAddr_reg_n_0_[1] ),
        .I1(\rWriteAddr_reg_n_0_[0] ),
        .I2(\rWriteAddr_reg_n_0_[4] ),
        .I3(\rWriteAddr_reg_n_0_[2] ),
        .I4(oAxi_BResp0),
        .O(run_stop_i_2__0_n_0));
  FDRE run_stop_reg
       (.C(s_axi_lite_aclk),
        .CE(ioc_irq_en),
        .D(s_axi_lite_wdata[0]),
        .Q(start_dma_lite),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    s_axi_lite_bvalid_INST_0
       (.I0(\BOTH_ENABLED.transaction_mm2s ),
        .I1(oAxi_BValid_reg_0),
        .I2(\BOTH_ENABLED.transaction_s2mm ),
        .I3(s_axi_lite_bvalid_s2mm),
        .O(s_axi_lite_bvalid));
  LUT5 #(
    .INIT(32'h00000800)) 
    \size_per_channel[15]_i_1__0 
       (.I0(\size_per_channel[15]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[2] ),
        .I2(\rWriteAddr_reg_n_0_[0] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\oAxi_BResp[1]_i_4__0_n_0 ),
        .O(\size_per_channel[15]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000100)) 
    \size_per_channel[15]_i_2 
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[5] ),
        .I3(oAxi_BResp0),
        .I4(\rWriteAddr_reg_n_0_[1] ),
        .O(\size_per_channel[15]_i_2_n_0 ));
  FDRE \size_per_channel_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\size_per_channel_reg_n_0_[0] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\size_per_channel_reg_n_0_[10] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\size_per_channel_reg_n_0_[11] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\size_per_channel_reg_n_0_[12] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\size_per_channel_reg_n_0_[13] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\size_per_channel_reg_n_0_[14] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\size_per_channel_reg_n_0_[15] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\size_per_channel_reg_n_0_[1] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\size_per_channel_reg_n_0_[2] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\size_per_channel_reg_n_0_[3] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\size_per_channel_reg_n_0_[4] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\size_per_channel_reg_n_0_[5] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\size_per_channel_reg_n_0_[6] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\size_per_channel_reg_n_0_[7] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\size_per_channel_reg_n_0_[8] ),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1__0_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\size_per_channel_reg_n_0_[9] ),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h2)) 
    start_dma_lite_r_i_1__0
       (.I0(start_dma_lite),
        .I1(ioc_irq_en_reg_0),
        .O(run_stop_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h000022F2)) 
    start_halt_i_1__0
       (.I0(soft_reset_lite),
        .I1(soft_reset_lite_r),
        .I2(start_dma_lite_r),
        .I3(start_dma_lite),
        .I4(halt_complete_dm),
        .O(start_halt0));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s_sync" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_sync
   (dest_out,
    start_dma,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \CAPTURE_MM2S.pcm_data_width_reg[0]_0 ,
    \CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 ,
    S,
    \INTERLEAVED.current_address_reg[5] ,
    \bytes_transferred_reg[5] ,
    \CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 ,
    din,
    m_axis_mm2s_tdata,
    D,
    \CAPTURE_MM2S.pcm_data_width_reg[1]_0 ,
    \CAPTURE_MM2S.period_size_reg[15]_0 ,
    \CAPTURE_MM2S.period_size_reg[15]_1 ,
    \CAPTURE_MM2S.period_size_reg[15]_2 ,
    \CAPTURE_MM2S.pcm_data_width_reg[2]_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ,
    start_dma_r_reg_0,
    \CAPTURE_MM2S.no_of_periods_reg[2]_0 ,
    \grdc.rd_data_count_i_reg[3] ,
    \CAPTURE_MM2S.no_of_valid_channels_reg[2]_1 ,
    DI,
    \INTERLEAVED.byte_count_reg[8] ,
    \CAPTURE_MM2S.period_size_reg[10]_0 ,
    \CAPTURE_MM2S.period_size_reg[10]_1 ,
    \INTERLEAVED.byte_count_reg[5] ,
    O,
    \bytes_reg[9] ,
    \bytes_reg[9]_0 ,
    \transfer_count_read_reg[4] ,
    \transfer_count_read_reg[9] ,
    \transfer_count_read_reg[9]_0 ,
    \bytes_transferred_reg[4] ,
    \bytes_transferred_reg[9] ,
    \bytes_transferred_reg[9]_0 ,
    \INTERLEAVED.current_address_reg[8] ,
    \bytes_reg[8] ,
    \bytes_transferred_reg[8] ,
    s_axi_lite_aclk,
    start_dma_lite,
    aud_mclk,
    Q,
    SR,
    m_axis_mm2s_aclk,
    CO,
    mm2s_status_valid,
    reset_gen,
    almost_full,
    wr_rst_busy,
    bytes_transferred_reg,
    bytes_reg,
    \INTERLEAVED.current_address_reg[9]_i_2__0 ,
    dma_transfer_count,
    byte_count0_carry__0,
    m_axi_mm2s_rdata,
    dout,
    bytes_transferred0,
    transfer_count_read2,
    \bytes_transferred_reg[15] ,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    \INTERLEAVED.period_count[7]_i_7__0_0 ,
    \INTERLEAVED.period_count[7]_i_4__0_0 ,
    rd_data_count,
    \INTERLEAVED.count_reg[0] ,
    m_axis_mm2s_tid,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_4 ,
    \gen_wr_a.gen_word_narrow.mem_reg_5 ,
    \gen_wr_a.gen_word_narrow.mem_reg_6 ,
    \periods_reg[7] ,
    E,
    \CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 ,
    \CAPTURE_MM2S.pcm_data_width_reg[2]_1 ,
    \CAPTURE_MM2S.no_of_periods_reg[7]_0 ,
    \CAPTURE_MM2S.period_size_reg[15]_3 );
  output [15:0]dest_out;
  output start_dma;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output [0:0]\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ;
  output [2:0]\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 ;
  output [2:0]S;
  output [2:0]\INTERLEAVED.current_address_reg[5] ;
  output [2:0]\bytes_transferred_reg[5] ;
  output [2:0]\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 ;
  output [23:0]din;
  output [23:0]m_axis_mm2s_tdata;
  output [5:0]D;
  output \CAPTURE_MM2S.pcm_data_width_reg[1]_0 ;
  output [1:0]\CAPTURE_MM2S.period_size_reg[15]_0 ;
  output [15:0]\CAPTURE_MM2S.period_size_reg[15]_1 ;
  output [1:0]\CAPTURE_MM2S.period_size_reg[15]_2 ;
  output \CAPTURE_MM2S.pcm_data_width_reg[2]_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  output start_dma_r_reg_0;
  output \CAPTURE_MM2S.no_of_periods_reg[2]_0 ;
  output \grdc.rd_data_count_i_reg[3] ;
  output \CAPTURE_MM2S.no_of_valid_channels_reg[2]_1 ;
  output [2:0]DI;
  output [2:0]\INTERLEAVED.byte_count_reg[8] ;
  output [3:0]\CAPTURE_MM2S.period_size_reg[10]_0 ;
  output [3:0]\CAPTURE_MM2S.period_size_reg[10]_1 ;
  output [3:0]\INTERLEAVED.byte_count_reg[5] ;
  output [2:0]O;
  output [0:0]\bytes_reg[9] ;
  output [3:0]\bytes_reg[9]_0 ;
  output [2:0]\transfer_count_read_reg[4] ;
  output [0:0]\transfer_count_read_reg[9] ;
  output [3:0]\transfer_count_read_reg[9]_0 ;
  output [2:0]\bytes_transferred_reg[4] ;
  output [0:0]\bytes_transferred_reg[9] ;
  output [3:0]\bytes_transferred_reg[9]_0 ;
  output [2:0]\INTERLEAVED.current_address_reg[8] ;
  output [2:0]\bytes_reg[8] ;
  output [2:0]\bytes_transferred_reg[8] ;
  input s_axi_lite_aclk;
  input start_dma_lite;
  input aud_mclk;
  input [15:0]Q;
  input [0:0]SR;
  input m_axis_mm2s_aclk;
  input [0:0]CO;
  input mm2s_status_valid;
  input reset_gen;
  input almost_full;
  input wr_rst_busy;
  input [6:0]bytes_transferred_reg;
  input [6:0]bytes_reg;
  input [5:0]\INTERLEAVED.current_address_reg[9]_i_2__0 ;
  input [6:0]dma_transfer_count;
  input [6:0]byte_count0_carry__0;
  input [23:0]m_axi_mm2s_rdata;
  input [23:0]dout;
  input [12:0]bytes_transferred0;
  input [12:0]transfer_count_read2;
  input [0:0]\bytes_transferred_reg[15] ;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input [6:0]\INTERLEAVED.period_count[7]_i_7__0_0 ;
  input \INTERLEAVED.period_count[7]_i_4__0_0 ;
  input [3:0]rd_data_count;
  input \INTERLEAVED.count_reg[0] ;
  input [0:0]m_axis_mm2s_tid;
  input \gen_wr_a.gen_word_narrow.mem_reg ;
  input \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  input \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  input [7:0]\periods_reg[7] ;
  input [0:0]E;
  input [3:0]\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 ;
  input [2:0]\CAPTURE_MM2S.pcm_data_width_reg[2]_1 ;
  input [7:0]\CAPTURE_MM2S.no_of_periods_reg[7]_0 ;
  input [15:0]\CAPTURE_MM2S.period_size_reg[15]_3 ;

  wire \CAPTURE_MM2S.no_of_periods_reg[2]_0 ;
  wire [7:0]\CAPTURE_MM2S.no_of_periods_reg[7]_0 ;
  wire [2:0]\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 ;
  wire \CAPTURE_MM2S.no_of_valid_channels_reg[2]_1 ;
  wire [2:0]\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 ;
  wire [3:0]\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 ;
  wire [0:0]\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ;
  wire \CAPTURE_MM2S.pcm_data_width_reg[1]_0 ;
  wire \CAPTURE_MM2S.pcm_data_width_reg[2]_0 ;
  wire [2:0]\CAPTURE_MM2S.pcm_data_width_reg[2]_1 ;
  wire [3:0]\CAPTURE_MM2S.period_size_reg[10]_0 ;
  wire [3:0]\CAPTURE_MM2S.period_size_reg[10]_1 ;
  wire [1:0]\CAPTURE_MM2S.period_size_reg[15]_0 ;
  wire [15:0]\CAPTURE_MM2S.period_size_reg[15]_1 ;
  wire [1:0]\CAPTURE_MM2S.period_size_reg[15]_2 ;
  wire [15:0]\CAPTURE_MM2S.period_size_reg[15]_3 ;
  wire [0:0]CO;
  wire [5:0]D;
  wire [2:0]DI;
  wire [0:0]E;
  wire [3:0]\INTERLEAVED.byte_count_reg[5] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[8] ;
  wire \INTERLEAVED.count[3]_i_8_n_0 ;
  wire \INTERLEAVED.count_reg[0] ;
  wire [2:0]\INTERLEAVED.current_address_reg[5] ;
  wire [2:0]\INTERLEAVED.current_address_reg[8] ;
  wire [5:0]\INTERLEAVED.current_address_reg[9]_i_2__0 ;
  wire \INTERLEAVED.period_count[7]_i_4__0_0 ;
  wire \INTERLEAVED.period_count[7]_i_6__0_n_0 ;
  wire [6:0]\INTERLEAVED.period_count[7]_i_7__0_0 ;
  wire \INTERLEAVED.period_count[7]_i_7__0_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_8_n_0 ;
  wire [2:0]O;
  wire [15:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ;
  wire almost_full;
  wire aud_mclk;
  wire [6:0]byte_count0_carry__0;
  wire byte_count0_carry_i_8__0_n_0;
  wire \bytes[3]_i_3__0_n_0 ;
  wire \bytes[3]_i_4__0_n_0 ;
  wire \bytes[3]_i_5__0_n_0 ;
  wire \bytes[3]_i_6__0_n_0 ;
  wire \bytes[6]_i_2__0_n_0 ;
  wire \bytes[6]_i_3__0_n_0 ;
  wire \bytes[6]_i_4__0_n_0 ;
  wire \bytes[6]_i_5__0_n_0 ;
  wire [6:0]bytes_reg;
  wire \bytes_reg[3]_i_2__0_n_0 ;
  wire \bytes_reg[3]_i_2__0_n_1 ;
  wire \bytes_reg[3]_i_2__0_n_2 ;
  wire \bytes_reg[3]_i_2__0_n_3 ;
  wire \bytes_reg[6]_i_1__0_n_1 ;
  wire \bytes_reg[6]_i_1__0_n_2 ;
  wire \bytes_reg[6]_i_1__0_n_3 ;
  wire [2:0]\bytes_reg[8] ;
  wire [0:0]\bytes_reg[9] ;
  wire [3:0]\bytes_reg[9]_0 ;
  wire [12:0]bytes_transferred0;
  wire \bytes_transferred[3]_i_3__0_n_0 ;
  wire \bytes_transferred[3]_i_4__0_n_0 ;
  wire \bytes_transferred[3]_i_5__0_n_0 ;
  wire \bytes_transferred[3]_i_6__0_n_0 ;
  wire \bytes_transferred[6]_i_2__0_n_0 ;
  wire \bytes_transferred[6]_i_3__0_n_0 ;
  wire \bytes_transferred[6]_i_4__0_n_0 ;
  wire \bytes_transferred[6]_i_5__0_n_0 ;
  wire [6:0]bytes_transferred_reg;
  wire [0:0]\bytes_transferred_reg[15] ;
  wire \bytes_transferred_reg[3]_i_2__0_n_0 ;
  wire \bytes_transferred_reg[3]_i_2__0_n_1 ;
  wire \bytes_transferred_reg[3]_i_2__0_n_2 ;
  wire \bytes_transferred_reg[3]_i_2__0_n_3 ;
  wire [2:0]\bytes_transferred_reg[4] ;
  wire [2:0]\bytes_transferred_reg[5] ;
  wire \bytes_transferred_reg[6]_i_1__0_n_1 ;
  wire \bytes_transferred_reg[6]_i_1__0_n_2 ;
  wire \bytes_transferred_reg[6]_i_1__0_n_3 ;
  wire [2:0]\bytes_transferred_reg[8] ;
  wire [0:0]\bytes_transferred_reg[9] ;
  wire [3:0]\bytes_transferred_reg[9]_0 ;
  wire dest_arst;
  wire [15:0]dest_out;
  wire [23:0]din;
  wire [6:0]dma_transfer_count;
  wire [23:0]dout;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_2 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_3 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_4 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_5 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_6 ;
  wire \grdc.rd_data_count_i_reg[3] ;
  wire [23:0]m_axi_mm2s_rdata;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [23:0]m_axis_mm2s_tdata;
  wire [0:0]m_axis_mm2s_tid;
  wire mm2s_status_valid;
  wire [7:0]no_of_periods;
  wire [3:3]no_of_valid_channels;
  wire [2:1]pcm_data_width;
  wire \periods[7]_i_10__0_n_0 ;
  wire \periods[7]_i_4__0_n_0 ;
  wire \periods[7]_i_5__0_n_0 ;
  wire \periods[7]_i_7__0_n_0 ;
  wire \periods[7]_i_8__0_n_0 ;
  wire \periods[7]_i_9__0_n_0 ;
  wire [7:0]\periods_reg[7] ;
  wire [3:0]rd_data_count;
  wire reset_gen;
  wire s_axi_lite_aclk;
  wire soft_reset_core;
  wire start_dma;
  wire start_dma_lite;
  wire start_dma_r_reg_0;
  wire [12:0]transfer_count_read2;
  wire \transfer_count_read[3]_i_2__0_n_0 ;
  wire \transfer_count_read[3]_i_3__0_n_0 ;
  wire \transfer_count_read[3]_i_4__0_n_0 ;
  wire \transfer_count_read[3]_i_5__0_n_0 ;
  wire \transfer_count_read[6]_i_2__0_n_0 ;
  wire \transfer_count_read[6]_i_3__0_n_0 ;
  wire \transfer_count_read[6]_i_4__0_n_0 ;
  wire \transfer_count_read[6]_i_5__0_n_0 ;
  wire \transfer_count_read_reg[3]_i_1__0_n_0 ;
  wire \transfer_count_read_reg[3]_i_1__0_n_1 ;
  wire \transfer_count_read_reg[3]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[3]_i_1__0_n_3 ;
  wire [2:0]\transfer_count_read_reg[4] ;
  wire \transfer_count_read_reg[6]_i_1__0_n_1 ;
  wire \transfer_count_read_reg[6]_i_1__0_n_2 ;
  wire \transfer_count_read_reg[6]_i_1__0_n_3 ;
  wire [0:0]\transfer_count_read_reg[9] ;
  wire [3:0]\transfer_count_read_reg[9]_0 ;
  wire wr_rst_busy;
  wire NLW_CDC_START_DMA_AUD_INST_dest_out_UNCONNECTED;
  wire [0:0]\NLW_bytes_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [0:0]\NLW_bytes_transferred_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [0:0]\NLW_transfer_count_read_reg[3]_i_1__0_O_UNCONNECTED ;

  FDRE \CAPTURE_MM2S.no_of_periods_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [0]),
        .Q(no_of_periods[0]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [1]),
        .Q(no_of_periods[1]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [2]),
        .Q(no_of_periods[2]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [3]),
        .Q(no_of_periods[3]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [4]),
        .Q(no_of_periods[4]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [5]),
        .Q(no_of_periods[5]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [6]),
        .Q(no_of_periods[6]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_periods_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_periods_reg[7]_0 [7]),
        .Q(no_of_periods[7]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_valid_channels_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 [0]),
        .Q(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_valid_channels_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 [1]),
        .Q(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_valid_channels_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 [2]),
        .Q(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .R(SR));
  FDRE \CAPTURE_MM2S.no_of_valid_channels_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 [3]),
        .Q(no_of_valid_channels),
        .R(SR));
  FDRE \CAPTURE_MM2S.pcm_data_width_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.pcm_data_width_reg[2]_1 [0]),
        .Q(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .R(SR));
  FDRE \CAPTURE_MM2S.pcm_data_width_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.pcm_data_width_reg[2]_1 [1]),
        .Q(pcm_data_width[1]),
        .R(SR));
  FDRE \CAPTURE_MM2S.pcm_data_width_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.pcm_data_width_reg[2]_1 [2]),
        .Q(pcm_data_width[2]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [0]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [0]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [10]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [10]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [11]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [11]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [12]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [12]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [13]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [13]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [14]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [14]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [15]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [15]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [1]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [1]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [2]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [2]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [3]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [3]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [4]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [4]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [5]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [5]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [6]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [6]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [7]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [7]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [8]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [8]),
        .R(SR));
  FDRE \CAPTURE_MM2S.period_size_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(\CAPTURE_MM2S.period_size_reg[15]_3 [9]),
        .Q(\CAPTURE_MM2S.period_size_reg[15]_1 [9]),
        .R(SR));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_single CDC_START_DMA_AUD_INST
       (.dest_clk(aud_mclk),
        .dest_out(NLW_CDC_START_DMA_AUD_INST_dest_out_UNCONNECTED),
        .src_clk(s_axi_lite_aclk),
        .src_in(start_dma_lite));
  LUT6 #(
    .INIT(64'hAAA800020002AAA8)) 
    \INTERLEAVED.count[3]_i_5__0 
       (.I0(\INTERLEAVED.count_reg[0] ),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(no_of_valid_channels),
        .I5(m_axis_mm2s_tid),
        .O(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hB2BB2222)) 
    \INTERLEAVED.count[3]_i_6__0 
       (.I0(rd_data_count[3]),
        .I1(no_of_valid_channels),
        .I2(rd_data_count[2]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I4(\INTERLEAVED.count[3]_i_8_n_0 ),
        .O(\grdc.rd_data_count_i_reg[3] ));
  LUT6 #(
    .INIT(64'hD0FDD0FDFFFFD0FD)) 
    \INTERLEAVED.count[3]_i_8 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I1(rd_data_count[0]),
        .I2(rd_data_count[1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(rd_data_count[2]),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\INTERLEAVED.count[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA596A)) 
    \INTERLEAVED.current_address[5]_i_4__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [1]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(\INTERLEAVED.current_address_reg[5] [1]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_10 
       (.I0(m_axi_mm2s_rdata[16]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[16]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_11 
       (.I0(m_axi_mm2s_rdata[15]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[15]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_12 
       (.I0(m_axi_mm2s_rdata[14]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[14]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_13 
       (.I0(m_axi_mm2s_rdata[13]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[13]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_14 
       (.I0(m_axi_mm2s_rdata[12]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[12]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_15 
       (.I0(m_axi_mm2s_rdata[11]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[11]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_16 
       (.I0(m_axi_mm2s_rdata[10]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[10]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_17 
       (.I0(m_axi_mm2s_rdata[9]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[9]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_18 
       (.I0(m_axi_mm2s_rdata[8]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[8]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_27 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_6 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[7]),
        .O(din[7]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_28 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_5 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[6]),
        .O(din[6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_29 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_4 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[5]),
        .O(din[5]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_3 
       (.I0(m_axi_mm2s_rdata[23]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[23]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_30 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_3 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[4]),
        .O(din[4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_31 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_2 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[3]),
        .O(din[3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_32 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[2]),
        .O(din[2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_33 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[1]),
        .O(din[1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_34 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg ),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(m_axi_mm2s_rdata[0]),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_37 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .O(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_4 
       (.I0(m_axi_mm2s_rdata[22]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[22]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_5 
       (.I0(m_axi_mm2s_rdata[21]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[21]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_6 
       (.I0(m_axi_mm2s_rdata[20]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[20]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_7 
       (.I0(m_axi_mm2s_rdata[19]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[19]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_8 
       (.I0(m_axi_mm2s_rdata[18]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[18]));
  LUT3 #(
    .INIT(8'hA8)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_9 
       (.I0(m_axi_mm2s_rdata[17]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(din[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \INTERLEAVED.period_count[7]_i_4__0 
       (.I0(\INTERLEAVED.period_count[7]_i_6__0_n_0 ),
        .I1(no_of_periods[2]),
        .I2(\INTERLEAVED.period_count[7]_i_7__0_0 [1]),
        .I3(no_of_periods[1]),
        .I4(\INTERLEAVED.period_count[7]_i_7__0_0 [0]),
        .I5(\INTERLEAVED.period_count[7]_i_7__0_n_0 ),
        .O(\CAPTURE_MM2S.no_of_periods_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \INTERLEAVED.period_count[7]_i_6__0 
       (.I0(no_of_periods[0]),
        .I1(\INTERLEAVED.period_count[7]_i_4__0_0 ),
        .I2(no_of_periods[4]),
        .I3(\INTERLEAVED.period_count[7]_i_7__0_0 [3]),
        .O(\INTERLEAVED.period_count[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \INTERLEAVED.period_count[7]_i_7__0 
       (.I0(\INTERLEAVED.period_count[7]_i_7__0_0 [2]),
        .I1(no_of_periods[3]),
        .I2(\INTERLEAVED.period_count[7]_i_7__0_0 [4]),
        .I3(no_of_periods[5]),
        .I4(\INTERLEAVED.period_count[7]_i_8_n_0 ),
        .O(\INTERLEAVED.period_count[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \INTERLEAVED.period_count[7]_i_8 
       (.I0(no_of_periods[7]),
        .I1(\INTERLEAVED.period_count[7]_i_7__0_0 [6]),
        .I2(no_of_periods[6]),
        .I3(\INTERLEAVED.period_count[7]_i_7__0_0 [5]),
        .O(\INTERLEAVED.period_count[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2000)) 
    \INTERLEAVED.ready_to_send_i_2 
       (.I0(start_dma),
        .I1(soft_reset_core),
        .I2(dest_arst),
        .I3(m_axis_mm2s_aresetn),
        .O(start_dma_r_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \PCM_MEM_TO_BUFFER.count[1]_i_2 
       (.I0(pcm_data_width[1]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .O(\CAPTURE_MM2S.pcm_data_width_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h000000D8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCF0AA)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCCF0AA)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(no_of_valid_channels),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hAAAAAAC0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I1(no_of_valid_channels),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1__0 
       (.I0(no_of_valid_channels),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h02AA)) 
    byte_count0_carry__0_i_1__0
       (.I0(byte_count0_carry__0[5]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(no_of_valid_channels),
        .O(\INTERLEAVED.byte_count_reg[8] [2]));
  LUT6 #(
    .INIT(64'h00020202A8AAAAAA)) 
    byte_count0_carry__0_i_2__0
       (.I0(byte_count0_carry__0[4]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(no_of_valid_channels),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\INTERLEAVED.byte_count_reg[8] [1]));
  LUT6 #(
    .INIT(64'h008022A208882AAA)) 
    byte_count0_carry__0_i_3__0
       (.I0(byte_count0_carry__0[3]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I5(no_of_valid_channels),
        .O(\INTERLEAVED.byte_count_reg[8] [0]));
  LUT5 #(
    .INIT(32'h5700A8FF)) 
    byte_count0_carry__0_i_5__0
       (.I0(no_of_valid_channels),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(byte_count0_carry__0[5]),
        .I4(byte_count0_carry__0[6]),
        .O(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h30F0AF50CF0F50AF)) 
    byte_count0_carry__0_i_6__0
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(byte_count0_carry__0[4]),
        .I3(no_of_valid_channels),
        .I4(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I5(byte_count0_carry__0[5]),
        .O(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    byte_count0_carry__0_i_7__0
       (.I0(D[3]),
        .I1(byte_count0_carry__0[3]),
        .I2(byte_count0_carry__0[4]),
        .I3(D[4]),
        .O(\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 [0]));
  LUT6 #(
    .INIT(64'h008022A208882AAA)) 
    byte_count0_carry_i_1__0
       (.I0(byte_count0_carry__0[2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA082A)) 
    byte_count0_carry_i_2__0
       (.I0(byte_count0_carry__0[1]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    byte_count0_carry_i_3__0
       (.I0(byte_count0_carry__0[0]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    byte_count0_carry_i_4__0
       (.I0(D[2]),
        .I1(byte_count0_carry__0[2]),
        .I2(D[3]),
        .I3(byte_count0_carry__0[3]),
        .O(\INTERLEAVED.byte_count_reg[5] [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    byte_count0_carry_i_5__0
       (.I0(byte_count0_carry_i_8__0_n_0),
        .I1(byte_count0_carry__0[1]),
        .I2(D[2]),
        .I3(byte_count0_carry__0[2]),
        .O(\INTERLEAVED.byte_count_reg[5] [2]));
  LUT6 #(
    .INIT(64'h33FF7B3FCC0084C0)) 
    byte_count0_carry_i_6__0
       (.I0(byte_count0_carry__0[0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I5(byte_count0_carry__0[1]),
        .O(\INTERLEAVED.byte_count_reg[5] [1]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    byte_count0_carry_i_7__0
       (.I0(byte_count0_carry__0[0]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .O(\INTERLEAVED.byte_count_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEEFFEFEF)) 
    byte_count0_carry_i_8__0
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .O(byte_count0_carry_i_8__0_n_0));
  LUT6 #(
    .INIT(64'hFFFF8FFFFFFFFFFF)) 
    \bytes[3]_i_1__0 
       (.I0(mm2s_status_valid),
        .I1(CO),
        .I2(m_axis_mm2s_aresetn),
        .I3(dest_arst),
        .I4(soft_reset_core),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bytes[3]_i_3__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(\bytes[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \bytes[3]_i_4__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(bytes_reg[2]),
        .O(\bytes[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF27000000D8)) 
    \bytes[3]_i_5__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .I5(bytes_reg[1]),
        .O(\bytes[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \bytes[3]_i_6__0 
       (.I0(pcm_data_width[1]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(bytes_reg[0]),
        .O(\bytes[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \bytes[6]_i_2__0 
       (.I0(no_of_valid_channels),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(\bytes[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \bytes[6]_i_3__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(no_of_valid_channels),
        .I3(bytes_reg[5]),
        .O(\bytes[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111EFFFFEEE1000)) 
    \bytes[6]_i_4__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(no_of_valid_channels),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(bytes_reg[4]),
        .O(\bytes[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \bytes[6]_i_5__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(no_of_valid_channels),
        .I5(bytes_reg[3]),
        .O(\bytes[6]_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\bytes_reg[3]_i_2__0_n_0 ,\bytes_reg[3]_i_2__0_n_1 ,\bytes_reg[3]_i_2__0_n_2 ,\bytes_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],bytes_reg[1],\bytes[3]_i_3__0_n_0 ,1'b0}),
        .O({O,\NLW_bytes_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\bytes[3]_i_4__0_n_0 ,\bytes[3]_i_5__0_n_0 ,\bytes[3]_i_6__0_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[6]_i_1__0 
       (.CI(\bytes_reg[3]_i_2__0_n_0 ),
        .CO({\bytes_reg[9] ,\bytes_reg[6]_i_1__0_n_1 ,\bytes_reg[6]_i_1__0_n_2 ,\bytes_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes[6]_i_2__0_n_0 ,D[4:3]}),
        .O(\bytes_reg[9]_0 ),
        .S({bytes_reg[6],\bytes[6]_i_3__0_n_0 ,\bytes[6]_i_4__0_n_0 ,\bytes[6]_i_5__0_n_0 }));
  LUT6 #(
    .INIT(64'hFFFF8FFFFFFFFFFF)) 
    \bytes_transferred[3]_i_1__0 
       (.I0(\bytes_transferred_reg[15] ),
        .I1(mm2s_status_valid),
        .I2(m_axis_mm2s_aresetn),
        .I3(dest_arst),
        .I4(soft_reset_core),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bytes_transferred[3]_i_3__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(\bytes_transferred[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \bytes_transferred[3]_i_4__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(bytes_transferred_reg[2]),
        .O(\bytes_transferred[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF27000000D8)) 
    \bytes_transferred[3]_i_5__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .I5(bytes_transferred_reg[1]),
        .O(\bytes_transferred[3]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \bytes_transferred[3]_i_6__0 
       (.I0(pcm_data_width[1]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(bytes_transferred_reg[0]),
        .O(\bytes_transferred[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \bytes_transferred[6]_i_2__0 
       (.I0(no_of_valid_channels),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(\bytes_transferred[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \bytes_transferred[6]_i_3__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(no_of_valid_channels),
        .I3(bytes_transferred_reg[5]),
        .O(\bytes_transferred[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111EFFFFEEE1000)) 
    \bytes_transferred[6]_i_4__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(no_of_valid_channels),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(bytes_transferred_reg[4]),
        .O(\bytes_transferred[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \bytes_transferred[6]_i_5__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(no_of_valid_channels),
        .I5(bytes_transferred_reg[3]),
        .O(\bytes_transferred[6]_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\bytes_transferred_reg[3]_i_2__0_n_0 ,\bytes_transferred_reg[3]_i_2__0_n_1 ,\bytes_transferred_reg[3]_i_2__0_n_2 ,\bytes_transferred_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],bytes_transferred_reg[1],\bytes_transferred[3]_i_3__0_n_0 ,1'b0}),
        .O({\bytes_transferred_reg[4] ,\NLW_bytes_transferred_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\bytes_transferred[3]_i_4__0_n_0 ,\bytes_transferred[3]_i_5__0_n_0 ,\bytes_transferred[3]_i_6__0_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[6]_i_1__0 
       (.CI(\bytes_transferred_reg[3]_i_2__0_n_0 ),
        .CO({\bytes_transferred_reg[9] ,\bytes_transferred_reg[6]_i_1__0_n_1 ,\bytes_transferred_reg[6]_i_1__0_n_2 ,\bytes_transferred_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_transferred[6]_i_2__0_n_0 ,D[4:3]}),
        .O(\bytes_transferred_reg[9]_0 ),
        .S({bytes_transferred_reg[6],\bytes_transferred[6]_i_3__0_n_0 ,\bytes_transferred[6]_i_4__0_n_0 ,\bytes_transferred[6]_i_5__0_n_0 }));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/INTERLEAVED.current_address[5]_i_3__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\INTERLEAVED.current_address_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/INTERLEAVED.current_address[5]_i_5__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [0]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .O(\INTERLEAVED.current_address_reg[5] [0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_3__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [5]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(no_of_valid_channels),
        .O(\INTERLEAVED.current_address_reg[8] [2]));
  LUT6 #(
    .INIT(64'h55565656A9AAAAAA)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_4__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [4]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(no_of_valid_channels),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\INTERLEAVED.current_address_reg[8] [1]));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_5__0 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2__0 [3]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I5(no_of_valid_channels),
        .O(\INTERLEAVED.current_address_reg[8] [0]));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/i__carry_i_10__0 
       (.I0(bytes_transferred_reg[3]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I5(no_of_valid_channels),
        .O(\bytes_transferred_reg[8] [0]));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/i__carry_i_11__0 
       (.I0(bytes_transferred_reg[2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\bytes_transferred_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/i__carry_i_13__0 
       (.I0(bytes_transferred_reg[0]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .O(\bytes_transferred_reg[5] [0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/i__carry_i_8__0 
       (.I0(bytes_transferred_reg[5]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(no_of_valid_channels),
        .O(\bytes_transferred_reg[8] [2]));
  LUT6 #(
    .INIT(64'h55565656A9AAAAAA)) 
    \command_generator_1/i__carry_i_9__0 
       (.I0(bytes_transferred_reg[4]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(no_of_valid_channels),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\bytes_transferred_reg[8] [1]));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/transfer_count_read1_carry_i_10__0 
       (.I0(bytes_reg[3]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I5(no_of_valid_channels),
        .O(\bytes_reg[8] [0]));
  LUT6 #(
    .INIT(64'h559566A659996AAA)) 
    \command_generator_1/transfer_count_read1_carry_i_11__0 
       (.I0(bytes_reg[2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/transfer_count_read1_carry_i_13__0 
       (.I0(bytes_reg[0]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/transfer_count_read1_carry_i_8__0 
       (.I0(bytes_reg[5]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(no_of_valid_channels),
        .O(\bytes_reg[8] [2]));
  LUT6 #(
    .INIT(64'h55565656A9AAAAAA)) 
    \command_generator_1/transfer_count_read1_carry_i_9__0 
       (.I0(bytes_reg[4]),
        .I1(pcm_data_width[2]),
        .I2(pcm_data_width[1]),
        .I3(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I4(no_of_valid_channels),
        .I5(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .O(\bytes_reg[8] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__0
       (.I0(\CAPTURE_MM2S.period_size_reg[15]_1 [15]),
        .I1(bytes_transferred0[12]),
        .O(\CAPTURE_MM2S.period_size_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2__0
       (.I0(bytes_transferred0[10]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [13]),
        .I2(bytes_transferred0[11]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [14]),
        .I4(bytes_transferred0[9]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [12]),
        .O(\CAPTURE_MM2S.period_size_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA596A)) 
    i__carry_i_12__0
       (.I0(bytes_transferred_reg[1]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(\bytes_transferred_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__1
       (.I0(bytes_transferred0[7]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [10]),
        .I2(bytes_transferred0[8]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [11]),
        .I4(bytes_transferred0[6]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [9]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__1
       (.I0(bytes_transferred0[4]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [7]),
        .I2(bytes_transferred0[5]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [8]),
        .I4(bytes_transferred0[3]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [6]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__1
       (.I0(bytes_transferred0[1]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [4]),
        .I2(bytes_transferred0[2]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [5]),
        .I4(bytes_transferred0[0]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [3]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_1 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4__1
       (.I0(\CAPTURE_MM2S.period_size_reg[15]_1 [2]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [1]),
        .I2(\CAPTURE_MM2S.period_size_reg[15]_1 [0]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04040400)) 
    m_axi_mm2s_rready_INST_0_i_3
       (.I0(almost_full),
        .I1(start_dma),
        .I2(wr_rst_busy),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(dout[2]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(dout[3]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(dout[4]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(dout[5]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[5]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(dout[6]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(dout[7]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(dout[8]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[8]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(dout[9]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(dout[10]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[10]));
  LUT3 #(
    .INIT(8'hA8)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(dout[11]),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[11]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(dout[12]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(dout[13]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[13]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(dout[14]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hA888)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(dout[15]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[15]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[24]_INST_0 
       (.I0(dout[16]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[16]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[25]_INST_0 
       (.I0(dout[17]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[17]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[26]_INST_0 
       (.I0(dout[18]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[18]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[27]_INST_0 
       (.I0(dout[19]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[19]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[28]_INST_0 
       (.I0(dout[20]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[20]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[29]_INST_0 
       (.I0(dout[21]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[21]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[30]_INST_0 
       (.I0(dout[22]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \m_axis_mm2s_tdata[31]_INST_0 
       (.I0(dout[23]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(pcm_data_width[2]),
        .O(m_axis_mm2s_tdata[23]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(dout[0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(dout[1]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    period_interrupt_i_1__0
       (.I0(mm2s_status_valid),
        .I1(\bytes_transferred_reg[15] ),
        .I2(m_axis_mm2s_aresetn),
        .I3(dest_arst),
        .I4(soft_reset_core),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \periods[7]_i_10__0 
       (.I0(no_of_periods[2]),
        .I1(no_of_periods[0]),
        .I2(no_of_periods[1]),
        .I3(no_of_periods[3]),
        .O(\periods[7]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFFFFFFFFFF)) 
    \periods[7]_i_1__0 
       (.I0(\periods[7]_i_4__0_n_0 ),
        .I1(\periods[7]_i_5__0_n_0 ),
        .I2(CO),
        .I3(mm2s_status_valid),
        .I4(reset_gen),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBDDB)) 
    \periods[7]_i_4__0 
       (.I0(\periods_reg[7] [0]),
        .I1(no_of_periods[0]),
        .I2(no_of_periods[1]),
        .I3(\periods_reg[7] [1]),
        .I4(\periods[7]_i_7__0_n_0 ),
        .I5(\periods[7]_i_8__0_n_0 ),
        .O(\periods[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hBE7DD7BE)) 
    \periods[7]_i_5__0 
       (.I0(\periods_reg[7] [6]),
        .I1(\periods_reg[7] [7]),
        .I2(no_of_periods[7]),
        .I3(\periods[7]_i_9__0_n_0 ),
        .I4(no_of_periods[6]),
        .O(\periods[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h7B7B7BBDDEDEDEE7)) 
    \periods[7]_i_7__0 
       (.I0(\periods_reg[7] [2]),
        .I1(no_of_periods[3]),
        .I2(no_of_periods[2]),
        .I3(no_of_periods[0]),
        .I4(no_of_periods[1]),
        .I5(\periods_reg[7] [3]),
        .O(\periods[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'hBD7BE7DE)) 
    \periods[7]_i_8__0 
       (.I0(\periods_reg[7] [4]),
        .I1(no_of_periods[5]),
        .I2(no_of_periods[4]),
        .I3(\periods[7]_i_10__0_n_0 ),
        .I4(\periods_reg[7] [5]),
        .O(\periods[7]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \periods[7]_i_9__0 
       (.I0(no_of_periods[4]),
        .I1(no_of_periods[2]),
        .I2(no_of_periods[0]),
        .I3(no_of_periods[1]),
        .I4(no_of_periods[3]),
        .I5(no_of_periods[5]),
        .O(\periods[7]_i_9__0_n_0 ));
  FDRE start_dma_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(start_dma_lite),
        .Q(start_dma),
        .R(SR));
  LUT2 #(
    .INIT(4'h9)) 
    transfer_count_read1_carry__0_i_1__0
       (.I0(\CAPTURE_MM2S.period_size_reg[15]_1 [15]),
        .I1(transfer_count_read2[12]),
        .O(\CAPTURE_MM2S.period_size_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry__0_i_2__0
       (.I0(transfer_count_read2[9]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [12]),
        .I2(transfer_count_read2[11]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [14]),
        .I4(transfer_count_read2[10]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [13]),
        .O(\CAPTURE_MM2S.period_size_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA596A)) 
    transfer_count_read1_carry_i_12__0
       (.I0(bytes_reg[1]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(pcm_data_width[1]),
        .I5(pcm_data_width[2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_1__0
       (.I0(transfer_count_read2[7]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [10]),
        .I2(transfer_count_read2[8]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [11]),
        .I4(transfer_count_read2[6]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [9]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_0 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_2__0
       (.I0(transfer_count_read2[4]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [7]),
        .I2(transfer_count_read2[5]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [8]),
        .I4(transfer_count_read2[3]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [6]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_3__0
       (.I0(transfer_count_read2[1]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [4]),
        .I2(transfer_count_read2[2]),
        .I3(\CAPTURE_MM2S.period_size_reg[15]_1 [5]),
        .I4(transfer_count_read2[0]),
        .I5(\CAPTURE_MM2S.period_size_reg[15]_1 [3]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    transfer_count_read1_carry_i_4__0
       (.I0(\CAPTURE_MM2S.period_size_reg[15]_1 [2]),
        .I1(\CAPTURE_MM2S.period_size_reg[15]_1 [1]),
        .I2(\CAPTURE_MM2S.period_size_reg[15]_1 [0]),
        .O(\CAPTURE_MM2S.period_size_reg[10]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \transfer_count_read[3]_i_2__0 
       (.I0(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(pcm_data_width[2]),
        .I3(pcm_data_width[1]),
        .O(\transfer_count_read[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \transfer_count_read[3]_i_3__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(dma_transfer_count[2]),
        .O(\transfer_count_read[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF27000000D8)) 
    \transfer_count_read[3]_i_4__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I1(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I3(pcm_data_width[1]),
        .I4(pcm_data_width[2]),
        .I5(dma_transfer_count[1]),
        .O(\transfer_count_read[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \transfer_count_read[3]_i_5__0 
       (.I0(pcm_data_width[1]),
        .I1(pcm_data_width[2]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [0]),
        .I4(dma_transfer_count[0]),
        .O(\transfer_count_read[3]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \transfer_count_read[6]_i_2__0 
       (.I0(no_of_valid_channels),
        .I1(pcm_data_width[1]),
        .I2(pcm_data_width[2]),
        .O(\transfer_count_read[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \transfer_count_read[6]_i_3__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(no_of_valid_channels),
        .I3(dma_transfer_count[5]),
        .O(\transfer_count_read[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0111EFFFFEEE1000)) 
    \transfer_count_read[6]_i_4__0 
       (.I0(pcm_data_width[2]),
        .I1(pcm_data_width[1]),
        .I2(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I3(no_of_valid_channels),
        .I4(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I5(dma_transfer_count[4]),
        .O(\transfer_count_read[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h085D2A7FF7A2D580)) 
    \transfer_count_read[6]_i_5__0 
       (.I0(\CAPTURE_MM2S.pcm_data_width_reg[2]_0 ),
        .I1(\CAPTURE_MM2S.pcm_data_width_reg[0]_0 ),
        .I2(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [2]),
        .I3(\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 [1]),
        .I4(no_of_valid_channels),
        .I5(dma_transfer_count[3]),
        .O(\transfer_count_read[6]_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\transfer_count_read_reg[3]_i_1__0_n_0 ,\transfer_count_read_reg[3]_i_1__0_n_1 ,\transfer_count_read_reg[3]_i_1__0_n_2 ,\transfer_count_read_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],dma_transfer_count[1],\transfer_count_read[3]_i_2__0_n_0 ,1'b0}),
        .O({\transfer_count_read_reg[4] ,\NLW_transfer_count_read_reg[3]_i_1__0_O_UNCONNECTED [0]}),
        .S({\transfer_count_read[3]_i_3__0_n_0 ,\transfer_count_read[3]_i_4__0_n_0 ,\transfer_count_read[3]_i_5__0_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[6]_i_1__0 
       (.CI(\transfer_count_read_reg[3]_i_1__0_n_0 ),
        .CO({\transfer_count_read_reg[9] ,\transfer_count_read_reg[6]_i_1__0_n_1 ,\transfer_count_read_reg[6]_i_1__0_n_2 ,\transfer_count_read_reg[6]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\transfer_count_read[6]_i_2__0_n_0 ,D[4:3]}),
        .O(\transfer_count_read_reg[9]_0 ),
        .S({dma_transfer_count[6],\transfer_count_read[6]_i_3__0_n_0 ,\transfer_count_read[6]_i_4__0_n_0 ,\transfer_count_read[6]_i_5__0_n_0 }));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "16" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_array_single xpm_cdc_array_multiplier
       (.dest_clk(aud_mclk),
        .dest_out(dest_out),
        .src_clk(1'b0),
        .src_in(Q));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_mm2s_top" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_top
   (s_axi_lite_awready_mm2s,
    s_axi_lite_wready_mm2s,
    s_axi_lite_bvalid_mm2s,
    D,
    irq_mm2s,
    s_axi_lite_bvalid,
    \aes_channel_status_reg[189] ,
    \aes_channel_status_reg[188] ,
    \rReadAddr_reg[6] ,
    \aes_channel_status_reg[186] ,
    \rReadAddr_reg[5] ,
    \aes_channel_status_reg[181] ,
    \rReadAddr_reg[5]_0 ,
    \rReadAddr_reg[0] ,
    \rReadAddr_reg[0]_0 ,
    \aes_channel_status_reg[176] ,
    \rReadAddr_reg[0]_1 ,
    \rReadAddr_reg[5]_1 ,
    \size_per_channel_reg[9] ,
    \rReadAddr_reg[4] ,
    \rReadAddr_reg[4]_0 ,
    \rReadAddr_reg[5]_2 ,
    m_axis_mm2s_tdata,
    s_axi_lite_awaddr_8_sp_1,
    \rReadAddr_reg[4]_1 ,
    \rReadAddr_reg[5]_3 ,
    s_axi_lite_bresp_mm2s,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    m_axis_mm2s_tid,
    m_axis_mm2s_tvalid,
    m_axi_mm2s_rready,
    s_axi_lite_aclk,
    aud_mclk,
    s_axi_lite_wdata,
    start_dma_lite_r1,
    m_axis_mm2s_aclk,
    s_axi_lite_wvalid,
    \BOTH_ENABLED.transaction_mm2s ,
    \oAxi_RData_reg[15] ,
    \oAxi_RData_reg[31] ,
    \oAxi_RData_reg[30] ,
    \oAxi_RData_reg[31]_0 ,
    Q,
    \oAxi_RData_reg[31]_1 ,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_bready,
    \BOTH_ENABLED.transaction_s2mm ,
    s_axi_lite_bvalid_s2mm,
    \oAxi_RData_reg[23] ,
    \oAxi_RData_reg[22] ,
    \oAxi_RData_reg[22]_0 ,
    \oAxi_RData_reg[20] ,
    \oAxi_RData_reg[20]_0 ,
    \oAxi_RData_reg[20]_1 ,
    \oAxi_RData_reg[24] ,
    stmRead,
    \oAxi_RData_reg[24]_0 ,
    \oAxi_RData_reg[24]_1 ,
    \oAxi_RData_reg[15]_0 ,
    \oAxi_RData_reg[31]_2 ,
    \oAxi_RData_reg[16] ,
    \oAxi_RData_reg[30]_0 ,
    \oAxi_RData_reg[17] ,
    \oAxi_RData[1]_i_5 ,
    \oAxi_RData_reg[2] ,
    \oAxi_RData_reg[15]_1 ,
    \oAxi_RData_reg[15]_2 ,
    \oAxi_RData_reg[3] ,
    \oAxi_RData_reg[4] ,
    \oAxi_RData_reg[6] ,
    \oAxi_RData_reg[7] ,
    \oAxi_RData_reg[8] ,
    \oAxi_RData_reg[10] ,
    \oAxi_RData_reg[11] ,
    \oAxi_RData_reg[12] ,
    \oAxi_RData_reg[14] ,
    \oAxi_RData_reg[15]_3 ,
    \oAxi_RData_reg[5] ,
    \oAxi_RData_reg[13] ,
    \oAxi_RData_reg[2]_0 ,
    \oAxi_RData_reg[15]_4 ,
    m_axi_mm2s_rdata,
    s_axi_lite_aresetn,
    m_axis_mm2s_aresetn,
    dest_arst,
    aud_mreset,
    m_axis_mm2s_tready,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready);
  output s_axi_lite_awready_mm2s;
  output s_axi_lite_wready_mm2s;
  output s_axi_lite_bvalid_mm2s;
  output [18:0]D;
  output irq_mm2s;
  output s_axi_lite_bvalid;
  output \aes_channel_status_reg[189] ;
  output \aes_channel_status_reg[188] ;
  output \rReadAddr_reg[6] ;
  output \aes_channel_status_reg[186] ;
  output \rReadAddr_reg[5] ;
  output \aes_channel_status_reg[181] ;
  output \rReadAddr_reg[5]_0 ;
  output \rReadAddr_reg[0] ;
  output \rReadAddr_reg[0]_0 ;
  output \aes_channel_status_reg[176] ;
  output \rReadAddr_reg[0]_1 ;
  output \rReadAddr_reg[5]_1 ;
  output \size_per_channel_reg[9] ;
  output \rReadAddr_reg[4] ;
  output \rReadAddr_reg[4]_0 ;
  output \rReadAddr_reg[5]_2 ;
  output [31:0]m_axis_mm2s_tdata;
  output s_axi_lite_awaddr_8_sp_1;
  output \rReadAddr_reg[4]_1 ;
  output \rReadAddr_reg[5]_3 ;
  output [0:0]s_axi_lite_bresp_mm2s;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [3:0]m_axis_mm2s_tid;
  output m_axis_mm2s_tvalid;
  output m_axi_mm2s_rready;
  input s_axi_lite_aclk;
  input aud_mclk;
  input [31:0]s_axi_lite_wdata;
  input start_dma_lite_r1;
  input m_axis_mm2s_aclk;
  input s_axi_lite_wvalid;
  input \BOTH_ENABLED.transaction_mm2s ;
  input \oAxi_RData_reg[15] ;
  input \oAxi_RData_reg[31] ;
  input \oAxi_RData_reg[30] ;
  input \oAxi_RData_reg[31]_0 ;
  input [6:0]Q;
  input \oAxi_RData_reg[31]_1 ;
  input s_axi_lite_awvalid;
  input [11:0]s_axi_lite_awaddr;
  input s_axi_lite_bready;
  input \BOTH_ENABLED.transaction_s2mm ;
  input s_axi_lite_bvalid_s2mm;
  input \oAxi_RData_reg[23] ;
  input \oAxi_RData_reg[22] ;
  input \oAxi_RData_reg[22]_0 ;
  input \oAxi_RData_reg[20] ;
  input \oAxi_RData_reg[20]_0 ;
  input \oAxi_RData_reg[20]_1 ;
  input \oAxi_RData_reg[24] ;
  input [0:0]stmRead;
  input \oAxi_RData_reg[24]_0 ;
  input \oAxi_RData_reg[24]_1 ;
  input \oAxi_RData_reg[15]_0 ;
  input \oAxi_RData_reg[31]_2 ;
  input \oAxi_RData_reg[16] ;
  input \oAxi_RData_reg[30]_0 ;
  input \oAxi_RData_reg[17] ;
  input \oAxi_RData[1]_i_5 ;
  input \oAxi_RData_reg[2] ;
  input \oAxi_RData_reg[15]_1 ;
  input \oAxi_RData_reg[15]_2 ;
  input \oAxi_RData_reg[3] ;
  input \oAxi_RData_reg[4] ;
  input \oAxi_RData_reg[6] ;
  input \oAxi_RData_reg[7] ;
  input \oAxi_RData_reg[8] ;
  input \oAxi_RData_reg[10] ;
  input \oAxi_RData_reg[11] ;
  input \oAxi_RData_reg[12] ;
  input \oAxi_RData_reg[14] ;
  input \oAxi_RData_reg[15]_3 ;
  input \oAxi_RData_reg[5] ;
  input \oAxi_RData_reg[13] ;
  input \oAxi_RData_reg[2]_0 ;
  input [12:0]\oAxi_RData_reg[15]_4 ;
  input [31:0]m_axi_mm2s_rdata;
  input s_axi_lite_aresetn;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input aud_mreset;
  input m_axis_mm2s_tready;
  input m_axi_mm2s_rvalid;
  input m_axi_mm2s_rlast;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;

  wire \BOTH_ENABLED.transaction_mm2s ;
  wire \BOTH_ENABLED.transaction_s2mm ;
  wire [18:0]D;
  wire \INTERLEAVED.cmd_valid_i_1_n_0 ;
  wire \INTERLEAVED.start_command_i_1_n_0 ;
  wire [82:82]\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire [0:0]\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_mstr2addr_burst ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rsc2stat_status_valid ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stat2rsc_status_ready ;
  wire \I_DATAMOVER_MM2S/sig_cmd_type_slice ;
  wire \PCM_MEM_TO_BUFFER.count12_out ;
  wire \PCM_MEM_TO_BUFFER.valid_i_1_n_0 ;
  wire [6:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \aes_channel_status_reg[176] ;
  wire \aes_channel_status_reg[181] ;
  wire \aes_channel_status_reg[186] ;
  wire \aes_channel_status_reg[188] ;
  wire \aes_channel_status_reg[189] ;
  wire aud_mclk;
  wire aud_mreset;
  wire aud_pulse_i_1_n_0;
  wire [63:0]buffer_start_address_lite;
  wire [3:0]\buffering_1/INTERLEAVED.fifo_count ;
  wire \buffering_1/INTERLEAVED.full ;
  wire \buffering_1/INTERLEAVED.rst_bsy ;
  wire \buffering_1/wr_en0 ;
  wire [9:3]\command_generator_1/byte_count ;
  wire [9:3]\command_generator_1/bytes_reg ;
  wire [15:3]\command_generator_1/bytes_transferred0 ;
  wire \command_generator_1/bytes_transferred00_out ;
  wire [9:3]\command_generator_1/bytes_transferred_reg ;
  wire [7:0]\command_generator_1/periods_reg ;
  wire \command_generator_1/start_command_generation ;
  wire \command_generator_1/start_dma_r ;
  wire \command_generator_1/transfer_count_read1 ;
  wire [15:3]\command_generator_1/transfer_count_read2 ;
  wire data_ready;
  wire dest_arst;
  wire [24:3]dma_transfer_count;
  wire [15:0]fs_multiplier_value;
  wire [15:0]fs_multiplier_value_lite;
  wire halt_complete_dm;
  wire halted0;
  wire ioc_irq_pulse;
  wire irq_mm2s;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [31:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [31:0]m_axis_mm2s_tdata;
  wire [3:0]m_axis_mm2s_tid;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tvalid;
  wire [31:8]m_axis_tdata_mem;
  wire mm2s_cdc_1_n_108;
  wire mm2s_cdc_1_n_109;
  wire mm2s_cdc_1_n_110;
  wire mm2s_cdc_1_n_111;
  wire mm2s_cdc_1_n_112;
  wire mm2s_cdc_1_n_113;
  wire mm2s_cdc_1_n_114;
  wire mm2s_cdc_1_n_115;
  wire mm2s_cdc_1_n_116;
  wire mm2s_cdc_1_n_117;
  wire mm2s_cdc_1_n_118;
  wire mm2s_cdc_1_n_119;
  wire mm2s_cdc_1_n_120;
  wire mm2s_cdc_1_n_121;
  wire mm2s_cdc_1_n_122;
  wire mm2s_cdc_1_n_123;
  wire mm2s_cdc_1_n_124;
  wire mm2s_cdc_1_n_125;
  wire mm2s_cdc_1_n_126;
  wire mm2s_cdc_1_n_127;
  wire mm2s_cdc_1_n_128;
  wire mm2s_cdc_1_n_129;
  wire mm2s_cdc_1_n_130;
  wire mm2s_cdc_1_n_131;
  wire mm2s_cdc_1_n_132;
  wire mm2s_cdc_1_n_133;
  wire mm2s_cdc_1_n_134;
  wire mm2s_cdc_1_n_135;
  wire mm2s_cdc_1_n_136;
  wire mm2s_cdc_1_n_137;
  wire mm2s_cdc_1_n_138;
  wire mm2s_cdc_1_n_139;
  wire mm2s_cdc_1_n_140;
  wire mm2s_cdc_1_n_141;
  wire mm2s_cdc_1_n_142;
  wire mm2s_cdc_1_n_143;
  wire mm2s_cdc_1_n_144;
  wire mm2s_cdc_1_n_145;
  wire mm2s_cdc_1_n_146;
  wire mm2s_cdc_1_n_147;
  wire mm2s_cdc_1_n_148;
  wire mm2s_cdc_1_n_149;
  wire mm2s_cdc_1_n_150;
  wire mm2s_cdc_1_n_151;
  wire mm2s_cdc_1_n_152;
  wire mm2s_cdc_1_n_153;
  wire mm2s_cdc_1_n_154;
  wire mm2s_cdc_1_n_155;
  wire mm2s_cdc_1_n_156;
  wire mm2s_cdc_1_n_157;
  wire mm2s_cdc_1_n_158;
  wire mm2s_cdc_1_n_159;
  wire mm2s_cdc_1_n_160;
  wire mm2s_cdc_1_n_161;
  wire mm2s_cdc_1_n_162;
  wire mm2s_cdc_1_n_163;
  wire mm2s_cdc_1_n_164;
  wire mm2s_cdc_1_n_165;
  wire mm2s_cdc_1_n_166;
  wire mm2s_cdc_1_n_167;
  wire mm2s_cdc_1_n_168;
  wire mm2s_cdc_1_n_17;
  wire mm2s_cdc_1_n_18;
  wire mm2s_cdc_1_n_23;
  wire mm2s_cdc_1_n_24;
  wire mm2s_cdc_1_n_25;
  wire mm2s_cdc_1_n_26;
  wire mm2s_cdc_1_n_27;
  wire mm2s_cdc_1_n_28;
  wire mm2s_cdc_1_n_29;
  wire mm2s_cdc_1_n_30;
  wire mm2s_cdc_1_n_31;
  wire mm2s_cdc_1_n_32;
  wire mm2s_cdc_1_n_33;
  wire mm2s_cdc_1_n_34;
  wire mm2s_cdc_1_n_35;
  wire mm2s_cdc_1_n_36;
  wire mm2s_cdc_1_n_37;
  wire mm2s_cdc_1_n_38;
  wire mm2s_cdc_1_n_39;
  wire mm2s_cdc_1_n_40;
  wire mm2s_cdc_1_n_41;
  wire mm2s_cdc_1_n_42;
  wire mm2s_cdc_1_n_43;
  wire mm2s_cdc_1_n_44;
  wire mm2s_cdc_1_n_45;
  wire mm2s_cdc_1_n_46;
  wire mm2s_cdc_1_n_47;
  wire mm2s_cdc_1_n_48;
  wire mm2s_cdc_1_n_49;
  wire mm2s_cdc_1_n_50;
  wire mm2s_cdc_1_n_83;
  wire mm2s_cdc_1_n_89;
  wire mm2s_cdc_1_n_90;
  wire mm2s_cdc_1_n_91;
  wire [40:3]mm2s_cmd_data;
  wire mm2s_cmd_ready;
  wire mm2s_cmd_valid;
  wire mm2s_logic_1_n_107;
  wire mm2s_logic_1_n_108;
  wire mm2s_logic_1_n_109;
  wire mm2s_logic_1_n_118;
  wire mm2s_logic_1_n_125;
  wire mm2s_logic_1_n_126;
  wire mm2s_logic_1_n_136;
  wire mm2s_logic_1_n_137;
  wire mm2s_logic_1_n_138;
  wire mm2s_logic_1_n_139;
  wire mm2s_logic_1_n_140;
  wire mm2s_logic_1_n_141;
  wire mm2s_logic_1_n_142;
  wire mm2s_logic_1_n_143;
  wire mm2s_logic_1_n_144;
  wire mm2s_logic_1_n_145;
  wire mm2s_logic_1_n_146;
  wire mm2s_logic_1_n_147;
  wire mm2s_logic_1_n_148;
  wire mm2s_logic_1_n_149;
  wire mm2s_logic_1_n_150;
  wire mm2s_logic_1_n_151;
  wire mm2s_logic_1_n_94;
  wire mm2s_logic_1_n_96;
  wire mm2s_registers_1_n_106;
  wire mm2s_registers_1_n_109;
  wire mm2s_registers_1_n_110;
  wire mm2s_registers_1_n_111;
  wire mm2s_registers_1_n_112;
  wire mm2s_registers_1_n_113;
  wire mm2s_registers_1_n_114;
  wire mm2s_registers_1_n_115;
  wire mm2s_registers_1_n_116;
  wire mm2s_registers_1_n_117;
  wire mm2s_registers_1_n_118;
  wire mm2s_registers_1_n_119;
  wire mm2s_registers_1_n_120;
  wire mm2s_registers_1_n_121;
  wire mm2s_registers_1_n_122;
  wire mm2s_registers_1_n_123;
  wire mm2s_registers_1_n_125;
  wire mm2s_registers_1_n_126;
  wire mm2s_registers_1_n_127;
  wire mm2s_registers_1_n_128;
  wire mm2s_registers_1_n_129;
  wire mm2s_registers_1_n_130;
  wire mm2s_registers_1_n_131;
  wire mm2s_registers_1_n_132;
  wire mm2s_registers_1_n_133;
  wire mm2s_registers_1_n_134;
  wire mm2s_registers_1_n_135;
  wire mm2s_registers_1_n_136;
  wire mm2s_registers_1_n_137;
  wire mm2s_registers_1_n_138;
  wire mm2s_registers_1_n_139;
  wire mm2s_registers_1_n_140;
  wire mm2s_registers_1_n_5;
  wire [6:5]mm2s_status;
  wire mm2s_status_valid;
  wire [2:0]no_of_valid_channels;
  wire \oAxi_RData[1]_i_5 ;
  wire \oAxi_RData_reg[10] ;
  wire \oAxi_RData_reg[11] ;
  wire \oAxi_RData_reg[12] ;
  wire \oAxi_RData_reg[13] ;
  wire \oAxi_RData_reg[14] ;
  wire \oAxi_RData_reg[15] ;
  wire \oAxi_RData_reg[15]_0 ;
  wire \oAxi_RData_reg[15]_1 ;
  wire \oAxi_RData_reg[15]_2 ;
  wire \oAxi_RData_reg[15]_3 ;
  wire [12:0]\oAxi_RData_reg[15]_4 ;
  wire \oAxi_RData_reg[16] ;
  wire \oAxi_RData_reg[17] ;
  wire \oAxi_RData_reg[20] ;
  wire \oAxi_RData_reg[20]_0 ;
  wire \oAxi_RData_reg[20]_1 ;
  wire \oAxi_RData_reg[22] ;
  wire \oAxi_RData_reg[22]_0 ;
  wire \oAxi_RData_reg[23] ;
  wire \oAxi_RData_reg[24] ;
  wire \oAxi_RData_reg[24]_0 ;
  wire \oAxi_RData_reg[24]_1 ;
  wire \oAxi_RData_reg[2] ;
  wire \oAxi_RData_reg[2]_0 ;
  wire \oAxi_RData_reg[30] ;
  wire \oAxi_RData_reg[30]_0 ;
  wire \oAxi_RData_reg[31] ;
  wire \oAxi_RData_reg[31]_0 ;
  wire \oAxi_RData_reg[31]_1 ;
  wire \oAxi_RData_reg[31]_2 ;
  wire \oAxi_RData_reg[3] ;
  wire \oAxi_RData_reg[4] ;
  wire \oAxi_RData_reg[5] ;
  wire \oAxi_RData_reg[6] ;
  wire \oAxi_RData_reg[7] ;
  wire \oAxi_RData_reg[8] ;
  wire [0:0]pcm_data_width;
  wire [15:0]period_size;
  wire \rReadAddr_reg[0] ;
  wire \rReadAddr_reg[0]_0 ;
  wire \rReadAddr_reg[0]_1 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[5] ;
  wire \rReadAddr_reg[5]_0 ;
  wire \rReadAddr_reg[5]_1 ;
  wire \rReadAddr_reg[5]_2 ;
  wire \rReadAddr_reg[5]_3 ;
  wire \rReadAddr_reg[6] ;
  wire reset_gen;
  wire reset_mm2s_n_3;
  wire reset_mm2s_n_4;
  wire reset_mm2s_n_5;
  wire reset_mm2s_n_6;
  wire reset_mm2s_n_7;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awaddr_8_sn_1;
  wire s_axi_lite_awready_mm2s;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [0:0]s_axi_lite_bresp_mm2s;
  wire s_axi_lite_bvalid;
  wire s_axi_lite_bvalid_mm2s;
  wire s_axi_lite_bvalid_s2mm;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready_mm2s;
  wire s_axi_lite_wvalid;
  wire [7:0]s_axis_tdata;
  wire sig_addr_valid_reg_i_1_n_0;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_reg_empty_i_1_n_0;
  wire \size_per_channel_reg[9] ;
  wire soft_reset_core;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire start_dma;
  wire start_dma_lite;
  wire start_dma_lite_r;
  wire start_dma_lite_r1;
  wire start_dma_pos;
  wire start_halt0;
  wire [0:0]stmRead;

  assign s_axi_lite_awaddr_8_sp_1 = s_axi_lite_awaddr_8_sn_1;
  LUT5 #(
    .INIT(32'h0000EE4C)) 
    \INTERLEAVED.cmd_valid_i_1 
       (.I0(\command_generator_1/start_dma_r ),
        .I1(mm2s_cmd_valid),
        .I2(mm2s_cmd_ready),
        .I3(\command_generator_1/start_command_generation ),
        .I4(reset_mm2s_n_5),
        .O(\INTERLEAVED.cmd_valid_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5F554F44)) 
    \INTERLEAVED.start_command_i_1 
       (.I0(mm2s_status_valid),
        .I1(data_ready),
        .I2(\command_generator_1/start_dma_r ),
        .I3(start_dma),
        .I4(mm2s_logic_1_n_96),
        .O(\INTERLEAVED.start_command_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFF00)) 
    \PCM_MEM_TO_BUFFER.valid_i_1 
       (.I0(mm2s_logic_1_n_126),
        .I1(mm2s_logic_1_n_125),
        .I2(\buffering_1/wr_en0 ),
        .I3(\PCM_MEM_TO_BUFFER.count12_out ),
        .I4(mm2s_logic_1_n_107),
        .O(\PCM_MEM_TO_BUFFER.valid_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .I1(mm2s_cmd_valid),
        .I2(mm2s_cmd_ready),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .I1(mm2s_status_valid),
        .I2(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rsc2stat_status_valid ),
        .I3(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stat2rsc_status_ready ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    aud_pulse_i_1
       (.I0(mm2s_logic_1_n_109),
        .I1(aud_mreset),
        .O(aud_pulse_i_1_n_0));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_sync mm2s_cdc_1
       (.\CAPTURE_MM2S.no_of_periods_reg[2]_0 (mm2s_cdc_1_n_115),
        .\CAPTURE_MM2S.no_of_periods_reg[7]_0 ({mm2s_registers_1_n_112,mm2s_registers_1_n_113,mm2s_registers_1_n_114,mm2s_registers_1_n_115,mm2s_registers_1_n_116,mm2s_registers_1_n_117,mm2s_registers_1_n_118,mm2s_registers_1_n_119}),
        .\CAPTURE_MM2S.no_of_valid_channels_reg[2]_0 (no_of_valid_channels),
        .\CAPTURE_MM2S.no_of_valid_channels_reg[2]_1 (mm2s_cdc_1_n_117),
        .\CAPTURE_MM2S.no_of_valid_channels_reg[3]_0 ({mm2s_cdc_1_n_32,mm2s_cdc_1_n_33,mm2s_cdc_1_n_34}),
        .\CAPTURE_MM2S.no_of_valid_channels_reg[3]_1 ({mm2s_registers_1_n_120,mm2s_registers_1_n_121,mm2s_registers_1_n_122,mm2s_registers_1_n_123}),
        .\CAPTURE_MM2S.pcm_data_width_reg[0]_0 (pcm_data_width),
        .\CAPTURE_MM2S.pcm_data_width_reg[1]_0 (mm2s_cdc_1_n_89),
        .\CAPTURE_MM2S.pcm_data_width_reg[2]_0 (mm2s_cdc_1_n_110),
        .\CAPTURE_MM2S.pcm_data_width_reg[2]_1 ({mm2s_registers_1_n_109,mm2s_registers_1_n_110,mm2s_registers_1_n_111}),
        .\CAPTURE_MM2S.period_size_reg[10]_0 ({mm2s_cdc_1_n_124,mm2s_cdc_1_n_125,mm2s_cdc_1_n_126,mm2s_cdc_1_n_127}),
        .\CAPTURE_MM2S.period_size_reg[10]_1 ({mm2s_cdc_1_n_128,mm2s_cdc_1_n_129,mm2s_cdc_1_n_130,mm2s_cdc_1_n_131}),
        .\CAPTURE_MM2S.period_size_reg[15]_0 ({mm2s_cdc_1_n_90,mm2s_cdc_1_n_91}),
        .\CAPTURE_MM2S.period_size_reg[15]_1 (period_size),
        .\CAPTURE_MM2S.period_size_reg[15]_2 ({mm2s_cdc_1_n_108,mm2s_cdc_1_n_109}),
        .\CAPTURE_MM2S.period_size_reg[15]_3 ({mm2s_registers_1_n_125,mm2s_registers_1_n_126,mm2s_registers_1_n_127,mm2s_registers_1_n_128,mm2s_registers_1_n_129,mm2s_registers_1_n_130,mm2s_registers_1_n_131,mm2s_registers_1_n_132,mm2s_registers_1_n_133,mm2s_registers_1_n_134,mm2s_registers_1_n_135,mm2s_registers_1_n_136,mm2s_registers_1_n_137,mm2s_registers_1_n_138,mm2s_registers_1_n_139,mm2s_registers_1_n_140}),
        .CO(\command_generator_1/transfer_count_read1 ),
        .D({mm2s_cdc_1_n_83,mm2s_cmd_data[7:3]}),
        .DI({mm2s_cdc_1_n_118,mm2s_cdc_1_n_119,mm2s_cdc_1_n_120}),
        .E(start_dma_pos),
        .\INTERLEAVED.byte_count_reg[5] ({mm2s_cdc_1_n_132,mm2s_cdc_1_n_133,mm2s_cdc_1_n_134,mm2s_cdc_1_n_135}),
        .\INTERLEAVED.byte_count_reg[8] ({mm2s_cdc_1_n_121,mm2s_cdc_1_n_122,mm2s_cdc_1_n_123}),
        .\INTERLEAVED.count_reg[0] (mm2s_logic_1_n_118),
        .\INTERLEAVED.current_address_reg[5] ({mm2s_cdc_1_n_26,mm2s_cdc_1_n_27,mm2s_cdc_1_n_28}),
        .\INTERLEAVED.current_address_reg[8] ({mm2s_cdc_1_n_160,mm2s_cdc_1_n_161,mm2s_cdc_1_n_162}),
        .\INTERLEAVED.current_address_reg[9]_i_2__0 (mm2s_cmd_data[40:35]),
        .\INTERLEAVED.period_count[7]_i_4__0_0 (mm2s_logic_1_n_151),
        .\INTERLEAVED.period_count[7]_i_7__0_0 ({mm2s_logic_1_n_144,mm2s_logic_1_n_145,mm2s_logic_1_n_146,mm2s_logic_1_n_147,mm2s_logic_1_n_148,mm2s_logic_1_n_149,mm2s_logic_1_n_150}),
        .O({mm2s_cdc_1_n_136,mm2s_cdc_1_n_137,mm2s_cdc_1_n_138}),
        .Q(fs_multiplier_value_lite),
        .S({mm2s_cdc_1_n_23,mm2s_cdc_1_n_24,mm2s_cdc_1_n_25}),
        .SR(reset_mm2s_n_6),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (mm2s_cdc_1_n_17),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (mm2s_cdc_1_n_111),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (mm2s_cdc_1_n_112),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_2 (mm2s_cdc_1_n_113),
        .almost_full(\buffering_1/INTERLEAVED.full ),
        .aud_mclk(aud_mclk),
        .byte_count0_carry__0(\command_generator_1/byte_count ),
        .bytes_reg(\command_generator_1/bytes_reg ),
        .\bytes_reg[8] ({mm2s_cdc_1_n_163,mm2s_cdc_1_n_164,mm2s_cdc_1_n_165}),
        .\bytes_reg[9] (mm2s_cdc_1_n_139),
        .\bytes_reg[9]_0 ({mm2s_cdc_1_n_140,mm2s_cdc_1_n_141,mm2s_cdc_1_n_142,mm2s_cdc_1_n_143}),
        .bytes_transferred0(\command_generator_1/bytes_transferred0 ),
        .bytes_transferred_reg(\command_generator_1/bytes_transferred_reg ),
        .\bytes_transferred_reg[15] (\command_generator_1/bytes_transferred00_out ),
        .\bytes_transferred_reg[4] ({mm2s_cdc_1_n_152,mm2s_cdc_1_n_153,mm2s_cdc_1_n_154}),
        .\bytes_transferred_reg[5] ({mm2s_cdc_1_n_29,mm2s_cdc_1_n_30,mm2s_cdc_1_n_31}),
        .\bytes_transferred_reg[8] ({mm2s_cdc_1_n_166,mm2s_cdc_1_n_167,mm2s_cdc_1_n_168}),
        .\bytes_transferred_reg[9] (mm2s_cdc_1_n_155),
        .\bytes_transferred_reg[9]_0 ({mm2s_cdc_1_n_156,mm2s_cdc_1_n_157,mm2s_cdc_1_n_158,mm2s_cdc_1_n_159}),
        .dest_arst(dest_arst),
        .dest_out(fs_multiplier_value),
        .din({mm2s_cdc_1_n_35,mm2s_cdc_1_n_36,mm2s_cdc_1_n_37,mm2s_cdc_1_n_38,mm2s_cdc_1_n_39,mm2s_cdc_1_n_40,mm2s_cdc_1_n_41,mm2s_cdc_1_n_42,mm2s_cdc_1_n_43,mm2s_cdc_1_n_44,mm2s_cdc_1_n_45,mm2s_cdc_1_n_46,mm2s_cdc_1_n_47,mm2s_cdc_1_n_48,mm2s_cdc_1_n_49,mm2s_cdc_1_n_50,s_axis_tdata}),
        .dma_transfer_count(dma_transfer_count[9:3]),
        .dout(m_axis_tdata_mem),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (mm2s_cdc_1_n_18),
        .\gen_wr_a.gen_word_narrow.mem_reg (mm2s_logic_1_n_136),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (mm2s_logic_1_n_137),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (mm2s_logic_1_n_138),
        .\gen_wr_a.gen_word_narrow.mem_reg_2 (mm2s_logic_1_n_139),
        .\gen_wr_a.gen_word_narrow.mem_reg_3 (mm2s_logic_1_n_140),
        .\gen_wr_a.gen_word_narrow.mem_reg_4 (mm2s_logic_1_n_141),
        .\gen_wr_a.gen_word_narrow.mem_reg_5 (mm2s_logic_1_n_142),
        .\gen_wr_a.gen_word_narrow.mem_reg_6 (mm2s_logic_1_n_143),
        .\grdc.rd_data_count_i_reg[3] (mm2s_cdc_1_n_116),
        .m_axi_mm2s_rdata({m_axi_mm2s_rdata[31:16],m_axi_mm2s_rdata[7:0]}),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata[31:8]),
        .m_axis_mm2s_tid(m_axis_mm2s_tid[3]),
        .mm2s_status_valid(mm2s_status_valid),
        .\periods_reg[7] (\command_generator_1/periods_reg ),
        .rd_data_count(\buffering_1/INTERLEAVED.fifo_count ),
        .reset_gen(reset_gen),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .soft_reset_core(soft_reset_core),
        .start_dma(start_dma),
        .start_dma_lite(start_dma_lite),
        .start_dma_r_reg_0(mm2s_cdc_1_n_114),
        .transfer_count_read2(\command_generator_1/transfer_count_read2 ),
        .\transfer_count_read_reg[4] ({mm2s_cdc_1_n_144,mm2s_cdc_1_n_145,mm2s_cdc_1_n_146}),
        .\transfer_count_read_reg[9] (mm2s_cdc_1_n_147),
        .\transfer_count_read_reg[9]_0 ({mm2s_cdc_1_n_148,mm2s_cdc_1_n_149,mm2s_cdc_1_n_150,mm2s_cdc_1_n_151}),
        .wr_rst_busy(\buffering_1/INTERLEAVED.rst_bsy ));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s mm2s_logic_1
       (.\CAPTURE_MM2S.period_size_reg[15] (\command_generator_1/bytes_transferred00_out ),
        .CO(\command_generator_1/transfer_count_read1 ),
        .D({mm2s_cdc_1_n_83,mm2s_cmd_data[7:3]}),
        .DI({mm2s_cdc_1_n_118,mm2s_cdc_1_n_119,mm2s_cdc_1_n_120}),
        .\INTERLEAVED.byte_count_reg[0] (reset_mm2s_n_5),
        .\INTERLEAVED.byte_count_reg[10] ({mm2s_cdc_1_n_121,mm2s_cdc_1_n_122,mm2s_cdc_1_n_123}),
        .\INTERLEAVED.byte_count_reg[10]_0 ({mm2s_cdc_1_n_32,mm2s_cdc_1_n_33,mm2s_cdc_1_n_34}),
        .\INTERLEAVED.byte_count_reg[15] (period_size),
        .\INTERLEAVED.byte_count_reg[6] ({mm2s_cdc_1_n_132,mm2s_cdc_1_n_133,mm2s_cdc_1_n_134,mm2s_cdc_1_n_135}),
        .\INTERLEAVED.cmd_valid_reg (\INTERLEAVED.cmd_valid_i_1_n_0 ),
        .\INTERLEAVED.count[3]_i_5__0 (no_of_valid_channels),
        .\INTERLEAVED.count_reg[0] (mm2s_cdc_1_n_117),
        .\INTERLEAVED.count_reg[2] (mm2s_logic_1_n_118),
        .\INTERLEAVED.count_reg[3] (m_axis_mm2s_tid),
        .\INTERLEAVED.count_reg[3]_0 (mm2s_cdc_1_n_116),
        .\INTERLEAVED.current_address_reg[5] ({mm2s_cdc_1_n_26,mm2s_cdc_1_n_27,mm2s_cdc_1_n_28}),
        .\INTERLEAVED.current_address_reg[63] (mm2s_cdc_1_n_115),
        .\INTERLEAVED.current_address_reg[63]_0 (buffer_start_address_lite),
        .\INTERLEAVED.current_address_reg[8] (mm2s_cmd_data[40:35]),
        .\INTERLEAVED.current_address_reg[9] ({mm2s_cdc_1_n_160,mm2s_cdc_1_n_161,mm2s_cdc_1_n_162}),
        .\INTERLEAVED.period_count_reg[0] (mm2s_logic_1_n_151),
        .\INTERLEAVED.period_count_reg[7] ({mm2s_logic_1_n_144,mm2s_logic_1_n_145,mm2s_logic_1_n_146,mm2s_logic_1_n_147,mm2s_logic_1_n_148,mm2s_logic_1_n_149,mm2s_logic_1_n_150}),
        .\INTERLEAVED.ready_to_send_reg (mm2s_cdc_1_n_114),
        .\INTERLEAVED.start_command_generation_reg (\command_generator_1/start_command_generation ),
        .\INTERLEAVED.start_command_reg (mm2s_logic_1_n_96),
        .\INTERLEAVED.start_command_reg_0 (\INTERLEAVED.start_command_i_1_n_0 ),
        .O({mm2s_cdc_1_n_136,mm2s_cdc_1_n_137,mm2s_cdc_1_n_138}),
        .O482(mm2s_logic_1_n_109),
        .\PCM_MEM_TO_BUFFER.count12_out (\PCM_MEM_TO_BUFFER.count12_out ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_0 (mm2s_logic_1_n_126),
        .\PCM_MEM_TO_BUFFER.count_reg[1]_0 (mm2s_logic_1_n_125),
        .\PCM_MEM_TO_BUFFER.count_reg[1]_1 (mm2s_cdc_1_n_89),
        .\PCM_MEM_TO_BUFFER.data_reg[16]_0 (mm2s_logic_1_n_136),
        .\PCM_MEM_TO_BUFFER.data_reg[17]_0 (mm2s_logic_1_n_137),
        .\PCM_MEM_TO_BUFFER.data_reg[18]_0 (mm2s_logic_1_n_138),
        .\PCM_MEM_TO_BUFFER.data_reg[19]_0 (mm2s_logic_1_n_139),
        .\PCM_MEM_TO_BUFFER.data_reg[20]_0 (mm2s_logic_1_n_140),
        .\PCM_MEM_TO_BUFFER.data_reg[21]_0 (mm2s_logic_1_n_141),
        .\PCM_MEM_TO_BUFFER.data_reg[22]_0 (mm2s_logic_1_n_142),
        .\PCM_MEM_TO_BUFFER.data_reg[23]_0 (mm2s_logic_1_n_143),
        .\PCM_MEM_TO_BUFFER.valid_reg_0 (mm2s_logic_1_n_107),
        .\PCM_MEM_TO_BUFFER.valid_reg_1 (\PCM_MEM_TO_BUFFER.valid_i_1_n_0 ),
        .Q(\command_generator_1/byte_count ),
        .S({mm2s_cdc_1_n_23,mm2s_cdc_1_n_24,mm2s_cdc_1_n_25}),
        .SR(reset_mm2s_n_6),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\I_DATAMOVER_MM2S/sig_cmd_type_slice ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .almost_full(\buffering_1/INTERLEAVED.full ),
        .aud_mclk(aud_mclk),
        .aud_mreset(aud_mreset),
        .aud_pulse_reg(aud_pulse_i_1_n_0),
        .\bytes_reg[13] (mm2s_cdc_1_n_139),
        .\bytes_reg[15] (mm2s_cdc_1_n_112),
        .\bytes_reg[9] (\command_generator_1/bytes_reg ),
        .\bytes_reg[9]_0 ({mm2s_cdc_1_n_140,mm2s_cdc_1_n_141,mm2s_cdc_1_n_142,mm2s_cdc_1_n_143}),
        .bytes_transferred0(\command_generator_1/bytes_transferred0 ),
        .\bytes_transferred0_inferred__0/i__carry__0 ({mm2s_cdc_1_n_128,mm2s_cdc_1_n_129,mm2s_cdc_1_n_130,mm2s_cdc_1_n_131}),
        .\bytes_transferred_reg[13] (mm2s_cdc_1_n_155),
        .\bytes_transferred_reg[15] (mm2s_cdc_1_n_111),
        .\bytes_transferred_reg[15]_0 ({mm2s_cdc_1_n_90,mm2s_cdc_1_n_91}),
        .\bytes_transferred_reg[5] ({mm2s_cdc_1_n_152,mm2s_cdc_1_n_153,mm2s_cdc_1_n_154}),
        .\bytes_transferred_reg[9] (\command_generator_1/bytes_transferred_reg ),
        .\bytes_transferred_reg[9]_0 ({mm2s_cdc_1_n_156,mm2s_cdc_1_n_157,mm2s_cdc_1_n_158,mm2s_cdc_1_n_159}),
        .dest_arst(dest_arst),
        .dest_out(fs_multiplier_value),
        .din({mm2s_cdc_1_n_35,mm2s_cdc_1_n_36,mm2s_cdc_1_n_37,mm2s_cdc_1_n_38,mm2s_cdc_1_n_39,mm2s_cdc_1_n_40,mm2s_cdc_1_n_41,mm2s_cdc_1_n_42,mm2s_cdc_1_n_43,mm2s_cdc_1_n_44,mm2s_cdc_1_n_45,mm2s_cdc_1_n_46,mm2s_cdc_1_n_47,mm2s_cdc_1_n_48,mm2s_cdc_1_n_49,mm2s_cdc_1_n_50,s_axis_tdata}),
        .dout({m_axis_tdata_mem,m_axis_mm2s_tdata[7:0]}),
        .\gen_wr_a.gen_word_narrow.mem_reg (mm2s_cdc_1_n_110),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (pcm_data_width),
        .halt_complete_dm(halt_complete_dm),
        .i__carry_i_2__1({mm2s_cdc_1_n_166,mm2s_cdc_1_n_167,mm2s_cdc_1_n_168}),
        .i__carry_i_3__1({mm2s_cdc_1_n_29,mm2s_cdc_1_n_30,mm2s_cdc_1_n_31}),
        .ioc_irq_pulse(ioc_irq_pulse),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_cmd_ready(mm2s_cmd_ready),
        .mm2s_cmd_valid(mm2s_cmd_valid),
        .mm2s_status(mm2s_status),
        .mm2s_status_valid(mm2s_status_valid),
        .\oAxi_RData[13]_i_2 (Q[4:2]),
        .\oAxi_RData[13]_i_2_0 (\oAxi_RData_reg[30]_0 ),
        .\oAxi_RData[13]_i_2_1 (mm2s_registers_1_n_106),
        .out(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .period_interrupt_reg(mm2s_cdc_1_n_113),
        .\periods_reg[0] ({mm2s_cdc_1_n_108,mm2s_cdc_1_n_109}),
        .\periods_reg[7] (\command_generator_1/periods_reg ),
        .\periods_reg[7]_0 (mm2s_cdc_1_n_17),
        .prog_empty(data_ready),
        .\rReadAddr_reg[5] (mm2s_logic_1_n_108),
        .rd_data_count(\buffering_1/INTERLEAVED.fifo_count ),
        .reset_gen(reset_gen),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_i_1_n_0),
        .sig_calc_error_pushed(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed ),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_i_1_n_0),
        .sig_calc_error_reg_reg(mm2s_logic_1_n_94),
        .sig_dqual_reg_empty_reg(mm2s_cdc_1_n_18),
        .sig_init_done(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_reg(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_input_burst_type_reg_reg(sig_input_burst_type_reg_i_1_n_0),
        .sig_input_reg_empty(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty ),
        .sig_input_reg_empty_reg(sig_input_reg_empty_i_1_n_0),
        .sig_ld_xfer_reg(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg ),
        .sig_mstr2addr_burst(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_mstr2addr_burst ),
        .sig_push_input_reg14_out(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out ),
        .sig_rsc2stat_status_valid(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rsc2stat_status_valid ),
        .sig_rst2all_stop_request(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(reset_mm2s_n_7),
        .sig_sm_pop_input_reg(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg ),
        .sig_stat2rsc_status_ready(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stat2rsc_status_ready ),
        .sig_xfer_reg_empty(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty ),
        .soft_reset_core(soft_reset_core),
        .start_dma(start_dma),
        .start_dma_r(\command_generator_1/start_dma_r ),
        .transfer_count_read1_carry__0({mm2s_cdc_1_n_124,mm2s_cdc_1_n_125,mm2s_cdc_1_n_126,mm2s_cdc_1_n_127}),
        .transfer_count_read1_carry_i_2__0({mm2s_cdc_1_n_163,mm2s_cdc_1_n_164,mm2s_cdc_1_n_165}),
        .transfer_count_read2(\command_generator_1/transfer_count_read2 ),
        .\transfer_count_read_reg[13] (mm2s_cdc_1_n_147),
        .\transfer_count_read_reg[24] ({dma_transfer_count[24:14],dma_transfer_count[12:3]}),
        .\transfer_count_read_reg[5] ({mm2s_cdc_1_n_144,mm2s_cdc_1_n_145,mm2s_cdc_1_n_146}),
        .\transfer_count_read_reg[9] ({mm2s_cdc_1_n_148,mm2s_cdc_1_n_149,mm2s_cdc_1_n_150,mm2s_cdc_1_n_151}),
        .wr_en0(\buffering_1/wr_en0 ),
        .wr_rst_busy(\buffering_1/INTERLEAVED.rst_bsy ));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_mm2s_registers mm2s_registers_1
       (.\BOTH_ENABLED.transaction_mm2s (\BOTH_ENABLED.transaction_mm2s ),
        .\BOTH_ENABLED.transaction_s2mm (\BOTH_ENABLED.transaction_s2mm ),
        .D(D),
        .E(start_dma_pos),
        .Q(Q),
        .\aes_channel_status_reg[176]_0 (\aes_channel_status_reg[176] ),
        .\aes_channel_status_reg[181]_0 (\aes_channel_status_reg[181] ),
        .\aes_channel_status_reg[186]_0 (\aes_channel_status_reg[186] ),
        .\aes_channel_status_reg[188]_0 (\aes_channel_status_reg[188] ),
        .\aes_channel_status_reg[189]_0 (\aes_channel_status_reg[189] ),
        .\buffer_address_reg[45]_0 (mm2s_registers_1_n_106),
        .\buffer_address_reg[63]_0 (buffer_start_address_lite),
        .\fs_multiplier_value_reg[15]_0 (fs_multiplier_value_lite),
        .halt_complete_dm(halt_complete_dm),
        .halted0(halted0),
        .ioc_irq_en_reg_0(reset_mm2s_n_4),
        .ioc_irq_pulse(ioc_irq_pulse),
        .irq_mm2s(irq_mm2s),
        .mm2s_status(mm2s_status),
        .mm2s_status_valid(mm2s_status_valid),
        .\no_of_periods_reg[7]_0 ({mm2s_registers_1_n_112,mm2s_registers_1_n_113,mm2s_registers_1_n_114,mm2s_registers_1_n_115,mm2s_registers_1_n_116,mm2s_registers_1_n_117,mm2s_registers_1_n_118,mm2s_registers_1_n_119}),
        .\no_of_valid_channels_reg[3]_0 ({mm2s_registers_1_n_120,mm2s_registers_1_n_121,mm2s_registers_1_n_122,mm2s_registers_1_n_123}),
        .oAxi_BValid_reg_0(s_axi_lite_bvalid_mm2s),
        .\oAxi_RData[0]_i_6_0 (reset_mm2s_n_3),
        .\oAxi_RData[1]_i_5_0 (\oAxi_RData[1]_i_5 ),
        .\oAxi_RData_reg[10] (\oAxi_RData_reg[10] ),
        .\oAxi_RData_reg[11] (\oAxi_RData_reg[11] ),
        .\oAxi_RData_reg[12] (\oAxi_RData_reg[12] ),
        .\oAxi_RData_reg[13] (mm2s_logic_1_n_108),
        .\oAxi_RData_reg[13]_0 (\oAxi_RData_reg[13] ),
        .\oAxi_RData_reg[14] (\oAxi_RData_reg[14] ),
        .\oAxi_RData_reg[15] (\oAxi_RData_reg[15] ),
        .\oAxi_RData_reg[15]_0 (\oAxi_RData_reg[15]_0 ),
        .\oAxi_RData_reg[15]_1 (\oAxi_RData_reg[15]_1 ),
        .\oAxi_RData_reg[15]_2 (\oAxi_RData_reg[15]_2 ),
        .\oAxi_RData_reg[15]_3 (\oAxi_RData_reg[15]_3 ),
        .\oAxi_RData_reg[15]_4 (\oAxi_RData_reg[15]_4 ),
        .\oAxi_RData_reg[16] (\oAxi_RData_reg[16] ),
        .\oAxi_RData_reg[17] (\oAxi_RData_reg[17] ),
        .\oAxi_RData_reg[20] (\oAxi_RData_reg[20] ),
        .\oAxi_RData_reg[20]_0 (\oAxi_RData_reg[20]_0 ),
        .\oAxi_RData_reg[20]_1 (\oAxi_RData_reg[20]_1 ),
        .\oAxi_RData_reg[22] (\oAxi_RData_reg[22] ),
        .\oAxi_RData_reg[22]_0 (\oAxi_RData_reg[22]_0 ),
        .\oAxi_RData_reg[23] (\oAxi_RData_reg[23] ),
        .\oAxi_RData_reg[24] (\oAxi_RData_reg[24] ),
        .\oAxi_RData_reg[24]_0 (\oAxi_RData_reg[24]_0 ),
        .\oAxi_RData_reg[24]_1 (\oAxi_RData_reg[24]_1 ),
        .\oAxi_RData_reg[24]_i_7_0 ({dma_transfer_count[24:14],dma_transfer_count[12:3]}),
        .\oAxi_RData_reg[2] (\oAxi_RData_reg[2] ),
        .\oAxi_RData_reg[2]_0 (\oAxi_RData_reg[2]_0 ),
        .\oAxi_RData_reg[30] (\oAxi_RData_reg[30] ),
        .\oAxi_RData_reg[30]_0 (\oAxi_RData_reg[30]_0 ),
        .\oAxi_RData_reg[31] (\oAxi_RData_reg[31] ),
        .\oAxi_RData_reg[31]_0 (\oAxi_RData_reg[31]_0 ),
        .\oAxi_RData_reg[31]_1 (\oAxi_RData_reg[31]_1 ),
        .\oAxi_RData_reg[31]_2 (\oAxi_RData_reg[31]_2 ),
        .\oAxi_RData_reg[3] (\oAxi_RData_reg[3] ),
        .\oAxi_RData_reg[4] (\oAxi_RData_reg[4] ),
        .\oAxi_RData_reg[5] (\oAxi_RData_reg[5] ),
        .\oAxi_RData_reg[6] (\oAxi_RData_reg[6] ),
        .\oAxi_RData_reg[7] (\oAxi_RData_reg[7] ),
        .\oAxi_RData_reg[8] (\oAxi_RData_reg[8] ),
        .\pcm_data_width_reg[2]_0 ({mm2s_registers_1_n_109,mm2s_registers_1_n_110,mm2s_registers_1_n_111}),
        .\period_size_reg[15]_0 ({mm2s_registers_1_n_125,mm2s_registers_1_n_126,mm2s_registers_1_n_127,mm2s_registers_1_n_128,mm2s_registers_1_n_129,mm2s_registers_1_n_130,mm2s_registers_1_n_131,mm2s_registers_1_n_132,mm2s_registers_1_n_133,mm2s_registers_1_n_134,mm2s_registers_1_n_135,mm2s_registers_1_n_136,mm2s_registers_1_n_137,mm2s_registers_1_n_138,mm2s_registers_1_n_139,mm2s_registers_1_n_140}),
        .\rReadAddr_reg[0] (\rReadAddr_reg[0] ),
        .\rReadAddr_reg[0]_0 (\rReadAddr_reg[0]_0 ),
        .\rReadAddr_reg[0]_1 (\rReadAddr_reg[0]_1 ),
        .\rReadAddr_reg[4] (\rReadAddr_reg[4] ),
        .\rReadAddr_reg[4]_0 (\rReadAddr_reg[4]_0 ),
        .\rReadAddr_reg[4]_1 (\rReadAddr_reg[4]_1 ),
        .\rReadAddr_reg[5] (\rReadAddr_reg[5] ),
        .\rReadAddr_reg[5]_0 (\rReadAddr_reg[5]_0 ),
        .\rReadAddr_reg[5]_1 (\rReadAddr_reg[5]_1 ),
        .\rReadAddr_reg[5]_2 (\rReadAddr_reg[5]_2 ),
        .\rReadAddr_reg[5]_3 (\rReadAddr_reg[5]_3 ),
        .\rReadAddr_reg[6] (\rReadAddr_reg[6] ),
        .run_stop_reg_0(mm2s_registers_1_n_5),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awaddr_8_sp_1(s_axi_lite_awaddr_8_sn_1),
        .s_axi_lite_awready_mm2s(s_axi_lite_awready_mm2s),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp_mm2s(s_axi_lite_bresp_mm2s),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_bvalid_s2mm(s_axi_lite_bvalid_s2mm),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready_mm2s(s_axi_lite_wready_mm2s),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .\size_per_channel_reg[9]_0 (\size_per_channel_reg[9] ),
        .soft_reset_lite(soft_reset_lite),
        .soft_reset_lite_r(soft_reset_lite_r),
        .start_dma(start_dma),
        .start_dma_lite(start_dma_lite),
        .start_dma_lite_r(start_dma_lite_r),
        .start_dma_lite_r1(start_dma_lite_r1),
        .start_halt0(start_halt0),
        .stmRead(stmRead));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_reset_14 reset_mm2s
       (.SR(reset_mm2s_n_6),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .halted0(halted0),
        .halted_reg_0(reset_mm2s_n_3),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .m_axis_mm2s_aresetn_0(reset_mm2s_n_5),
        .reset_gen(reset_gen),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .sig_rst2all_stop_request(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset_clr_reg_0(reset_mm2s_n_4),
        .soft_reset_core(soft_reset_core),
        .soft_reset_lite(soft_reset_lite),
        .soft_reset_lite_r(soft_reset_lite_r),
        .start_dma(start_dma),
        .start_dma_lite_r(start_dma_lite_r),
        .start_dma_lite_r1(start_dma_lite_r1),
        .start_dma_lite_r_reg_0(mm2s_registers_1_n_5),
        .start_halt0(start_halt0),
        .start_halt_reg_0(reset_mm2s_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .O(sig_addr_valid_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(mm2s_logic_1_n_94),
        .I1(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_ld_xfer_reg ),
        .I2(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_xfer_reg_empty ),
        .I3(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed ),
        .O(sig_calc_error_pushed_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_burst_type_reg_i_1
       (.I0(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_mstr2addr_burst ),
        .I1(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out ),
        .I2(\I_DATAMOVER_MM2S/sig_cmd_type_slice ),
        .I3(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg ),
        .I4(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .I5(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed ),
        .O(sig_input_burst_type_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_reg_empty ),
        .I1(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg14_out ),
        .I2(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_pop_input_reg ),
        .I3(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .I4(\I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_pushed ),
        .O(sig_input_reg_empty_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_reset" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_reset
   (p_0_in__0,
    soft_reset_core,
    soft_reset_lite_r,
    start_dma_lite_r,
    halted,
    start_dma_r_reg,
    \arststages_ff_reg[1] ,
    soft_reset_clr_reg_0,
    soft_reset_core_reg_0,
    SR,
    s_axis_s2mm_aresetn_0,
    start_halt_reg_0,
    halted_reg_0,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    soft_reset_lite,
    start_halt0,
    start_dma_lite_r_reg_0,
    start_dma,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_aresetn,
    dest_arst,
    halt_complete_dm,
    halted0,
    s_axi_lite_aresetn,
    sig_s_h_halt_reg);
  output p_0_in__0;
  output soft_reset_core;
  output soft_reset_lite_r;
  output start_dma_lite_r;
  output halted;
  output start_dma_r_reg;
  output \arststages_ff_reg[1] ;
  output soft_reset_clr_reg_0;
  output soft_reset_core_reg_0;
  output [0:0]SR;
  output [0:0]s_axis_s2mm_aresetn_0;
  output start_halt_reg_0;
  input halted_reg_0;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input soft_reset_lite;
  input start_halt0;
  input start_dma_lite_r_reg_0;
  input start_dma;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_aresetn;
  input dest_arst;
  input halt_complete_dm;
  input halted0;
  input s_axi_lite_aresetn;
  input sig_s_h_halt_reg;

  wire [0:0]SR;
  wire \arststages_ff_reg[1] ;
  wire dest_arst;
  wire halt_complete_dm;
  wire halt_dm;
  wire halted;
  wire halted0;
  wire halted_i_1__0_n_0;
  wire halted_reg_0;
  wire p_0_in__0;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [0:0]s_axis_s2mm_aresetn_0;
  wire s_axis_s2mm_tvalid;
  wire sig_s_h_halt_reg;
  wire soft_reset_clr;
  wire soft_reset_clr_i_1_n_0;
  wire soft_reset_clr_reg_0;
  wire soft_reset_core;
  wire soft_reset_core_d1;
  wire soft_reset_core_d2;
  wire soft_reset_core_d2_i_1_n_0;
  wire soft_reset_core_d3;
  wire soft_reset_core_d4;
  wire soft_reset_core_d5_reg_n_0;
  wire soft_reset_core_i_1_n_0;
  wire soft_reset_core_reg_0;
  wire soft_reset_done;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire soft_reset_proc;
  wire soft_reset_proc_i_1_n_0;
  wire soft_reset_proc_r;
  wire start_dma;
  wire start_dma_lite_r;
  wire start_dma_lite_r_reg_0;
  wire start_dma_r_reg;
  wire start_halt0;
  wire start_halt_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_i_1 
       (.I0(s_axis_s2mm_aresetn),
        .I1(dest_arst),
        .I2(soft_reset_core),
        .O(s_axis_s2mm_aresetn_0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_dm),
        .I1(sig_s_h_halt_reg),
        .O(start_halt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \INTERLEAVED.second_level_xpm_fifo_buffer_i_1 
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(s_axis_s2mm_aresetn),
        .I3(start_dma),
        .O(SR));
  LUT6 #(
    .INIT(64'hFDDDFFFFFFFFFFFF)) 
    \count_timeout[0]_i_1 
       (.I0(start_dma),
        .I1(s_axis_s2mm_tvalid),
        .I2(soft_reset_core),
        .I3(soft_reset_proc),
        .I4(s_axis_s2mm_aresetn),
        .I5(dest_arst),
        .O(start_dma_r_reg));
  LUT4 #(
    .INIT(16'hFBAA)) 
    halted_i_1__0
       (.I0(halted0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_core_d5_reg_n_0),
        .I3(halted),
        .O(halted_i_1__0_n_0));
  FDRE halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_i_1__0_n_0),
        .Q(halted),
        .R(halted_reg_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \oAxi_BResp[1]_i_1 
       (.I0(soft_reset_clr),
        .I1(soft_reset_lite),
        .I2(s_axi_lite_aresetn),
        .O(soft_reset_clr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1__0
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(s_axis_s2mm_aresetn),
        .O(soft_reset_core_reg_0));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    soft_reset_clr_i_1
       (.I0(soft_reset_core_d5_reg_n_0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_lite),
        .I3(soft_reset_proc),
        .I4(soft_reset_proc_r),
        .I5(soft_reset_clr),
        .O(soft_reset_clr_i_1_n_0));
  FDRE soft_reset_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_clr_i_1_n_0),
        .Q(soft_reset_clr),
        .R(halted_reg_0));
  LUT2 #(
    .INIT(4'h7)) 
    soft_reset_core_d1_i_1
       (.I0(s_axis_s2mm_aresetn),
        .I1(dest_arst),
        .O(p_0_in__0));
  FDRE soft_reset_core_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core),
        .Q(soft_reset_core_d1),
        .R(p_0_in__0));
  LUT3 #(
    .INIT(8'h7F)) 
    soft_reset_core_d2_i_1
       (.I0(dest_arst),
        .I1(s_axis_s2mm_aresetn),
        .I2(soft_reset_core),
        .O(soft_reset_core_d2_i_1_n_0));
  FDRE soft_reset_core_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d1),
        .Q(soft_reset_core_d2),
        .R(soft_reset_core_d2_i_1_n_0));
  FDRE soft_reset_core_d3_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d2),
        .Q(soft_reset_core_d3),
        .R(soft_reset_core_d2_i_1_n_0));
  FDRE soft_reset_core_d4_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d3),
        .Q(soft_reset_core_d4),
        .R(soft_reset_core_d2_i_1_n_0));
  FDRE soft_reset_core_d5_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d4),
        .Q(soft_reset_core_d5_reg_n_0),
        .R(soft_reset_core_d2_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0BFFFF0000)) 
    soft_reset_core_i_1
       (.I0(soft_reset_core_d5_reg_n_0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_proc_r),
        .I3(soft_reset_proc),
        .I4(halt_complete_dm),
        .I5(soft_reset_core),
        .O(soft_reset_core_i_1_n_0));
  FDRE soft_reset_core_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_core_i_1_n_0),
        .Q(soft_reset_core),
        .R(p_0_in__0));
  FDRE soft_reset_done_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_clr),
        .Q(soft_reset_done),
        .R(halted_reg_0));
  FDRE soft_reset_lite_r_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_lite),
        .Q(soft_reset_lite_r),
        .R(halted_reg_0));
  LUT4 #(
    .INIT(16'hBFAA)) 
    soft_reset_proc_i_1
       (.I0(soft_reset_lite),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_done),
        .I3(soft_reset_proc),
        .O(soft_reset_proc_i_1_n_0));
  FDRE soft_reset_proc_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_proc),
        .Q(soft_reset_proc_r),
        .R(p_0_in__0));
  FDRE soft_reset_proc_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(soft_reset_proc_i_1_n_0),
        .Q(soft_reset_proc),
        .R(p_0_in__0));
  FDRE start_dma_lite_r_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(start_dma_lite_r_reg_0),
        .Q(start_dma_lite_r),
        .R(1'b0));
  FDRE start_halt_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(start_halt0),
        .Q(halt_dm),
        .R(halted_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hF777)) 
    timeout_err_i_2
       (.I0(dest_arst),
        .I1(s_axis_s2mm_aresetn),
        .I2(soft_reset_proc),
        .I3(soft_reset_core),
        .O(\arststages_ff_reg[1] ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_reset" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_reset_14
   (soft_reset_core,
    soft_reset_lite_r,
    start_dma_lite_r,
    halted_reg_0,
    soft_reset_clr_reg_0,
    m_axis_mm2s_aresetn_0,
    SR,
    start_halt_reg_0,
    reset_gen,
    start_dma_lite_r1,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    soft_reset_lite,
    start_halt0,
    start_dma_lite_r_reg_0,
    halt_complete_dm,
    halted0,
    s_axi_lite_aresetn,
    m_axis_mm2s_aresetn,
    dest_arst,
    start_dma,
    sig_rst2all_stop_request);
  output soft_reset_core;
  output soft_reset_lite_r;
  output start_dma_lite_r;
  output halted_reg_0;
  output soft_reset_clr_reg_0;
  output [0:0]m_axis_mm2s_aresetn_0;
  output [0:0]SR;
  output start_halt_reg_0;
  output reset_gen;
  input start_dma_lite_r1;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input soft_reset_lite;
  input start_halt0;
  input start_dma_lite_r_reg_0;
  input halt_complete_dm;
  input halted0;
  input s_axi_lite_aresetn;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input start_dma;
  input sig_rst2all_stop_request;

  wire [0:0]SR;
  wire dest_arst;
  wire halt_complete_dm;
  wire halt_dm;
  wire halted0;
  wire halted_i_1_n_0;
  wire halted_reg_0;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [0:0]m_axis_mm2s_aresetn_0;
  wire reset_gen;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire sig_rst2all_stop_request;
  wire soft_reset_clr;
  wire soft_reset_clr_i_1__0_n_0;
  wire soft_reset_clr_reg_0;
  wire soft_reset_core;
  wire soft_reset_core_d1_i_1__0_n_0;
  wire soft_reset_core_d1_reg_n_0;
  wire soft_reset_core_d2_i_1__0_n_0;
  wire soft_reset_core_d2_reg_n_0;
  wire soft_reset_core_d3_reg_n_0;
  wire soft_reset_core_d4;
  wire soft_reset_core_d5_reg_n_0;
  wire soft_reset_core_i_1__0_n_0;
  wire soft_reset_done;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire soft_reset_proc;
  wire soft_reset_proc_i_1__0_n_0;
  wire soft_reset_proc_r;
  wire start_dma;
  wire start_dma_lite_r;
  wire start_dma_lite_r1;
  wire start_dma_lite_r_reg_0;
  wire start_halt0;
  wire start_halt_reg_0;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_dm),
        .I1(sig_rst2all_stop_request),
        .O(start_halt_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \INTERLEAVED.byte_count[15]_i_1__0 
       (.I0(m_axis_mm2s_aresetn),
        .I1(dest_arst),
        .I2(soft_reset_core),
        .I3(start_dma),
        .O(m_axis_mm2s_aresetn_0));
  LUT3 #(
    .INIT(8'hBF)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_1 
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(m_axis_mm2s_aresetn),
        .O(SR));
  LUT4 #(
    .INIT(16'hFBAA)) 
    halted_i_1
       (.I0(halted0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_core_d5_reg_n_0),
        .I3(halted_reg_0),
        .O(halted_i_1_n_0));
  FDRE halted_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(halted_i_1_n_0),
        .Q(halted_reg_0),
        .R(start_dma_lite_r1));
  LUT3 #(
    .INIT(8'h8F)) 
    \oAxi_BResp[1]_i_1__0 
       (.I0(soft_reset_clr),
        .I1(soft_reset_lite),
        .I2(s_axi_lite_aresetn),
        .O(soft_reset_clr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(m_axis_mm2s_aresetn),
        .I1(dest_arst),
        .I2(soft_reset_core),
        .O(reset_gen));
  LUT6 #(
    .INIT(64'hFF40FFFF40404040)) 
    soft_reset_clr_i_1__0
       (.I0(soft_reset_core_d5_reg_n_0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_lite),
        .I3(soft_reset_proc),
        .I4(soft_reset_proc_r),
        .I5(soft_reset_clr),
        .O(soft_reset_clr_i_1__0_n_0));
  FDRE soft_reset_clr_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_clr_i_1__0_n_0),
        .Q(soft_reset_clr),
        .R(start_dma_lite_r1));
  LUT2 #(
    .INIT(4'h7)) 
    soft_reset_core_d1_i_1__0
       (.I0(m_axis_mm2s_aresetn),
        .I1(dest_arst),
        .O(soft_reset_core_d1_i_1__0_n_0));
  FDRE soft_reset_core_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core),
        .Q(soft_reset_core_d1_reg_n_0),
        .R(soft_reset_core_d1_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h7F)) 
    soft_reset_core_d2_i_1__0
       (.I0(m_axis_mm2s_aresetn),
        .I1(dest_arst),
        .I2(soft_reset_core),
        .O(soft_reset_core_d2_i_1__0_n_0));
  FDRE soft_reset_core_d2_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d1_reg_n_0),
        .Q(soft_reset_core_d2_reg_n_0),
        .R(soft_reset_core_d2_i_1__0_n_0));
  FDRE soft_reset_core_d3_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d2_reg_n_0),
        .Q(soft_reset_core_d3_reg_n_0),
        .R(soft_reset_core_d2_i_1__0_n_0));
  FDRE soft_reset_core_d4_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d3_reg_n_0),
        .Q(soft_reset_core_d4),
        .R(soft_reset_core_d2_i_1__0_n_0));
  FDRE soft_reset_core_d5_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core_d4),
        .Q(soft_reset_core_d5_reg_n_0),
        .R(soft_reset_core_d2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF0BFFFF0000)) 
    soft_reset_core_i_1__0
       (.I0(soft_reset_core_d5_reg_n_0),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_proc_r),
        .I3(soft_reset_proc),
        .I4(halt_complete_dm),
        .I5(soft_reset_core),
        .O(soft_reset_core_i_1__0_n_0));
  FDRE soft_reset_core_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_core_i_1__0_n_0),
        .Q(soft_reset_core),
        .R(soft_reset_core_d1_i_1__0_n_0));
  FDRE soft_reset_done_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_clr),
        .Q(soft_reset_done),
        .R(start_dma_lite_r1));
  FDRE soft_reset_lite_r_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(soft_reset_lite),
        .Q(soft_reset_lite_r),
        .R(start_dma_lite_r1));
  LUT4 #(
    .INIT(16'hBFAA)) 
    soft_reset_proc_i_1__0
       (.I0(soft_reset_lite),
        .I1(soft_reset_core_d4),
        .I2(soft_reset_done),
        .I3(soft_reset_proc),
        .O(soft_reset_proc_i_1__0_n_0));
  FDRE soft_reset_proc_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_proc),
        .Q(soft_reset_proc_r),
        .R(soft_reset_core_d1_i_1__0_n_0));
  FDRE soft_reset_proc_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(soft_reset_proc_i_1__0_n_0),
        .Q(soft_reset_proc),
        .R(soft_reset_core_d1_i_1__0_n_0));
  FDRE start_dma_lite_r_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(start_dma_lite_r_reg_0),
        .Q(start_dma_lite_r),
        .R(1'b0));
  FDRE start_halt_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(start_halt0),
        .Q(halt_dm),
        .R(start_dma_lite_r1));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm
   (empty,
    start_reading_r,
    start_reading,
    p_0_in5_in,
    out,
    m_axi_s2mm_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_reset_reg,
    sig_s_h_halt_reg,
    sig_wsc2stat_status_valid,
    sig_data2wsc_cmd_cmplt_reg,
    sig_sm_pop_input_reg,
    sig_calc_error_reg_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_dqual_reg_full,
    \INTERLEAVED.count_datamover_data_reg[15] ,
    \bytes_reg[9] ,
    s2mm_status_valid,
    \transfer_count_read_reg[24] ,
    \bytes_transferred_reg[9] ,
    Q,
    \CAPTURE_S2MM.period_size_reg[15] ,
    \CAPTURE_S2MM.period_size_reg[15]_0 ,
    \INTERLEAVED.rd_en_r_reg ,
    start_dma_r,
    s2mm_cmd_valid,
    ioc_irq_pulse,
    s2mm_cmd_ready,
    sig_init_done,
    sig_stat2wsc_status_ready,
    sig_mstr2addr_burst,
    sig_calc2dm_calc_err,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_last_dbeat_reg,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    \rReadAddr_reg[4] ,
    \rReadAddr_reg[4]_0 ,
    \rReadAddr_reg[4]_1 ,
    \rReadAddr_reg[4]_2 ,
    \rReadAddr_reg[4]_3 ,
    \rReadAddr_reg[4]_4 ,
    \rReadAddr_reg[4]_5 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_dqual_reg_empty_reg,
    E,
    \sig_dbeat_cntr_reg[3] ,
    sig_push_input_reg14_out,
    start_reading0,
    \PCM_TO_PCM.strb_8 ,
    sig_dqual_reg_empty_reg_0,
    \INTERLEAVED.rd_channel_reg[3] ,
    \INTERLEAVED.current_address_reg[8] ,
    \periods_reg[7] ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_wready_0,
    \periods_reg[0] ,
    \INTERLEAVED.period_count_reg[7] ,
    \INTERLEAVED.period_count_reg[0] ,
    s_axis_s2mm_tready,
    transfer_count_read2,
    bytes_transferred0,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    s2mm_status,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    SR,
    s_axis_s2mm_aclk,
    wr_en,
    \count_value_i_reg[3] ,
    \INTERLEAVED.current_address_reg[0] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_addr_valid_reg_reg,
    \bytes_reg[3] ,
    O,
    \bytes_reg[9]_0 ,
    \periods_reg[7]_0 ,
    \transfer_count_read_reg[5] ,
    \transfer_count_read_reg[9] ,
    \bytes_transferred_reg[3] ,
    \bytes_transferred_reg[5] ,
    \bytes_transferred_reg[9]_0 ,
    s_axis_tready_reg,
    s_axis_tready_reg_0,
    \INTERLEAVED.count_datamover_data0_carry__0 ,
    \INTERLEAVED.count_datamover_data_reg[0] ,
    \INTERLEAVED.byte_count_reg[6] ,
    \INTERLEAVED.byte_count_reg[6]_0 ,
    \INTERLEAVED.byte_count_reg[10] ,
    \INTERLEAVED.byte_count_reg[10]_0 ,
    transfer_count_read1_carry__0,
    \periods_reg[7]_1 ,
    \bytes_transferred0_inferred__0/i__carry__0 ,
    \bytes_transferred_reg[3]_0 ,
    start_reading_reg,
    \INTERLEAVED.write_to_buffer_reg ,
    start_dma_r_reg,
    \INTERLEAVED.cmd_valid_reg ,
    period_interrupt_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_input_burst_type_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    sig_last_dbeat_reg_0,
    sig_last_skid_reg_reg,
    sig_last_reg_out_reg,
    \oAxi_RData_reg[3] ,
    \oAxi_RData_reg[3]_0 ,
    \oAxi_RData_reg[3]_1 ,
    \oAxi_RData_reg[4] ,
    \oAxi_RData_reg[6] ,
    \oAxi_RData_reg[7] ,
    \oAxi_RData_reg[9] ,
    \oAxi_RData_reg[10] ,
    \oAxi_RData_reg[11] ,
    \INTERLEAVED.current_address_reg[63] ,
    \INTERLEAVED.period_count_reg[5] ,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    start_dma,
    s_axis_s2mm_tvalid,
    m_axi_s2mm_awready,
    \INTERLEAVED.count_reg[0] ,
    \INTERLEAVED.byte_count_reg[15] ,
    \INTERLEAVED.count_datamover_data0_carry ,
    \INTERLEAVED.count_datamover_data0_carry_0 ,
    s_axis_s2mm_tid,
    start_reading_reg_0,
    start_reading_reg_1,
    \sig_data_skid_reg_reg[24] ,
    m_axi_s2mm_wready,
    \PCM_TO_PCM.strb_8_reg[0]_0 ,
    D,
    \INTERLEAVED.current_address_reg[63]_0 ,
    m_axi_s2mm_bvalid,
    s_axis_s2mm_tdata,
    \periods_reg[7]_2 ,
    \INTERLEAVED.current_address_reg[5] ,
    \INTERLEAVED.current_address_reg[9] ,
    \bytes_reg[13] ,
    transfer_count_read1_carry_i_3,
    transfer_count_read1_carry_i_2,
    \transfer_count_read_reg[13] ,
    \bytes_transferred_reg[13] ,
    i__carry_i_3__0,
    i__carry_i_2__0,
    m_axi_s2mm_bresp,
    p_0_in__0,
    \INTERLEAVED.rd_channel_reg[0] ,
    \periods_reg[0]_0 );
  output [1:0]empty;
  output start_reading_r;
  output start_reading;
  output p_0_in5_in;
  output out;
  output m_axi_s2mm_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_reset_reg;
  output sig_s_h_halt_reg;
  output sig_wsc2stat_status_valid;
  output [0:0]sig_data2wsc_cmd_cmplt_reg;
  output sig_sm_pop_input_reg;
  output [0:0]sig_calc_error_reg_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_dqual_reg_full;
  output [3:0]\INTERLEAVED.count_datamover_data_reg[15] ;
  output [6:0]\bytes_reg[9] ;
  output s2mm_status_valid;
  output [19:0]\transfer_count_read_reg[24] ;
  output [6:0]\bytes_transferred_reg[9] ;
  output [6:0]Q;
  output [0:0]\CAPTURE_S2MM.period_size_reg[15] ;
  output [0:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  output \INTERLEAVED.rd_en_r_reg ;
  output start_dma_r;
  output s2mm_cmd_valid;
  output ioc_irq_pulse;
  output s2mm_cmd_ready;
  output sig_init_done;
  output sig_stat2wsc_status_ready;
  output [0:0]sig_mstr2addr_burst;
  output sig_calc2dm_calc_err;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output sig_last_dbeat_reg;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output \rReadAddr_reg[4] ;
  output \rReadAddr_reg[4]_0 ;
  output \rReadAddr_reg[4]_1 ;
  output \rReadAddr_reg[4]_2 ;
  output \rReadAddr_reg[4]_3 ;
  output \rReadAddr_reg[4]_4 ;
  output \rReadAddr_reg[4]_5 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output \sig_dbeat_cntr_reg[3] ;
  output sig_push_input_reg14_out;
  output start_reading0;
  output [1:0]\PCM_TO_PCM.strb_8 ;
  output sig_dqual_reg_empty_reg_0;
  output [3:0]\INTERLEAVED.rd_channel_reg[3] ;
  output [5:0]\INTERLEAVED.current_address_reg[8] ;
  output [4:0]\periods_reg[7] ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output m_axi_s2mm_bready;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]m_axi_s2mm_wready_0;
  output \periods_reg[0] ;
  output [6:0]\INTERLEAVED.period_count_reg[7] ;
  output \INTERLEAVED.period_count_reg[0] ;
  output s_axis_s2mm_tready;
  output [12:0]transfer_count_read2;
  output [12:0]bytes_transferred0;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]s2mm_status;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input wr_en;
  input \count_value_i_reg[3] ;
  input [0:0]\INTERLEAVED.current_address_reg[0] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_addr_valid_reg_reg;
  input \bytes_reg[3] ;
  input [2:0]O;
  input [3:0]\bytes_reg[9]_0 ;
  input [0:0]\periods_reg[7]_0 ;
  input [2:0]\transfer_count_read_reg[5] ;
  input [3:0]\transfer_count_read_reg[9] ;
  input \bytes_transferred_reg[3] ;
  input [2:0]\bytes_transferred_reg[5] ;
  input [3:0]\bytes_transferred_reg[9]_0 ;
  input [1:0]s_axis_tready_reg;
  input [1:0]s_axis_tready_reg_0;
  input [0:0]\INTERLEAVED.count_datamover_data0_carry__0 ;
  input [0:0]\INTERLEAVED.count_datamover_data_reg[0] ;
  input [2:0]\INTERLEAVED.byte_count_reg[6] ;
  input [3:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  input [2:0]\INTERLEAVED.byte_count_reg[10] ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  input [3:0]transfer_count_read1_carry__0;
  input [1:0]\periods_reg[7]_1 ;
  input [3:0]\bytes_transferred0_inferred__0/i__carry__0 ;
  input [1:0]\bytes_transferred_reg[3]_0 ;
  input start_reading_reg;
  input \INTERLEAVED.write_to_buffer_reg ;
  input start_dma_r_reg;
  input \INTERLEAVED.cmd_valid_reg ;
  input period_interrupt_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  input sig_input_burst_type_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_input_reg_empty_reg;
  input sig_calc_error_pushed_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_skid_reg_reg;
  input sig_last_reg_out_reg;
  input [2:0]\oAxi_RData_reg[3] ;
  input \oAxi_RData_reg[3]_0 ;
  input \oAxi_RData_reg[3]_1 ;
  input \oAxi_RData_reg[4] ;
  input \oAxi_RData_reg[6] ;
  input \oAxi_RData_reg[7] ;
  input \oAxi_RData_reg[9] ;
  input \oAxi_RData_reg[10] ;
  input \oAxi_RData_reg[11] ;
  input \INTERLEAVED.current_address_reg[63] ;
  input \INTERLEAVED.period_count_reg[5] ;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input start_dma;
  input s_axis_s2mm_tvalid;
  input m_axi_s2mm_awready;
  input \INTERLEAVED.count_reg[0] ;
  input [15:0]\INTERLEAVED.byte_count_reg[15] ;
  input \INTERLEAVED.count_datamover_data0_carry ;
  input \INTERLEAVED.count_datamover_data0_carry_0 ;
  input [7:0]s_axis_s2mm_tid;
  input start_reading_reg_0;
  input [0:0]start_reading_reg_1;
  input [2:0]\sig_data_skid_reg_reg[24] ;
  input m_axi_s2mm_wready;
  input \PCM_TO_PCM.strb_8_reg[0]_0 ;
  input [5:0]D;
  input [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  input m_axi_s2mm_bvalid;
  input [31:0]s_axis_s2mm_tdata;
  input [2:0]\periods_reg[7]_2 ;
  input [2:0]\INTERLEAVED.current_address_reg[5] ;
  input [2:0]\INTERLEAVED.current_address_reg[9] ;
  input [0:0]\bytes_reg[13] ;
  input [2:0]transfer_count_read1_carry_i_3;
  input [2:0]transfer_count_read1_carry_i_2;
  input [0:0]\transfer_count_read_reg[13] ;
  input [0:0]\bytes_transferred_reg[13] ;
  input [2:0]i__carry_i_3__0;
  input [2:0]i__carry_i_2__0;
  input [1:0]m_axi_s2mm_bresp;
  input p_0_in__0;
  input [0:0]\INTERLEAVED.rd_channel_reg[0] ;
  input [0:0]\periods_reg[0]_0 ;

  wire [0:0]\CAPTURE_S2MM.period_size_reg[15] ;
  wire [0:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  wire [5:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  wire [15:0]\INTERLEAVED.byte_count_reg[15] ;
  wire [2:0]\INTERLEAVED.byte_count_reg[6] ;
  wire [3:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  wire \INTERLEAVED.cmd_valid_reg ;
  wire \INTERLEAVED.count_datamover_data0 ;
  wire \INTERLEAVED.count_datamover_data0_carry ;
  wire \INTERLEAVED.count_datamover_data0_carry_0 ;
  wire [0:0]\INTERLEAVED.count_datamover_data0_carry__0 ;
  wire [0:0]\INTERLEAVED.count_datamover_data_reg[0] ;
  wire [3:0]\INTERLEAVED.count_datamover_data_reg[15] ;
  wire \INTERLEAVED.count_reg[0] ;
  wire [0:0]\INTERLEAVED.current_address_reg[0] ;
  wire [2:0]\INTERLEAVED.current_address_reg[5] ;
  wire \INTERLEAVED.current_address_reg[63] ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  wire [5:0]\INTERLEAVED.current_address_reg[8] ;
  wire [2:0]\INTERLEAVED.current_address_reg[9] ;
  wire \INTERLEAVED.period_count_reg[0] ;
  wire \INTERLEAVED.period_count_reg[5] ;
  wire [6:0]\INTERLEAVED.period_count_reg[7] ;
  wire [0:0]\INTERLEAVED.rd_channel_reg[0] ;
  wire [3:0]\INTERLEAVED.rd_channel_reg[3] ;
  wire \INTERLEAVED.rd_en_r_reg ;
  wire \INTERLEAVED.write_to_buffer_reg ;
  wire I_DATAMOVER_S2MM_n_27;
  wire I_DATAMOVER_S2MM_n_34;
  wire [2:0]O;
  wire [31:8]\PCM_TO_PCM.m_axis_tdata_dm_8bit ;
  wire [1:0]\PCM_TO_PCM.strb_8 ;
  wire \PCM_TO_PCM.strb_8_reg[0]_0 ;
  wire \PCM_TO_PCM.tdata_8bit ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[10] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[11] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[12] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[13] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[14] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[15] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[8] ;
  wire \PCM_TO_PCM.tdata_8bit_reg_n_0_[9] ;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire buffering_1_n_15;
  wire buffering_1_n_16;
  wire buffering_1_n_17;
  wire buffering_1_n_18;
  wire buffering_1_n_19;
  wire buffering_1_n_20;
  wire buffering_1_n_21;
  wire buffering_1_n_22;
  wire buffering_1_n_23;
  wire buffering_1_n_24;
  wire buffering_1_n_25;
  wire buffering_1_n_26;
  wire buffering_1_n_27;
  wire buffering_1_n_28;
  wire buffering_1_n_29;
  wire buffering_1_n_30;
  wire buffering_1_n_31;
  wire buffering_1_n_32;
  wire buffering_1_n_33;
  wire buffering_1_n_34;
  wire buffering_1_n_35;
  wire buffering_1_n_36;
  wire buffering_1_n_37;
  wire buffering_1_n_38;
  wire buffering_1_n_39;
  wire buffering_1_n_40;
  wire buffering_1_n_41;
  wire buffering_1_n_42;
  wire buffering_1_n_43;
  wire buffering_1_n_44;
  wire buffering_1_n_45;
  wire buffering_1_n_46;
  wire buffering_1_n_47;
  wire buffering_1_n_69;
  wire buffering_1_n_70;
  wire [0:0]\bytes_reg[13] ;
  wire \bytes_reg[3] ;
  wire [6:0]\bytes_reg[9] ;
  wire [3:0]\bytes_reg[9]_0 ;
  wire [12:0]bytes_transferred0;
  wire [3:0]\bytes_transferred0_inferred__0/i__carry__0 ;
  wire [0:0]\bytes_transferred_reg[13] ;
  wire \bytes_transferred_reg[3] ;
  wire [1:0]\bytes_transferred_reg[3]_0 ;
  wire [2:0]\bytes_transferred_reg[5] ;
  wire [6:0]\bytes_transferred_reg[9] ;
  wire [3:0]\bytes_transferred_reg[9]_0 ;
  wire \count_value_i_reg[3] ;
  wire [15:0]data1;
  wire dest_arst;
  wire [1:0]empty;
  wire halt_complete_dm;
  wire [2:0]i__carry_i_2__0;
  wire [2:0]i__carry_i_3__0;
  wire ioc_irq_pulse;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [0:0]m_axi_s2mm_wready_0;
  wire m_axi_s2mm_wvalid;
  wire m_axis_tvalid;
  wire \oAxi_RData_reg[10] ;
  wire \oAxi_RData_reg[11] ;
  wire [2:0]\oAxi_RData_reg[3] ;
  wire \oAxi_RData_reg[3]_0 ;
  wire \oAxi_RData_reg[3]_1 ;
  wire \oAxi_RData_reg[4] ;
  wire \oAxi_RData_reg[6] ;
  wire \oAxi_RData_reg[7] ;
  wire \oAxi_RData_reg[9] ;
  wire out;
  wire p_0_in5_in;
  wire p_0_in__0;
  wire period_interrupt_reg;
  wire \periods_reg[0] ;
  wire [0:0]\periods_reg[0]_0 ;
  wire [4:0]\periods_reg[7] ;
  wire [0:0]\periods_reg[7]_0 ;
  wire [1:0]\periods_reg[7]_1 ;
  wire [2:0]\periods_reg[7]_2 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[4]_2 ;
  wire \rReadAddr_reg[4]_3 ;
  wire \rReadAddr_reg[4]_4 ;
  wire \rReadAddr_reg[4]_5 ;
  wire rd_en0;
  wire [95:32]s2mm_cmd_data;
  wire s2mm_cmd_ready;
  wire s2mm_cmd_valid;
  wire [1:0]s2mm_status;
  wire s2mm_status_valid;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [31:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire [1:0]s_axis_tready_reg;
  wire [1:0]s_axis_tready_reg_0;
  wire sig_addr_valid_reg_reg;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_reg;
  wire [0:0]sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_data2wsc_cmd_cmplt_reg;
  wire [2:0]\sig_data_skid_reg_reg[24] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_init_done;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_reg_empty;
  wire sig_input_reg_empty_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_reg;
  wire sig_ld_xfer_reg;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_push_input_reg14_out;
  wire sig_reset_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sm_pop_input_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire start_command_generation;
  wire start_dma;
  wire start_dma_r;
  wire start_dma_r_reg;
  wire start_reading;
  wire start_reading0;
  wire start_reading_r;
  wire start_reading_reg;
  wire start_reading_reg_0;
  wire [0:0]start_reading_reg_1;
  wire [3:0]transfer_count_read1_carry__0;
  wire [2:0]transfer_count_read1_carry_i_2;
  wire [2:0]transfer_count_read1_carry_i_3;
  wire [12:0]transfer_count_read2;
  wire [0:0]\transfer_count_read_reg[13] ;
  wire [19:0]\transfer_count_read_reg[24] ;
  wire [2:0]\transfer_count_read_reg[5] ;
  wire [3:0]\transfer_count_read_reg[9] ;
  wire wr_en;

  design_1_audio_formatter_0_1_axi_datamover I_DATAMOVER_S2MM
       (.CO(\INTERLEAVED.count_datamover_data0 ),
        .D({buffering_1_n_16,buffering_1_n_17,buffering_1_n_18,buffering_1_n_19,buffering_1_n_20,buffering_1_n_21,buffering_1_n_22,buffering_1_n_23,buffering_1_n_24,buffering_1_n_25,buffering_1_n_26,buffering_1_n_27,buffering_1_n_28,buffering_1_n_29,buffering_1_n_30,buffering_1_n_31,buffering_1_n_32,buffering_1_n_33,buffering_1_n_34,buffering_1_n_35,buffering_1_n_36,buffering_1_n_37,buffering_1_n_38,buffering_1_n_39,buffering_1_n_40,buffering_1_n_41,buffering_1_n_42,buffering_1_n_43,buffering_1_n_44,buffering_1_n_45,buffering_1_n_46,buffering_1_n_47}),
        .E(out),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_wsc2stat_status_valid),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (I_DATAMOVER_S2MM_n_34),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INTERLEAVED.count_datamover_data_reg[0] (\PCM_TO_PCM.strb_8_reg[0]_0 ),
        .SR(sig_reset_reg),
        .\USE_SINGLE_REG.sig_push_regfifo (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (s2mm_cmd_valid),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ({s2mm_cmd_data[95:41],\INTERLEAVED.current_address_reg[8] ,s2mm_cmd_data[34:32],D}),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (s2mm_cmd_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (s2mm_status_valid),
        .data_valid(m_axis_tvalid),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .in({sig_calc2dm_calc_err,sig_mstr2addr_burst}),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wready_0(m_axi_s2mm_wready_0),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .rd_en0(rd_en0),
        .s2mm_status(s2mm_status),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_push_input_reg14_out),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (buffering_1_n_15),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(E),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full),
        .sig_init_done(sig_init_done),
        .sig_input_burst_type_reg_reg(sig_input_burst_type_reg_reg),
        .sig_input_reg_empty_reg(sig_input_reg_empty),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty),
        .soft_reset_core(soft_reset_core),
        .soft_reset_core_reg(I_DATAMOVER_S2MM_n_27),
        .start_dma(start_dma));
  FDRE \PCM_TO_PCM.strb_8_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(buffering_1_n_70),
        .Q(\PCM_TO_PCM.strb_8 [0]),
        .R(1'b0));
  FDRE \PCM_TO_PCM.strb_8_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(buffering_1_n_69),
        .Q(\PCM_TO_PCM.strb_8 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[10]_i_1 
       (.I0(data1[2]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[10]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [10]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[11]_i_1 
       (.I0(data1[3]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[11]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[12]_i_1 
       (.I0(data1[4]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[12]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[13]_i_1 
       (.I0(data1[5]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[13]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [13]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[14]_i_1 
       (.I0(data1[6]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[14]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [14]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[15]_i_1 
       (.I0(data1[7]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[15]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [15]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[8]_i_1 
       (.I0(data1[0]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[8]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [8]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[9]_i_1 
       (.I0(data1[1]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(data1[9]),
        .O(\PCM_TO_PCM.m_axis_tdata_dm_8bit [9]));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [10]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[10] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [11]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[11] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [12]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[12] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [13]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[13] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [14]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[14] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [15]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[15] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [16]),
        .Q(data1[0]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [17]),
        .Q(data1[1]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [18]),
        .Q(data1[2]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [19]),
        .Q(data1[3]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [20]),
        .Q(data1[4]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [21]),
        .Q(data1[5]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [22]),
        .Q(data1[6]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [23]),
        .Q(data1[7]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [24]),
        .Q(data1[8]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [25]),
        .Q(data1[9]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [26]),
        .Q(data1[10]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [27]),
        .Q(data1[11]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [28]),
        .Q(data1[12]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [29]),
        .Q(data1[13]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [30]),
        .Q(data1[14]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [31]),
        .Q(data1[15]),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [8]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[8] ),
        .R(SR));
  FDRE \PCM_TO_PCM.tdata_8bit_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\PCM_TO_PCM.tdata_8bit ),
        .D(\PCM_TO_PCM.m_axis_tdata_dm_8bit [9]),
        .Q(\PCM_TO_PCM.tdata_8bit_reg_n_0_[9] ),
        .R(SR));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_buffer buffering_1
       (.CO(\INTERLEAVED.count_datamover_data0 ),
        .D({buffering_1_n_16,buffering_1_n_17,buffering_1_n_18,buffering_1_n_19,buffering_1_n_20,buffering_1_n_21,buffering_1_n_22,buffering_1_n_23,buffering_1_n_24,buffering_1_n_25,buffering_1_n_26,buffering_1_n_27,buffering_1_n_28,buffering_1_n_29,buffering_1_n_30,buffering_1_n_31,buffering_1_n_32,buffering_1_n_33,buffering_1_n_34,buffering_1_n_35,buffering_1_n_36,buffering_1_n_37,buffering_1_n_38,buffering_1_n_39,buffering_1_n_40,buffering_1_n_41,buffering_1_n_42,buffering_1_n_43,buffering_1_n_44,buffering_1_n_45,buffering_1_n_46,buffering_1_n_47}),
        .E(\INTERLEAVED.rd_en_r_reg ),
        .\INTERLEAVED.count_datamover_data0_carry_0 (\INTERLEAVED.count_datamover_data0_carry ),
        .\INTERLEAVED.count_datamover_data0_carry_1 (\INTERLEAVED.count_datamover_data0_carry_0 ),
        .\INTERLEAVED.count_datamover_data0_carry__0_0 (\INTERLEAVED.count_datamover_data0_carry__0 ),
        .\INTERLEAVED.count_datamover_data_reg[0]_0 (I_DATAMOVER_S2MM_n_27),
        .\INTERLEAVED.count_datamover_data_reg[0]_1 (\INTERLEAVED.count_datamover_data_reg[0] ),
        .\INTERLEAVED.count_datamover_data_reg[15]_0 (\INTERLEAVED.count_datamover_data_reg[15] ),
        .\INTERLEAVED.count_reg[0]_0 (\INTERLEAVED.count_reg[0] ),
        .\INTERLEAVED.count_reg[0]_1 (\INTERLEAVED.period_count_reg[5] ),
        .\INTERLEAVED.rd_channel_reg[0]_0 (\INTERLEAVED.rd_channel_reg[0] ),
        .\INTERLEAVED.rd_channel_reg[3]_0 (\INTERLEAVED.rd_channel_reg[3] ),
        .\INTERLEAVED.write_to_buffer_reg_0 (\INTERLEAVED.write_to_buffer_reg ),
        .\PCM_TO_PCM.strb_8_reg[0] (buffering_1_n_70),
        .\PCM_TO_PCM.strb_8_reg[0]_0 (\PCM_TO_PCM.strb_8_reg[0]_0 ),
        .\PCM_TO_PCM.strb_8_reg[1] (buffering_1_n_69),
        .\PCM_TO_PCM.strb_8_reg[1]_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\PCM_TO_PCM.strb_8_reg[1]_1 (I_DATAMOVER_S2MM_n_34),
        .\PCM_TO_PCM.tdata_8bit_reg[8] (\PCM_TO_PCM.strb_8 [1]),
        .\PCM_TO_PCM.tdata_8bit_reg[8]_0 (\PCM_TO_PCM.strb_8 [0]),
        .Q({data1,\PCM_TO_PCM.tdata_8bit_reg_n_0_[15] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[14] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[13] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[12] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[11] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[10] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[9] ,\PCM_TO_PCM.tdata_8bit_reg_n_0_[8] }),
        .SR(SR),
        .\count_value_i_reg[3] (\count_value_i_reg[3] ),
        .data_valid(m_axis_tvalid),
        .dest_arst(dest_arst),
        .empty(empty),
        .\gen_fwft.gdvld_fwft.data_valid_fwft_reg (\PCM_TO_PCM.tdata_8bit ),
        .\gen_fwft.gdvld_fwft.data_valid_fwft_reg_0 (buffering_1_n_15),
        .\gen_wr_a.gen_word_narrow.mem_reg (\PCM_TO_PCM.m_axis_tdata_dm_8bit [31:16]),
        .p_0_in5_in(p_0_in5_in),
        .p_0_in__0(p_0_in__0),
        .rd_en0(rd_en0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tid(s_axis_s2mm_tid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_tready_reg_0(s_axis_tready_reg),
        .s_axis_tready_reg_1(s_axis_tready_reg_0),
        .\sig_data_skid_reg_reg[24] (\sig_data_skid_reg_reg[24] ),
        .soft_reset_core(soft_reset_core),
        .start_command_generation(start_command_generation),
        .start_dma(start_dma),
        .start_reading0(start_reading0),
        .start_reading_r_reg_0(start_reading_r),
        .start_reading_r_reg_1(\INTERLEAVED.current_address_reg[0] ),
        .start_reading_reg_0(start_reading),
        .start_reading_reg_1(start_reading_reg),
        .start_reading_reg_2(start_reading_reg_0),
        .start_reading_reg_3(start_reading_reg_1),
        .wr_en(wr_en));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_command_gen command_generator_1
       (.\CAPTURE_S2MM.period_size_reg[15] (\CAPTURE_S2MM.period_size_reg[15] ),
        .\CAPTURE_S2MM.period_size_reg[15]_0 (\CAPTURE_S2MM.period_size_reg[15]_0 ),
        .\INTERLEAVED.byte_count_reg[0]_0 (s2mm_cmd_ready),
        .\INTERLEAVED.byte_count_reg[10]_0 (\INTERLEAVED.byte_count_reg[10] ),
        .\INTERLEAVED.byte_count_reg[10]_1 (\INTERLEAVED.byte_count_reg[10]_0 ),
        .\INTERLEAVED.byte_count_reg[15]_0 (start_reading_r),
        .\INTERLEAVED.byte_count_reg[15]_1 (start_reading),
        .\INTERLEAVED.byte_count_reg[15]_2 (\INTERLEAVED.byte_count_reg[15] ),
        .\INTERLEAVED.byte_count_reg[6]_0 (\INTERLEAVED.byte_count_reg[6] ),
        .\INTERLEAVED.byte_count_reg[6]_1 (\INTERLEAVED.byte_count_reg[6]_0 ),
        .\INTERLEAVED.cmd_valid_reg_0 (s2mm_cmd_valid),
        .\INTERLEAVED.cmd_valid_reg_1 (\INTERLEAVED.cmd_valid_reg ),
        .\INTERLEAVED.current_address_reg[0]_0 (\INTERLEAVED.current_address_reg[0] ),
        .\INTERLEAVED.current_address_reg[5]_0 (\INTERLEAVED.current_address_reg[5] ),
        .\INTERLEAVED.current_address_reg[63]_0 ({s2mm_cmd_data[95:41],\INTERLEAVED.current_address_reg[8] ,s2mm_cmd_data[34:32]}),
        .\INTERLEAVED.current_address_reg[63]_1 (\INTERLEAVED.current_address_reg[63] ),
        .\INTERLEAVED.current_address_reg[63]_2 (\INTERLEAVED.current_address_reg[63]_0 ),
        .\INTERLEAVED.current_address_reg[9]_0 (\INTERLEAVED.current_address_reg[9] ),
        .\INTERLEAVED.period_count_reg[0]_0 (\INTERLEAVED.period_count_reg[0] ),
        .\INTERLEAVED.period_count_reg[5]_0 (\INTERLEAVED.period_count_reg[5] ),
        .\INTERLEAVED.period_count_reg[7]_0 (\INTERLEAVED.period_count_reg[7] ),
        .O(O),
        .Q(Q),
        .\USE_SINGLE_REG.sig_push_regfifo (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .\bytes_reg[13]_0 (\bytes_reg[13] ),
        .\bytes_reg[3]_0 (\bytes_reg[3] ),
        .\bytes_reg[3]_1 (s2mm_status_valid),
        .\bytes_reg[9]_0 (\bytes_reg[9] ),
        .\bytes_reg[9]_1 (\bytes_reg[9]_0 ),
        .bytes_transferred0(bytes_transferred0),
        .\bytes_transferred0_inferred__0/i__carry__0_0 (\bytes_transferred0_inferred__0/i__carry__0 ),
        .\bytes_transferred_reg[13]_0 (\bytes_transferred_reg[13] ),
        .\bytes_transferred_reg[3]_0 (\bytes_transferred_reg[3] ),
        .\bytes_transferred_reg[3]_1 (\bytes_transferred_reg[3]_0 ),
        .\bytes_transferred_reg[5]_0 (\bytes_transferred_reg[5] ),
        .\bytes_transferred_reg[9]_0 (\bytes_transferred_reg[9] ),
        .\bytes_transferred_reg[9]_1 (\bytes_transferred_reg[9]_0 ),
        .i__carry_i_2__0(i__carry_i_2__0),
        .i__carry_i_3__0(i__carry_i_3__0),
        .ioc_irq_pulse(ioc_irq_pulse),
        .\oAxi_RData_reg[10] (\oAxi_RData_reg[10] ),
        .\oAxi_RData_reg[11] (\oAxi_RData_reg[11] ),
        .\oAxi_RData_reg[3] (\oAxi_RData_reg[3] ),
        .\oAxi_RData_reg[3]_0 (\oAxi_RData_reg[3]_0 ),
        .\oAxi_RData_reg[3]_1 (\oAxi_RData_reg[3]_1 ),
        .\oAxi_RData_reg[4] (\oAxi_RData_reg[4] ),
        .\oAxi_RData_reg[6] (\oAxi_RData_reg[6] ),
        .\oAxi_RData_reg[7] (\oAxi_RData_reg[7] ),
        .\oAxi_RData_reg[9] (\oAxi_RData_reg[9] ),
        .period_interrupt_reg_0(period_interrupt_reg),
        .\periods_reg[0]_0 (\periods_reg[0] ),
        .\periods_reg[0]_1 (\periods_reg[0]_0 ),
        .\periods_reg[7]_0 (\periods_reg[7] ),
        .\periods_reg[7]_1 (\periods_reg[7]_0 ),
        .\periods_reg[7]_2 (\periods_reg[7]_1 ),
        .\periods_reg[7]_3 (\periods_reg[7]_2 ),
        .\rReadAddr_reg[4] (\rReadAddr_reg[4] ),
        .\rReadAddr_reg[4]_0 (\rReadAddr_reg[4]_0 ),
        .\rReadAddr_reg[4]_1 (\rReadAddr_reg[4]_1 ),
        .\rReadAddr_reg[4]_2 (\rReadAddr_reg[4]_2 ),
        .\rReadAddr_reg[4]_3 (\rReadAddr_reg[4]_3 ),
        .\rReadAddr_reg[4]_4 (\rReadAddr_reg[4]_4 ),
        .\rReadAddr_reg[4]_5 (\rReadAddr_reg[4]_5 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .start_command_generation(start_command_generation),
        .start_dma_r_reg_0(start_dma_r),
        .start_dma_r_reg_1(start_dma_r_reg),
        .transfer_count_read1_carry__0_0(transfer_count_read1_carry__0),
        .transfer_count_read1_carry_i_2(transfer_count_read1_carry_i_2),
        .transfer_count_read1_carry_i_3(transfer_count_read1_carry_i_3),
        .transfer_count_read2(transfer_count_read2),
        .\transfer_count_read_reg[13]_0 (\transfer_count_read_reg[13] ),
        .\transfer_count_read_reg[24]_0 (\transfer_count_read_reg[24] ),
        .\transfer_count_read_reg[5]_0 (\transfer_count_read_reg[5] ),
        .\transfer_count_read_reg[9]_0 (\transfer_count_read_reg[9] ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm_buffer" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_buffer
   (empty,
    data_valid,
    start_reading_r_reg_0,
    start_reading_reg_0,
    p_0_in5_in,
    \INTERLEAVED.count_datamover_data_reg[15]_0 ,
    CO,
    E,
    start_command_generation,
    start_reading0,
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg ,
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg_0 ,
    D,
    \INTERLEAVED.rd_channel_reg[3]_0 ,
    s_axis_s2mm_tready,
    \gen_wr_a.gen_word_narrow.mem_reg ,
    \PCM_TO_PCM.strb_8_reg[1] ,
    \PCM_TO_PCM.strb_8_reg[0] ,
    SR,
    s_axis_s2mm_aclk,
    wr_en,
    \count_value_i_reg[3] ,
    start_reading_r_reg_1,
    rd_en0,
    \INTERLEAVED.count_datamover_data_reg[0]_0 ,
    s_axis_tready_reg_0,
    s_axis_tready_reg_1,
    \INTERLEAVED.count_datamover_data0_carry__0_0 ,
    \INTERLEAVED.count_datamover_data_reg[0]_1 ,
    start_reading_reg_1,
    \INTERLEAVED.write_to_buffer_reg_0 ,
    s_axis_s2mm_tvalid,
    \INTERLEAVED.count_reg[0]_0 ,
    \INTERLEAVED.count_reg[0]_1 ,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    start_dma,
    \INTERLEAVED.count_datamover_data0_carry_0 ,
    \INTERLEAVED.count_datamover_data0_carry_1 ,
    s_axis_s2mm_tid,
    start_reading_reg_2,
    start_reading_reg_3,
    \PCM_TO_PCM.tdata_8bit_reg[8] ,
    \sig_data_skid_reg_reg[24] ,
    \PCM_TO_PCM.tdata_8bit_reg[8]_0 ,
    Q,
    s_axis_s2mm_tdata,
    \PCM_TO_PCM.strb_8_reg[1]_0 ,
    \PCM_TO_PCM.strb_8_reg[0]_0 ,
    \PCM_TO_PCM.strb_8_reg[1]_1 ,
    p_0_in__0,
    \INTERLEAVED.rd_channel_reg[0]_0 );
  output [1:0]empty;
  output data_valid;
  output start_reading_r_reg_0;
  output start_reading_reg_0;
  output p_0_in5_in;
  output [3:0]\INTERLEAVED.count_datamover_data_reg[15]_0 ;
  output [0:0]CO;
  output [0:0]E;
  output start_command_generation;
  output start_reading0;
  output [0:0]\gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  output \gen_fwft.gdvld_fwft.data_valid_fwft_reg_0 ;
  output [31:0]D;
  output [3:0]\INTERLEAVED.rd_channel_reg[3]_0 ;
  output s_axis_s2mm_tready;
  output [15:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  output \PCM_TO_PCM.strb_8_reg[1] ;
  output \PCM_TO_PCM.strb_8_reg[0] ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input wr_en;
  input \count_value_i_reg[3] ;
  input [0:0]start_reading_r_reg_1;
  input rd_en0;
  input \INTERLEAVED.count_datamover_data_reg[0]_0 ;
  input [1:0]s_axis_tready_reg_0;
  input [1:0]s_axis_tready_reg_1;
  input [0:0]\INTERLEAVED.count_datamover_data0_carry__0_0 ;
  input [0:0]\INTERLEAVED.count_datamover_data_reg[0]_1 ;
  input start_reading_reg_1;
  input \INTERLEAVED.write_to_buffer_reg_0 ;
  input s_axis_s2mm_tvalid;
  input \INTERLEAVED.count_reg[0]_0 ;
  input \INTERLEAVED.count_reg[0]_1 ;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input start_dma;
  input \INTERLEAVED.count_datamover_data0_carry_0 ;
  input \INTERLEAVED.count_datamover_data0_carry_1 ;
  input [7:0]s_axis_s2mm_tid;
  input start_reading_reg_2;
  input [0:0]start_reading_reg_3;
  input \PCM_TO_PCM.tdata_8bit_reg[8] ;
  input [2:0]\sig_data_skid_reg_reg[24] ;
  input \PCM_TO_PCM.tdata_8bit_reg[8]_0 ;
  input [23:0]Q;
  input [31:0]s_axis_s2mm_tdata;
  input \PCM_TO_PCM.strb_8_reg[1]_0 ;
  input \PCM_TO_PCM.strb_8_reg[0]_0 ;
  input \PCM_TO_PCM.strb_8_reg[1]_1 ;
  input p_0_in__0;
  input [0:0]\INTERLEAVED.rd_channel_reg[0]_0 ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire \FSM_sequential_write_state[0]_i_1_n_0 ;
  wire \FSM_sequential_write_state[0]_i_2_n_0 ;
  wire \FSM_sequential_write_state[1]_i_2_n_0 ;
  wire \FSM_sequential_write_state[1]_i_3_n_0 ;
  wire \FSM_sequential_write_state[1]_i_4_n_0 ;
  wire \INTERLEAVED.buffer_write_data[0]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[10]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[11]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[12]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[13]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[14]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[15]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[16]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[17]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[18]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[19]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[1]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[20]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[21]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[22]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[23]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[24]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[25]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[26]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[27]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[28]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[29]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[2]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[30]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[31]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[3]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[4]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[5]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[6]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[7]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[8]_i_1_n_0 ;
  wire \INTERLEAVED.buffer_write_data[9]_i_1_n_0 ;
  wire \INTERLEAVED.count[0]_i_1_n_0 ;
  wire \INTERLEAVED.count[1]_i_1_n_0 ;
  wire \INTERLEAVED.count[2]_i_1_n_0 ;
  wire \INTERLEAVED.count[2]_i_2_n_0 ;
  wire \INTERLEAVED.count[3]_i_1__0_n_0 ;
  wire \INTERLEAVED.count[3]_i_2_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_1 ;
  wire [0:0]\INTERLEAVED.count_datamover_data0_carry__0_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry__0_i_2_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry__0_n_3 ;
  wire \INTERLEAVED.count_datamover_data0_carry_i_1_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_i_2_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_i_4_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_n_0 ;
  wire \INTERLEAVED.count_datamover_data0_carry_n_1 ;
  wire \INTERLEAVED.count_datamover_data0_carry_n_2 ;
  wire \INTERLEAVED.count_datamover_data0_carry_n_3 ;
  wire \INTERLEAVED.count_datamover_data[0]_i_3_n_0 ;
  wire [14:0]\INTERLEAVED.count_datamover_data_reg ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_0 ;
  wire [0:0]\INTERLEAVED.count_datamover_data_reg[0]_1 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_0 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_1 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_2 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_3 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_4 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_5 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_6 ;
  wire \INTERLEAVED.count_datamover_data_reg[0]_i_2_n_7 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_1 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_2 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_3 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_4 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_5 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_6 ;
  wire \INTERLEAVED.count_datamover_data_reg[12]_i_1_n_7 ;
  wire [3:0]\INTERLEAVED.count_datamover_data_reg[15]_0 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_0 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_1 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_2 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_3 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_4 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_5 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_6 ;
  wire \INTERLEAVED.count_datamover_data_reg[4]_i_1_n_7 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_0 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_1 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_2 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_3 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_4 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_5 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_6 ;
  wire \INTERLEAVED.count_datamover_data_reg[8]_i_1_n_7 ;
  wire \INTERLEAVED.count_reg[0]_0 ;
  wire \INTERLEAVED.count_reg[0]_1 ;
  wire \INTERLEAVED.fifo_empty ;
  wire [0:0]\INTERLEAVED.rd_channel_reg[0]_0 ;
  wire [3:0]\INTERLEAVED.rd_channel_reg[3]_0 ;
  wire \INTERLEAVED.rd_en_r_i_1_n_0 ;
  wire \INTERLEAVED.rd_en_r_i_2_n_0 ;
  wire \INTERLEAVED.write_to_buffer_reg_0 ;
  wire \PCM_TO_PCM.strb_8_reg[0] ;
  wire \PCM_TO_PCM.strb_8_reg[0]_0 ;
  wire \PCM_TO_PCM.strb_8_reg[1] ;
  wire \PCM_TO_PCM.strb_8_reg[1]_0 ;
  wire \PCM_TO_PCM.strb_8_reg[1]_1 ;
  wire \PCM_TO_PCM.tdata_8bit_reg[8] ;
  wire \PCM_TO_PCM.tdata_8bit_reg[8]_0 ;
  wire [23:0]Q;
  wire [0:0]SR;
  wire [31:0]buffer_write_data;
  wire [3:0]count;
  wire \count_value_i_reg[3] ;
  wire data_valid;
  wire data_valid_0;
  wire data_valid_1;
  wire dest_arst;
  wire [31:0]\dout[0]_0 ;
  wire [31:0]\dout[1]_1 ;
  wire [1:0]empty;
  wire [0:0]\gen_fwft.gdvld_fwft.data_valid_fwft_reg ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_reg_0 ;
  wire [15:0]\gen_wr_a.gen_word_narrow.mem_reg ;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2_n_0;
  wire i__carry_i_5_n_0;
  wire i__carry_i_6_n_0;
  wire [31:0]m_axis_tdata;
  wire [3:0]p_0_in;
  wire p_0_in5_in;
  wire p_0_in__0;
  wire [1:0]prog_full;
  wire rd_en0;
  wire rd_en_0;
  wire rd_en_1;
  wire rd_en_r0;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [31:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire s_axis_tready_buffer;
  wire s_axis_tready_i_1_n_0;
  wire [1:0]s_axis_tready_reg_0;
  wire [1:0]s_axis_tready_reg_1;
  wire [2:0]\sig_data_skid_reg_reg[24] ;
  wire soft_reset_core;
  wire start_command_generation;
  wire start_dma;
  wire start_reading0;
  wire start_reading_r_reg_0;
  wire [0:0]start_reading_r_reg_1;
  wire start_reading_reg_0;
  wire start_reading_reg_1;
  wire start_reading_reg_2;
  wire [0:0]start_reading_reg_3;
  wire [31:0]wdata0_in;
  wire \wdata_reg_n_0_[0][0] ;
  wire \wdata_reg_n_0_[0][10] ;
  wire \wdata_reg_n_0_[0][11] ;
  wire \wdata_reg_n_0_[0][12] ;
  wire \wdata_reg_n_0_[0][13] ;
  wire \wdata_reg_n_0_[0][14] ;
  wire \wdata_reg_n_0_[0][15] ;
  wire \wdata_reg_n_0_[0][16] ;
  wire \wdata_reg_n_0_[0][17] ;
  wire \wdata_reg_n_0_[0][18] ;
  wire \wdata_reg_n_0_[0][19] ;
  wire \wdata_reg_n_0_[0][1] ;
  wire \wdata_reg_n_0_[0][20] ;
  wire \wdata_reg_n_0_[0][21] ;
  wire \wdata_reg_n_0_[0][22] ;
  wire \wdata_reg_n_0_[0][23] ;
  wire \wdata_reg_n_0_[0][24] ;
  wire \wdata_reg_n_0_[0][25] ;
  wire \wdata_reg_n_0_[0][26] ;
  wire \wdata_reg_n_0_[0][27] ;
  wire \wdata_reg_n_0_[0][28] ;
  wire \wdata_reg_n_0_[0][29] ;
  wire \wdata_reg_n_0_[0][2] ;
  wire \wdata_reg_n_0_[0][30] ;
  wire \wdata_reg_n_0_[0][31] ;
  wire \wdata_reg_n_0_[0][3] ;
  wire \wdata_reg_n_0_[0][4] ;
  wire \wdata_reg_n_0_[0][5] ;
  wire \wdata_reg_n_0_[0][6] ;
  wire \wdata_reg_n_0_[0][7] ;
  wire \wdata_reg_n_0_[0][8] ;
  wire \wdata_reg_n_0_[0][9] ;
  wire \wdata_reg_n_0_[1][0] ;
  wire \wdata_reg_n_0_[1][10] ;
  wire \wdata_reg_n_0_[1][11] ;
  wire \wdata_reg_n_0_[1][12] ;
  wire \wdata_reg_n_0_[1][13] ;
  wire \wdata_reg_n_0_[1][14] ;
  wire \wdata_reg_n_0_[1][15] ;
  wire \wdata_reg_n_0_[1][16] ;
  wire \wdata_reg_n_0_[1][17] ;
  wire \wdata_reg_n_0_[1][18] ;
  wire \wdata_reg_n_0_[1][19] ;
  wire \wdata_reg_n_0_[1][1] ;
  wire \wdata_reg_n_0_[1][20] ;
  wire \wdata_reg_n_0_[1][21] ;
  wire \wdata_reg_n_0_[1][22] ;
  wire \wdata_reg_n_0_[1][23] ;
  wire \wdata_reg_n_0_[1][24] ;
  wire \wdata_reg_n_0_[1][25] ;
  wire \wdata_reg_n_0_[1][26] ;
  wire \wdata_reg_n_0_[1][27] ;
  wire \wdata_reg_n_0_[1][28] ;
  wire \wdata_reg_n_0_[1][29] ;
  wire \wdata_reg_n_0_[1][2] ;
  wire \wdata_reg_n_0_[1][30] ;
  wire \wdata_reg_n_0_[1][31] ;
  wire \wdata_reg_n_0_[1][3] ;
  wire \wdata_reg_n_0_[1][4] ;
  wire \wdata_reg_n_0_[1][5] ;
  wire \wdata_reg_n_0_[1][6] ;
  wire \wdata_reg_n_0_[1][7] ;
  wire \wdata_reg_n_0_[1][8] ;
  wire \wdata_reg_n_0_[1][9] ;
  wire wr_en;
  wire [1:1]wr_en_0;
  wire [1:0]wr_rst_busy;
  wire [1:0]write_state;
  wire write_state0;
  wire write_state29_in;
  wire \write_state2_inferred__0/i__carry_n_1 ;
  wire \write_state2_inferred__0/i__carry_n_2 ;
  wire \write_state2_inferred__0/i__carry_n_3 ;
  wire write_to_buffer;
  wire [1:0]wvalid;
  wire \wvalid[1]_i_2_n_0 ;
  wire \wvalid[1]_i_3_n_0 ;
  wire \wvalid[1]_i_4_n_0 ;
  wire \wvalid[1]_i_5_n_0 ;
  wire \wvalid[1]_i_6_n_0 ;
  wire \wvalid_reg_n_0_[0] ;
  wire \wvalid_reg_n_0_[1] ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_full_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire [4:0]\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_full_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire [4:0]\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [4:0]\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;
  wire [3:0]\NLW_INTERLEAVED.count_datamover_data0_carry_O_UNCONNECTED ;
  wire [3:2]\NLW_INTERLEAVED.count_datamover_data0_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_INTERLEAVED.count_datamover_data0_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_INTERLEAVED.count_datamover_data_reg[12]_i_1_CO_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_almost_empty_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_almost_full_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_dbiterr_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_full_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_overflow_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_prog_empty_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_prog_full_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_sbiterr_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_underflow_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_ack_UNCONNECTED ;
  wire \NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_rst_busy_UNCONNECTED ;
  wire [5:0]\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_rd_data_count_UNCONNECTED ;
  wire [5:0]\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_data_count_UNCONNECTED ;
  wire [3:0]\NLW_write_state2_inferred__0/i__carry_O_UNCONNECTED ;

  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "FWFT" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_fifo_sync__1 \FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst 
       (.almost_empty(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(data_valid_0),
        .dbiterr(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({\wdata_reg_n_0_[0][31] ,\wdata_reg_n_0_[0][30] ,\wdata_reg_n_0_[0][29] ,\wdata_reg_n_0_[0][28] ,\wdata_reg_n_0_[0][27] ,\wdata_reg_n_0_[0][26] ,\wdata_reg_n_0_[0][25] ,\wdata_reg_n_0_[0][24] ,\wdata_reg_n_0_[0][23] ,\wdata_reg_n_0_[0][22] ,\wdata_reg_n_0_[0][21] ,\wdata_reg_n_0_[0][20] ,\wdata_reg_n_0_[0][19] ,\wdata_reg_n_0_[0][18] ,\wdata_reg_n_0_[0][17] ,\wdata_reg_n_0_[0][16] ,\wdata_reg_n_0_[0][15] ,\wdata_reg_n_0_[0][14] ,\wdata_reg_n_0_[0][13] ,\wdata_reg_n_0_[0][12] ,\wdata_reg_n_0_[0][11] ,\wdata_reg_n_0_[0][10] ,\wdata_reg_n_0_[0][9] ,\wdata_reg_n_0_[0][8] ,\wdata_reg_n_0_[0][7] ,\wdata_reg_n_0_[0][6] ,\wdata_reg_n_0_[0][5] ,\wdata_reg_n_0_[0][4] ,\wdata_reg_n_0_[0][3] ,\wdata_reg_n_0_[0][2] ,\wdata_reg_n_0_[0][1] ,\wdata_reg_n_0_[0][0] }),
        .dout(\dout[0]_0 ),
        .empty(empty[0]),
        .full(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(prog_full[0]),
        .rd_data_count(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [4:0]),
        .rd_en(rd_en_0),
        .rd_rst_busy(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(\NLW_FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [4:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy[0]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_i_3 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [2]),
        .I1(\INTERLEAVED.rd_channel_reg[3]_0 [3]),
        .I2(E),
        .I3(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I4(data_valid_0),
        .I5(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .O(rd_en_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "FWFT" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_fifo_sync \FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst 
       (.almost_empty(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(data_valid_1),
        .dbiterr(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din({\wdata_reg_n_0_[1][31] ,\wdata_reg_n_0_[1][30] ,\wdata_reg_n_0_[1][29] ,\wdata_reg_n_0_[1][28] ,\wdata_reg_n_0_[1][27] ,\wdata_reg_n_0_[1][26] ,\wdata_reg_n_0_[1][25] ,\wdata_reg_n_0_[1][24] ,\wdata_reg_n_0_[1][23] ,\wdata_reg_n_0_[1][22] ,\wdata_reg_n_0_[1][21] ,\wdata_reg_n_0_[1][20] ,\wdata_reg_n_0_[1][19] ,\wdata_reg_n_0_[1][18] ,\wdata_reg_n_0_[1][17] ,\wdata_reg_n_0_[1][16] ,\wdata_reg_n_0_[1][15] ,\wdata_reg_n_0_[1][14] ,\wdata_reg_n_0_[1][13] ,\wdata_reg_n_0_[1][12] ,\wdata_reg_n_0_[1][11] ,\wdata_reg_n_0_[1][10] ,\wdata_reg_n_0_[1][9] ,\wdata_reg_n_0_[1][8] ,\wdata_reg_n_0_[1][7] ,\wdata_reg_n_0_[1][6] ,\wdata_reg_n_0_[1][5] ,\wdata_reg_n_0_[1][4] ,\wdata_reg_n_0_[1][3] ,\wdata_reg_n_0_[1][2] ,\wdata_reg_n_0_[1][1] ,\wdata_reg_n_0_[1][0] }),
        .dout(\dout[1]_1 ),
        .empty(empty[1]),
        .full(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(prog_full[1]),
        .rd_data_count(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [4:0]),
        .rd_en(rd_en_1),
        .rd_rst_busy(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SR),
        .sbiterr(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(\NLW_FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [4:0]),
        .wr_en(\count_value_i_reg[3] ),
        .wr_rst_busy(wr_rst_busy[1]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_i_2 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [2]),
        .I1(\INTERLEAVED.rd_channel_reg[3]_0 [3]),
        .I2(E),
        .I3(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I4(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .I5(data_valid_1),
        .O(rd_en_1));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h55545454)) 
    \FSM_sequential_write_state[0]_i_1 
       (.I0(write_state[0]),
        .I1(write_state[1]),
        .I2(\FSM_sequential_write_state[0]_i_2_n_0 ),
        .I3(s_axis_s2mm_tvalid),
        .I4(write_state29_in),
        .O(\FSM_sequential_write_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h02A2)) 
    \FSM_sequential_write_state[0]_i_2 
       (.I0(\FSM_sequential_write_state[1]_i_4_n_0 ),
        .I1(\wvalid_reg_n_0_[0] ),
        .I2(s_axis_s2mm_tid[0]),
        .I3(\wvalid_reg_n_0_[1] ),
        .O(\FSM_sequential_write_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFBFFF)) 
    \FSM_sequential_write_state[1]_i_1 
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(s_axis_s2mm_aresetn),
        .I3(start_dma),
        .I4(wr_rst_busy[0]),
        .I5(wr_rst_busy[1]),
        .O(write_state0));
  LUT6 #(
    .INIT(64'h4F4F4F444F444F44)) 
    \FSM_sequential_write_state[1]_i_2 
       (.I0(write_state[0]),
        .I1(write_state[1]),
        .I2(\FSM_sequential_write_state[1]_i_3_n_0 ),
        .I3(\FSM_sequential_write_state[1]_i_4_n_0 ),
        .I4(\wvalid_reg_n_0_[1] ),
        .I5(\wvalid_reg_n_0_[0] ),
        .O(\FSM_sequential_write_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1D1D1D)) 
    \FSM_sequential_write_state[1]_i_3 
       (.I0(\wvalid_reg_n_0_[0] ),
        .I1(s_axis_s2mm_tid[0]),
        .I2(\wvalid_reg_n_0_[1] ),
        .I3(write_state29_in),
        .I4(s_axis_s2mm_tvalid),
        .I5(write_state[0]),
        .O(\FSM_sequential_write_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00044404)) 
    \FSM_sequential_write_state[1]_i_4 
       (.I0(start_reading_reg_0),
        .I1(s_axis_s2mm_tvalid),
        .I2(prog_full[0]),
        .I3(s_axis_s2mm_tid[0]),
        .I4(prog_full[1]),
        .O(\FSM_sequential_write_state[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "WRITE_DONE:11,WRITE_IDLE:00,WRITE_ACK:01,WRITE_TO_BUFFER:10" *) 
  FDRE \FSM_sequential_write_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_write_state[0]_i_1_n_0 ),
        .Q(write_state[0]),
        .R(write_state0));
  (* FSM_ENCODED_STATES = "WRITE_DONE:11,WRITE_IDLE:00,WRITE_ACK:01,WRITE_TO_BUFFER:10" *) 
  FDRE \FSM_sequential_write_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_write_state[1]_i_2_n_0 ),
        .Q(write_state[1]),
        .R(write_state0));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[0]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [0]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [0]),
        .O(\INTERLEAVED.buffer_write_data[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[10]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [10]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [10]),
        .O(\INTERLEAVED.buffer_write_data[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[11]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [11]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [11]),
        .O(\INTERLEAVED.buffer_write_data[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[12]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [12]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [12]),
        .O(\INTERLEAVED.buffer_write_data[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[13]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [13]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [13]),
        .O(\INTERLEAVED.buffer_write_data[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[14]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [14]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [14]),
        .O(\INTERLEAVED.buffer_write_data[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[15]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [15]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [15]),
        .O(\INTERLEAVED.buffer_write_data[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[16]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [16]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [16]),
        .O(\INTERLEAVED.buffer_write_data[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[17]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [17]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [17]),
        .O(\INTERLEAVED.buffer_write_data[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[18]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [18]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [18]),
        .O(\INTERLEAVED.buffer_write_data[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[19]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [19]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [19]),
        .O(\INTERLEAVED.buffer_write_data[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[1]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [1]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [1]),
        .O(\INTERLEAVED.buffer_write_data[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[20]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [20]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [20]),
        .O(\INTERLEAVED.buffer_write_data[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[21]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [21]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [21]),
        .O(\INTERLEAVED.buffer_write_data[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[22]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [22]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [22]),
        .O(\INTERLEAVED.buffer_write_data[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[23]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [23]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [23]),
        .O(\INTERLEAVED.buffer_write_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[24]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [24]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [24]),
        .O(\INTERLEAVED.buffer_write_data[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[25]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [25]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [25]),
        .O(\INTERLEAVED.buffer_write_data[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[26]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [26]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [26]),
        .O(\INTERLEAVED.buffer_write_data[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[27]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [27]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [27]),
        .O(\INTERLEAVED.buffer_write_data[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[28]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [28]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [28]),
        .O(\INTERLEAVED.buffer_write_data[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[29]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [29]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [29]),
        .O(\INTERLEAVED.buffer_write_data[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[2]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [2]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [2]),
        .O(\INTERLEAVED.buffer_write_data[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[30]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [30]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [30]),
        .O(\INTERLEAVED.buffer_write_data[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[31]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [31]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [31]),
        .O(\INTERLEAVED.buffer_write_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[3]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [3]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [3]),
        .O(\INTERLEAVED.buffer_write_data[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[4]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [4]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [4]),
        .O(\INTERLEAVED.buffer_write_data[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[5]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [5]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [5]),
        .O(\INTERLEAVED.buffer_write_data[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[6]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [6]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [6]),
        .O(\INTERLEAVED.buffer_write_data[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[7]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [7]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [7]),
        .O(\INTERLEAVED.buffer_write_data[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[8]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [8]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [8]),
        .O(\INTERLEAVED.buffer_write_data[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8F808080)) 
    \INTERLEAVED.buffer_write_data[9]_i_1 
       (.I0(data_valid_1),
        .I1(\dout[1]_1 [9]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I3(data_valid_0),
        .I4(\dout[0]_0 [9]),
        .O(\INTERLEAVED.buffer_write_data[9]_i_1_n_0 ));
  FDRE \INTERLEAVED.buffer_write_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[0]_i_1_n_0 ),
        .Q(buffer_write_data[0]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[10]_i_1_n_0 ),
        .Q(buffer_write_data[10]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[11]_i_1_n_0 ),
        .Q(buffer_write_data[11]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[12]_i_1_n_0 ),
        .Q(buffer_write_data[12]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[13]_i_1_n_0 ),
        .Q(buffer_write_data[13]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[14]_i_1_n_0 ),
        .Q(buffer_write_data[14]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[15]_i_1_n_0 ),
        .Q(buffer_write_data[15]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[16]_i_1_n_0 ),
        .Q(buffer_write_data[16]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[17]_i_1_n_0 ),
        .Q(buffer_write_data[17]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[18]_i_1_n_0 ),
        .Q(buffer_write_data[18]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[19]_i_1_n_0 ),
        .Q(buffer_write_data[19]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[1]_i_1_n_0 ),
        .Q(buffer_write_data[1]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[20]_i_1_n_0 ),
        .Q(buffer_write_data[20]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[21]_i_1_n_0 ),
        .Q(buffer_write_data[21]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[22]_i_1_n_0 ),
        .Q(buffer_write_data[22]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[23]_i_1_n_0 ),
        .Q(buffer_write_data[23]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[24]_i_1_n_0 ),
        .Q(buffer_write_data[24]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[25]_i_1_n_0 ),
        .Q(buffer_write_data[25]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[26]_i_1_n_0 ),
        .Q(buffer_write_data[26]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[27]_i_1_n_0 ),
        .Q(buffer_write_data[27]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[28]_i_1_n_0 ),
        .Q(buffer_write_data[28]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[29]_i_1_n_0 ),
        .Q(buffer_write_data[29]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[2]_i_1_n_0 ),
        .Q(buffer_write_data[2]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[30]_i_1_n_0 ),
        .Q(buffer_write_data[30]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[31]_i_1_n_0 ),
        .Q(buffer_write_data[31]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[3]_i_1_n_0 ),
        .Q(buffer_write_data[3]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[4]_i_1_n_0 ),
        .Q(buffer_write_data[4]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[5]_i_1_n_0 ),
        .Q(buffer_write_data[5]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[6]_i_1_n_0 ),
        .Q(buffer_write_data[6]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[7]_i_1_n_0 ),
        .Q(buffer_write_data[7]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[8]_i_1_n_0 ),
        .Q(buffer_write_data[8]),
        .R(SR));
  FDRE \INTERLEAVED.buffer_write_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\INTERLEAVED.buffer_write_data[9]_i_1_n_0 ),
        .Q(buffer_write_data[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00AA00A8)) 
    \INTERLEAVED.count[0]_i_1 
       (.I0(\INTERLEAVED.count[2]_i_2_n_0 ),
        .I1(count[2]),
        .I2(count[1]),
        .I3(count[0]),
        .I4(count[3]),
        .O(\INTERLEAVED.count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h82828280)) 
    \INTERLEAVED.count[1]_i_1 
       (.I0(\INTERLEAVED.count[2]_i_2_n_0 ),
        .I1(count[1]),
        .I2(count[0]),
        .I3(count[2]),
        .I4(count[3]),
        .O(\INTERLEAVED.count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h88828880)) 
    \INTERLEAVED.count[2]_i_1 
       (.I0(\INTERLEAVED.count[2]_i_2_n_0 ),
        .I1(count[2]),
        .I2(count[0]),
        .I3(count[1]),
        .I4(count[3]),
        .O(\INTERLEAVED.count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000040004000)) 
    \INTERLEAVED.count[2]_i_2 
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(s_axis_s2mm_aresetn),
        .I3(start_dma),
        .I4(start_reading_r_reg_0),
        .I5(start_reading_reg_0),
        .O(\INTERLEAVED.count[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8FFF8FFFFFFFF)) 
    \INTERLEAVED.count[3]_i_1__0 
       (.I0(E),
        .I1(\INTERLEAVED.count_reg[0]_0 ),
        .I2(rd_en_r0),
        .I3(start_reading_reg_0),
        .I4(start_reading_r_reg_0),
        .I5(\INTERLEAVED.count_reg[0]_1 ),
        .O(\INTERLEAVED.count[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA888888888)) 
    \INTERLEAVED.count[3]_i_2 
       (.I0(\INTERLEAVED.count_reg[0]_1 ),
        .I1(start_command_generation),
        .I2(count[2]),
        .I3(count[1]),
        .I4(count[0]),
        .I5(count[3]),
        .O(\INTERLEAVED.count[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \INTERLEAVED.count[3]_i_4 
       (.I0(count[3]),
        .I1(count[0]),
        .I2(count[1]),
        .I3(count[2]),
        .I4(\INTERLEAVED.fifo_empty ),
        .I5(start_reading_reg_0),
        .O(rd_en_r0));
  LUT2 #(
    .INIT(4'h2)) 
    \INTERLEAVED.count[3]_i_6 
       (.I0(start_reading_reg_0),
        .I1(start_reading_r_reg_0),
        .O(start_command_generation));
  CARRY4 \INTERLEAVED.count_datamover_data0_carry 
       (.CI(1'b0),
        .CO({\INTERLEAVED.count_datamover_data0_carry_n_0 ,\INTERLEAVED.count_datamover_data0_carry_n_1 ,\INTERLEAVED.count_datamover_data0_carry_n_2 ,\INTERLEAVED.count_datamover_data0_carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_INTERLEAVED.count_datamover_data0_carry_O_UNCONNECTED [3:0]),
        .S({\INTERLEAVED.count_datamover_data0_carry_i_1_n_0 ,\INTERLEAVED.count_datamover_data0_carry_i_2_n_0 ,\INTERLEAVED.count_datamover_data0_carry__0_0 ,\INTERLEAVED.count_datamover_data0_carry_i_4_n_0 }));
  CARRY4 \INTERLEAVED.count_datamover_data0_carry__0 
       (.CI(\INTERLEAVED.count_datamover_data0_carry_n_0 ),
        .CO({\NLW_INTERLEAVED.count_datamover_data0_carry__0_CO_UNCONNECTED [3:2],CO,\INTERLEAVED.count_datamover_data0_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_INTERLEAVED.count_datamover_data0_carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\INTERLEAVED.count_datamover_data_reg[0]_1 ,\INTERLEAVED.count_datamover_data0_carry__0_i_2_n_0 }));
  LUT4 #(
    .INIT(16'h8001)) 
    \INTERLEAVED.count_datamover_data0_carry__0_i_2 
       (.I0(\INTERLEAVED.count_datamover_data_reg [13]),
        .I1(\INTERLEAVED.count_datamover_data_reg [14]),
        .I2(\INTERLEAVED.count_datamover_data0_carry_1 ),
        .I3(\INTERLEAVED.count_datamover_data_reg [12]),
        .O(\INTERLEAVED.count_datamover_data0_carry__0_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8001)) 
    \INTERLEAVED.count_datamover_data0_carry_i_1 
       (.I0(\INTERLEAVED.count_datamover_data_reg [10]),
        .I1(\INTERLEAVED.count_datamover_data_reg [11]),
        .I2(\INTERLEAVED.count_datamover_data0_carry_1 ),
        .I3(\INTERLEAVED.count_datamover_data_reg [9]),
        .O(\INTERLEAVED.count_datamover_data0_carry_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h60000006)) 
    \INTERLEAVED.count_datamover_data0_carry_i_2 
       (.I0(\INTERLEAVED.count_datamover_data0_carry_0 ),
        .I1(\INTERLEAVED.count_datamover_data_reg [6]),
        .I2(\INTERLEAVED.count_datamover_data_reg [7]),
        .I3(\INTERLEAVED.count_datamover_data0_carry_1 ),
        .I4(\INTERLEAVED.count_datamover_data_reg [8]),
        .O(\INTERLEAVED.count_datamover_data0_carry_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \INTERLEAVED.count_datamover_data0_carry_i_4 
       (.I0(\INTERLEAVED.count_datamover_data_reg [1]),
        .I1(\INTERLEAVED.count_datamover_data_reg [2]),
        .I2(\INTERLEAVED.count_datamover_data_reg [0]),
        .O(\INTERLEAVED.count_datamover_data0_carry_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \INTERLEAVED.count_datamover_data[0]_i_3 
       (.I0(\INTERLEAVED.count_datamover_data_reg [0]),
        .O(\INTERLEAVED.count_datamover_data[0]_i_3_n_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_7 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [0]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \INTERLEAVED.count_datamover_data_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_0 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_1 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_2 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_4 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_5 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_6 ,\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_7 }),
        .S({\INTERLEAVED.count_datamover_data_reg[15]_0 [0],\INTERLEAVED.count_datamover_data_reg [2:1],\INTERLEAVED.count_datamover_data[0]_i_3_n_0 }));
  FDRE \INTERLEAVED.count_datamover_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_5 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [10]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_4 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [11]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_7 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [12]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \INTERLEAVED.count_datamover_data_reg[12]_i_1 
       (.CI(\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_0 ),
        .CO({\NLW_INTERLEAVED.count_datamover_data_reg[12]_i_1_CO_UNCONNECTED [3],\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_1 ,\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_2 ,\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_4 ,\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_5 ,\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_6 ,\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_7 }),
        .S({\INTERLEAVED.count_datamover_data_reg[15]_0 [3],\INTERLEAVED.count_datamover_data_reg [14:12]}));
  FDRE \INTERLEAVED.count_datamover_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_6 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [13]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_5 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [14]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[12]_i_1_n_4 ),
        .Q(\INTERLEAVED.count_datamover_data_reg[15]_0 [3]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_6 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [1]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_5 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [2]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_4 ),
        .Q(\INTERLEAVED.count_datamover_data_reg[15]_0 [0]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_7 ),
        .Q(\INTERLEAVED.count_datamover_data_reg[15]_0 [1]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \INTERLEAVED.count_datamover_data_reg[4]_i_1 
       (.CI(\INTERLEAVED.count_datamover_data_reg[0]_i_2_n_0 ),
        .CO({\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_0 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_1 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_2 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_4 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_5 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_6 ,\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_7 }),
        .S({\INTERLEAVED.count_datamover_data_reg [7:6],\INTERLEAVED.count_datamover_data_reg[15]_0 [2:1]}));
  FDRE \INTERLEAVED.count_datamover_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_6 ),
        .Q(\INTERLEAVED.count_datamover_data_reg[15]_0 [2]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_5 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [6]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_4 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [7]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_datamover_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_7 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [8]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \INTERLEAVED.count_datamover_data_reg[8]_i_1 
       (.CI(\INTERLEAVED.count_datamover_data_reg[4]_i_1_n_0 ),
        .CO({\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_0 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_1 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_2 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_4 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_5 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_6 ,\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_7 }),
        .S(\INTERLEAVED.count_datamover_data_reg [11:8]));
  FDRE \INTERLEAVED.count_datamover_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(rd_en0),
        .D(\INTERLEAVED.count_datamover_data_reg[8]_i_1_n_6 ),
        .Q(\INTERLEAVED.count_datamover_data_reg [9]),
        .R(\INTERLEAVED.count_datamover_data_reg[0]_0 ));
  FDRE \INTERLEAVED.count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.count[3]_i_1__0_n_0 ),
        .D(\INTERLEAVED.count[0]_i_1_n_0 ),
        .Q(count[0]),
        .R(1'b0));
  FDRE \INTERLEAVED.count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.count[3]_i_1__0_n_0 ),
        .D(\INTERLEAVED.count[1]_i_1_n_0 ),
        .Q(count[1]),
        .R(1'b0));
  FDRE \INTERLEAVED.count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.count[3]_i_1__0_n_0 ),
        .D(\INTERLEAVED.count[2]_i_1_n_0 ),
        .Q(count[2]),
        .R(1'b0));
  FDRE \INTERLEAVED.count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.count[3]_i_1__0_n_0 ),
        .D(\INTERLEAVED.count[3]_i_2_n_0 ),
        .Q(count[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \INTERLEAVED.rd_channel[0]_i_1 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.rd_channel[1]_i_1 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I1(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.rd_channel[2]_i_1 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [2]),
        .I1(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INTERLEAVED.rd_channel[3]_i_2 
       (.I0(\INTERLEAVED.rd_channel_reg[3]_0 [3]),
        .I1(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .I2(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .I3(\INTERLEAVED.rd_channel_reg[3]_0 [2]),
        .O(p_0_in[3]));
  FDRE \INTERLEAVED.rd_channel_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(\INTERLEAVED.rd_channel_reg[3]_0 [0]),
        .R(\INTERLEAVED.rd_channel_reg[0]_0 ));
  FDRE \INTERLEAVED.rd_channel_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(\INTERLEAVED.rd_channel_reg[3]_0 [1]),
        .R(\INTERLEAVED.rd_channel_reg[0]_0 ));
  FDRE \INTERLEAVED.rd_channel_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(\INTERLEAVED.rd_channel_reg[3]_0 [2]),
        .R(\INTERLEAVED.rd_channel_reg[0]_0 ));
  FDRE \INTERLEAVED.rd_channel_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(\INTERLEAVED.rd_channel_reg[3]_0 [3]),
        .R(\INTERLEAVED.rd_channel_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBAFA0000)) 
    \INTERLEAVED.rd_en_r_i_1 
       (.I0(rd_en_r0),
        .I1(\INTERLEAVED.rd_en_r_i_2_n_0 ),
        .I2(E),
        .I3(\INTERLEAVED.count_reg[0]_0 ),
        .I4(\INTERLEAVED.count[2]_i_2_n_0 ),
        .O(\INTERLEAVED.rd_en_r_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \INTERLEAVED.rd_en_r_i_2 
       (.I0(count[2]),
        .I1(count[1]),
        .I2(count[0]),
        .I3(count[3]),
        .O(\INTERLEAVED.rd_en_r_i_2_n_0 ));
  FDRE \INTERLEAVED.rd_en_r_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.rd_en_r_i_1_n_0 ),
        .Q(E),
        .R(1'b0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "FWFT" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_fifo_sync__parameterized0 \INTERLEAVED.second_level_xpm_fifo_buffer 
       (.almost_empty(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_almost_full_UNCONNECTED ),
        .data_valid(data_valid),
        .dbiterr(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_dbiterr_UNCONNECTED ),
        .din(buffer_write_data),
        .dout(m_axis_tdata),
        .empty(\INTERLEAVED.fifo_empty ),
        .full(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_full_UNCONNECTED ),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_overflow_UNCONNECTED ),
        .prog_empty(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_rd_data_count_UNCONNECTED [5:0]),
        .rd_en(rd_en0),
        .rd_rst_busy(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_rd_rst_busy_UNCONNECTED ),
        .rst(start_reading_r_reg_1),
        .sbiterr(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_underflow_UNCONNECTED ),
        .wr_ack(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_ack_UNCONNECTED ),
        .wr_clk(s_axis_s2mm_aclk),
        .wr_data_count(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_data_count_UNCONNECTED [5:0]),
        .wr_en(write_to_buffer),
        .wr_rst_busy(\NLW_INTERLEAVED.second_level_xpm_fifo_buffer_wr_rst_busy_UNCONNECTED ));
  FDRE \INTERLEAVED.write_to_buffer_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.write_to_buffer_reg_0 ),
        .Q(write_to_buffer),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0102020201000202)) 
    \PCM_TO_PCM.strb_8[0]_i_1 
       (.I0(\PCM_TO_PCM.tdata_8bit_reg[8]_0 ),
        .I1(soft_reset_core),
        .I2(p_0_in__0),
        .I3(\PCM_TO_PCM.strb_8_reg[0]_0 ),
        .I4(data_valid),
        .I5(\PCM_TO_PCM.strb_8_reg[1]_1 ),
        .O(\PCM_TO_PCM.strb_8_reg[0] ));
  LUT6 #(
    .INIT(64'h60A0A0A06000A0A0)) 
    \PCM_TO_PCM.strb_8[1]_i_1 
       (.I0(\PCM_TO_PCM.tdata_8bit_reg[8] ),
        .I1(\PCM_TO_PCM.tdata_8bit_reg[8]_0 ),
        .I2(\PCM_TO_PCM.strb_8_reg[1]_0 ),
        .I3(\PCM_TO_PCM.strb_8_reg[0]_0 ),
        .I4(data_valid),
        .I5(\PCM_TO_PCM.strb_8_reg[1]_1 ),
        .O(\PCM_TO_PCM.strb_8_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[16]_i_1 
       (.I0(Q[16]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[0]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [0]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[17]_i_1 
       (.I0(Q[17]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[1]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[18]_i_1 
       (.I0(Q[18]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[2]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [2]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[19]_i_1 
       (.I0(Q[19]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[3]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [3]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[20]_i_1 
       (.I0(Q[20]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[4]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[21]_i_1 
       (.I0(Q[21]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[5]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[22]_i_1 
       (.I0(Q[22]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [6]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[23]_i_1 
       (.I0(Q[23]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[24]_i_1 
       (.I0(m_axis_tdata[0]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[25]_i_1 
       (.I0(m_axis_tdata[1]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [9]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[26]_i_1 
       (.I0(m_axis_tdata[2]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [10]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[27]_i_1 
       (.I0(m_axis_tdata[3]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [11]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[28]_i_1 
       (.I0(m_axis_tdata[4]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [12]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[29]_i_1 
       (.I0(m_axis_tdata[5]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[30]_i_1 
       (.I0(m_axis_tdata[6]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[14]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [14]));
  LUT6 #(
    .INIT(64'h00000000000082AA)) 
    \PCM_TO_PCM.tdata_8bit[31]_i_1 
       (.I0(data_valid),
        .I1(\PCM_TO_PCM.tdata_8bit_reg[8] ),
        .I2(\sig_data_skid_reg_reg[24] [0]),
        .I3(\PCM_TO_PCM.tdata_8bit_reg[8]_0 ),
        .I4(\sig_data_skid_reg_reg[24] [2]),
        .I5(\sig_data_skid_reg_reg[24] [1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_reg ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \PCM_TO_PCM.tdata_8bit[31]_i_2 
       (.I0(m_axis_tdata[7]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(m_axis_tdata[15]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg [15]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_1
       (.I0(s_axis_s2mm_tid[7]),
        .I1(s_axis_s2mm_tid[6]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2
       (.I0(s_axis_s2mm_tid[5]),
        .I1(s_axis_s2mm_tid[4]),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_5
       (.I0(s_axis_s2mm_tid[6]),
        .I1(s_axis_s2mm_tid[7]),
        .O(i__carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_6
       (.I0(s_axis_s2mm_tid[4]),
        .I1(s_axis_s2mm_tid[5]),
        .O(i__carry_i_6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    s_axis_s2mm_tready_INST_0
       (.I0(s_axis_tready_buffer),
        .I1(start_dma),
        .O(s_axis_s2mm_tready));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h11111000)) 
    s_axis_tready_i_1
       (.I0(write_state[0]),
        .I1(write_state[1]),
        .I2(write_state29_in),
        .I3(s_axis_s2mm_tvalid),
        .I4(\FSM_sequential_write_state[0]_i_2_n_0 ),
        .O(s_axis_tready_i_1_n_0));
  FDRE s_axis_tready_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_axis_tready_i_1_n_0),
        .Q(s_axis_tready_buffer),
        .R(write_state0));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[0]_i_1 
       (.I0(Q[8]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[0]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[10]_i_1 
       (.I0(Q[18]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[10]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[11]_i_1 
       (.I0(Q[19]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[11]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[12]_i_1 
       (.I0(Q[20]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[12]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[13]_i_1 
       (.I0(Q[21]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[13]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[14]_i_1 
       (.I0(Q[22]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[14]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[15]_i_1 
       (.I0(Q[23]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[15]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[16]_i_1 
       (.I0(m_axis_tdata[0]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[16]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[16]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[17]_i_1 
       (.I0(m_axis_tdata[1]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[17]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[17]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[18]_i_1 
       (.I0(m_axis_tdata[2]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[18]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[18]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[19]_i_1 
       (.I0(m_axis_tdata[3]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[19]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[19]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[1]_i_1 
       (.I0(Q[9]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[1]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFCFCFEF200000E02)) 
    \sig_data_skid_reg[20]_i_1 
       (.I0(Q[20]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(\sig_data_skid_reg_reg[24] [2]),
        .I3(m_axis_tdata[4]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[20]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFCFCFEF200000E02)) 
    \sig_data_skid_reg[21]_i_1 
       (.I0(Q[21]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(\sig_data_skid_reg_reg[24] [2]),
        .I3(m_axis_tdata[5]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[21]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFCFCFEF200000E02)) 
    \sig_data_skid_reg[22]_i_1 
       (.I0(Q[22]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(\sig_data_skid_reg_reg[24] [2]),
        .I3(m_axis_tdata[6]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[22]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFCFCFEF200000E02)) 
    \sig_data_skid_reg[23]_i_1 
       (.I0(Q[23]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(\sig_data_skid_reg_reg[24] [2]),
        .I3(m_axis_tdata[7]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[23]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[24]_i_1 
       (.I0(m_axis_tdata[24]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[0]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[8]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[25]_i_1 
       (.I0(m_axis_tdata[25]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[1]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[9]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[26]_i_1 
       (.I0(m_axis_tdata[26]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[2]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[10]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[27]_i_1 
       (.I0(m_axis_tdata[27]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[3]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[11]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[28]_i_1 
       (.I0(m_axis_tdata[28]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[4]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[12]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[29]_i_1 
       (.I0(m_axis_tdata[29]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[5]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[13]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[2]_i_1 
       (.I0(Q[10]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[2]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[30]_i_1 
       (.I0(m_axis_tdata[30]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[6]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[14]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'h0033223000002230)) 
    \sig_data_skid_reg[31]_i_1 
       (.I0(m_axis_tdata[31]),
        .I1(\sig_data_skid_reg_reg[24] [1]),
        .I2(m_axis_tdata[7]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [0]),
        .I5(m_axis_tdata[15]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[3]_i_1 
       (.I0(Q[11]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[3]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[4]_i_1 
       (.I0(Q[12]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[4]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[5]_i_1 
       (.I0(Q[13]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[5]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[6]_i_1 
       (.I0(Q[14]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[6]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[7]_i_1 
       (.I0(Q[15]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[7]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[8]_i_1 
       (.I0(Q[16]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[8]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \sig_data_skid_reg[9]_i_1 
       (.I0(Q[17]),
        .I1(\sig_data_skid_reg_reg[24] [0]),
        .I2(Q[9]),
        .I3(\sig_data_skid_reg_reg[24] [2]),
        .I4(\sig_data_skid_reg_reg[24] [1]),
        .I5(m_axis_tdata[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA2800)) 
    sig_next_calc_error_reg_i_4
       (.I0(data_valid),
        .I1(\PCM_TO_PCM.tdata_8bit_reg[8] ),
        .I2(\sig_data_skid_reg_reg[24] [0]),
        .I3(\PCM_TO_PCM.tdata_8bit_reg[8]_0 ),
        .I4(\sig_data_skid_reg_reg[24] [2]),
        .I5(\sig_data_skid_reg_reg[24] [1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_reg_0 ));
  LUT6 #(
    .INIT(64'hECCCEC08FFFFEC08)) 
    start_reading_i_2
       (.I0(s_axis_s2mm_tvalid),
        .I1(prog_full[0]),
        .I2(s_axis_s2mm_tid[0]),
        .I3(prog_full[1]),
        .I4(start_reading_reg_2),
        .I5(start_reading_reg_3),
        .O(start_reading0));
  FDRE start_reading_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(start_reading_reg_0),
        .Q(start_reading_r_reg_0),
        .R(start_reading_r_reg_1));
  FDRE start_reading_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(start_reading_reg_1),
        .Q(start_reading_reg_0),
        .R(start_reading_r_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][0]_i_1 
       (.I0(s_axis_s2mm_tdata[0]),
        .I1(write_state[1]),
        .O(wdata0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][10]_i_1 
       (.I0(s_axis_s2mm_tdata[10]),
        .I1(write_state[1]),
        .O(wdata0_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][11]_i_1 
       (.I0(s_axis_s2mm_tdata[11]),
        .I1(write_state[1]),
        .O(wdata0_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][12]_i_1 
       (.I0(s_axis_s2mm_tdata[12]),
        .I1(write_state[1]),
        .O(wdata0_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][13]_i_1 
       (.I0(s_axis_s2mm_tdata[13]),
        .I1(write_state[1]),
        .O(wdata0_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][14]_i_1 
       (.I0(s_axis_s2mm_tdata[14]),
        .I1(write_state[1]),
        .O(wdata0_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][15]_i_1 
       (.I0(s_axis_s2mm_tdata[15]),
        .I1(write_state[1]),
        .O(wdata0_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][16]_i_1 
       (.I0(s_axis_s2mm_tdata[16]),
        .I1(write_state[1]),
        .O(wdata0_in[16]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][17]_i_1 
       (.I0(s_axis_s2mm_tdata[17]),
        .I1(write_state[1]),
        .O(wdata0_in[17]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][18]_i_1 
       (.I0(s_axis_s2mm_tdata[18]),
        .I1(write_state[1]),
        .O(wdata0_in[18]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][19]_i_1 
       (.I0(s_axis_s2mm_tdata[19]),
        .I1(write_state[1]),
        .O(wdata0_in[19]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][1]_i_1 
       (.I0(s_axis_s2mm_tdata[1]),
        .I1(write_state[1]),
        .O(wdata0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][20]_i_1 
       (.I0(s_axis_s2mm_tdata[20]),
        .I1(write_state[1]),
        .O(wdata0_in[20]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][21]_i_1 
       (.I0(s_axis_s2mm_tdata[21]),
        .I1(write_state[1]),
        .O(wdata0_in[21]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][22]_i_1 
       (.I0(s_axis_s2mm_tdata[22]),
        .I1(write_state[1]),
        .O(wdata0_in[22]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][23]_i_1 
       (.I0(s_axis_s2mm_tdata[23]),
        .I1(write_state[1]),
        .O(wdata0_in[23]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][24]_i_1 
       (.I0(s_axis_s2mm_tdata[24]),
        .I1(write_state[1]),
        .O(wdata0_in[24]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][25]_i_1 
       (.I0(s_axis_s2mm_tdata[25]),
        .I1(write_state[1]),
        .O(wdata0_in[25]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][26]_i_1 
       (.I0(s_axis_s2mm_tdata[26]),
        .I1(write_state[1]),
        .O(wdata0_in[26]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][27]_i_1 
       (.I0(s_axis_s2mm_tdata[27]),
        .I1(write_state[1]),
        .O(wdata0_in[27]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][28]_i_1 
       (.I0(s_axis_s2mm_tdata[28]),
        .I1(write_state[1]),
        .O(wdata0_in[28]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][29]_i_1 
       (.I0(s_axis_s2mm_tdata[29]),
        .I1(write_state[1]),
        .O(wdata0_in[29]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][2]_i_1 
       (.I0(s_axis_s2mm_tdata[2]),
        .I1(write_state[1]),
        .O(wdata0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][30]_i_1 
       (.I0(s_axis_s2mm_tdata[30]),
        .I1(write_state[1]),
        .O(wdata0_in[30]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][31]_i_1 
       (.I0(s_axis_s2mm_tdata[31]),
        .I1(write_state[1]),
        .O(wdata0_in[31]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][3]_i_1 
       (.I0(s_axis_s2mm_tdata[3]),
        .I1(write_state[1]),
        .O(wdata0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][4]_i_1 
       (.I0(s_axis_s2mm_tdata[4]),
        .I1(write_state[1]),
        .O(wdata0_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][5]_i_1 
       (.I0(s_axis_s2mm_tdata[5]),
        .I1(write_state[1]),
        .O(wdata0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][6]_i_1 
       (.I0(s_axis_s2mm_tdata[6]),
        .I1(write_state[1]),
        .O(wdata0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][7]_i_1 
       (.I0(s_axis_s2mm_tdata[7]),
        .I1(write_state[1]),
        .O(wdata0_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][8]_i_1 
       (.I0(s_axis_s2mm_tdata[8]),
        .I1(write_state[1]),
        .O(wdata0_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wdata[0][9]_i_1 
       (.I0(s_axis_s2mm_tdata[9]),
        .I1(write_state[1]),
        .O(wdata0_in[9]));
  FDRE \wdata_reg[0][0] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[0]),
        .Q(\wdata_reg_n_0_[0][0] ),
        .R(write_state0));
  FDRE \wdata_reg[0][10] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[10]),
        .Q(\wdata_reg_n_0_[0][10] ),
        .R(write_state0));
  FDRE \wdata_reg[0][11] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[11]),
        .Q(\wdata_reg_n_0_[0][11] ),
        .R(write_state0));
  FDRE \wdata_reg[0][12] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[12]),
        .Q(\wdata_reg_n_0_[0][12] ),
        .R(write_state0));
  FDRE \wdata_reg[0][13] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[13]),
        .Q(\wdata_reg_n_0_[0][13] ),
        .R(write_state0));
  FDRE \wdata_reg[0][14] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[14]),
        .Q(\wdata_reg_n_0_[0][14] ),
        .R(write_state0));
  FDRE \wdata_reg[0][15] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[15]),
        .Q(\wdata_reg_n_0_[0][15] ),
        .R(write_state0));
  FDRE \wdata_reg[0][16] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[16]),
        .Q(\wdata_reg_n_0_[0][16] ),
        .R(write_state0));
  FDRE \wdata_reg[0][17] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[17]),
        .Q(\wdata_reg_n_0_[0][17] ),
        .R(write_state0));
  FDRE \wdata_reg[0][18] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[18]),
        .Q(\wdata_reg_n_0_[0][18] ),
        .R(write_state0));
  FDRE \wdata_reg[0][19] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[19]),
        .Q(\wdata_reg_n_0_[0][19] ),
        .R(write_state0));
  FDRE \wdata_reg[0][1] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[1]),
        .Q(\wdata_reg_n_0_[0][1] ),
        .R(write_state0));
  FDRE \wdata_reg[0][20] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[20]),
        .Q(\wdata_reg_n_0_[0][20] ),
        .R(write_state0));
  FDRE \wdata_reg[0][21] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[21]),
        .Q(\wdata_reg_n_0_[0][21] ),
        .R(write_state0));
  FDRE \wdata_reg[0][22] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[22]),
        .Q(\wdata_reg_n_0_[0][22] ),
        .R(write_state0));
  FDRE \wdata_reg[0][23] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[23]),
        .Q(\wdata_reg_n_0_[0][23] ),
        .R(write_state0));
  FDRE \wdata_reg[0][24] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[24]),
        .Q(\wdata_reg_n_0_[0][24] ),
        .R(write_state0));
  FDRE \wdata_reg[0][25] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[25]),
        .Q(\wdata_reg_n_0_[0][25] ),
        .R(write_state0));
  FDRE \wdata_reg[0][26] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[26]),
        .Q(\wdata_reg_n_0_[0][26] ),
        .R(write_state0));
  FDRE \wdata_reg[0][27] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[27]),
        .Q(\wdata_reg_n_0_[0][27] ),
        .R(write_state0));
  FDRE \wdata_reg[0][28] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[28]),
        .Q(\wdata_reg_n_0_[0][28] ),
        .R(write_state0));
  FDRE \wdata_reg[0][29] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[29]),
        .Q(\wdata_reg_n_0_[0][29] ),
        .R(write_state0));
  FDRE \wdata_reg[0][2] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[2]),
        .Q(\wdata_reg_n_0_[0][2] ),
        .R(write_state0));
  FDRE \wdata_reg[0][30] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[30]),
        .Q(\wdata_reg_n_0_[0][30] ),
        .R(write_state0));
  FDRE \wdata_reg[0][31] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[31]),
        .Q(\wdata_reg_n_0_[0][31] ),
        .R(write_state0));
  FDRE \wdata_reg[0][3] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[3]),
        .Q(\wdata_reg_n_0_[0][3] ),
        .R(write_state0));
  FDRE \wdata_reg[0][4] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[4]),
        .Q(\wdata_reg_n_0_[0][4] ),
        .R(write_state0));
  FDRE \wdata_reg[0][5] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[5]),
        .Q(\wdata_reg_n_0_[0][5] ),
        .R(write_state0));
  FDRE \wdata_reg[0][6] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[6]),
        .Q(\wdata_reg_n_0_[0][6] ),
        .R(write_state0));
  FDRE \wdata_reg[0][7] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[7]),
        .Q(\wdata_reg_n_0_[0][7] ),
        .R(write_state0));
  FDRE \wdata_reg[0][8] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[8]),
        .Q(\wdata_reg_n_0_[0][8] ),
        .R(write_state0));
  FDRE \wdata_reg[0][9] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(wdata0_in[9]),
        .Q(\wdata_reg_n_0_[0][9] ),
        .R(write_state0));
  FDRE \wdata_reg[1][0] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[0]),
        .Q(\wdata_reg_n_0_[1][0] ),
        .R(write_state0));
  FDRE \wdata_reg[1][10] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[10]),
        .Q(\wdata_reg_n_0_[1][10] ),
        .R(write_state0));
  FDRE \wdata_reg[1][11] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[11]),
        .Q(\wdata_reg_n_0_[1][11] ),
        .R(write_state0));
  FDRE \wdata_reg[1][12] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[12]),
        .Q(\wdata_reg_n_0_[1][12] ),
        .R(write_state0));
  FDRE \wdata_reg[1][13] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[13]),
        .Q(\wdata_reg_n_0_[1][13] ),
        .R(write_state0));
  FDRE \wdata_reg[1][14] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[14]),
        .Q(\wdata_reg_n_0_[1][14] ),
        .R(write_state0));
  FDRE \wdata_reg[1][15] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[15]),
        .Q(\wdata_reg_n_0_[1][15] ),
        .R(write_state0));
  FDRE \wdata_reg[1][16] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[16]),
        .Q(\wdata_reg_n_0_[1][16] ),
        .R(write_state0));
  FDRE \wdata_reg[1][17] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[17]),
        .Q(\wdata_reg_n_0_[1][17] ),
        .R(write_state0));
  FDRE \wdata_reg[1][18] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[18]),
        .Q(\wdata_reg_n_0_[1][18] ),
        .R(write_state0));
  FDRE \wdata_reg[1][19] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[19]),
        .Q(\wdata_reg_n_0_[1][19] ),
        .R(write_state0));
  FDRE \wdata_reg[1][1] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[1]),
        .Q(\wdata_reg_n_0_[1][1] ),
        .R(write_state0));
  FDRE \wdata_reg[1][20] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[20]),
        .Q(\wdata_reg_n_0_[1][20] ),
        .R(write_state0));
  FDRE \wdata_reg[1][21] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[21]),
        .Q(\wdata_reg_n_0_[1][21] ),
        .R(write_state0));
  FDRE \wdata_reg[1][22] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[22]),
        .Q(\wdata_reg_n_0_[1][22] ),
        .R(write_state0));
  FDRE \wdata_reg[1][23] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[23]),
        .Q(\wdata_reg_n_0_[1][23] ),
        .R(write_state0));
  FDRE \wdata_reg[1][24] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[24]),
        .Q(\wdata_reg_n_0_[1][24] ),
        .R(write_state0));
  FDRE \wdata_reg[1][25] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[25]),
        .Q(\wdata_reg_n_0_[1][25] ),
        .R(write_state0));
  FDRE \wdata_reg[1][26] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[26]),
        .Q(\wdata_reg_n_0_[1][26] ),
        .R(write_state0));
  FDRE \wdata_reg[1][27] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[27]),
        .Q(\wdata_reg_n_0_[1][27] ),
        .R(write_state0));
  FDRE \wdata_reg[1][28] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[28]),
        .Q(\wdata_reg_n_0_[1][28] ),
        .R(write_state0));
  FDRE \wdata_reg[1][29] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[29]),
        .Q(\wdata_reg_n_0_[1][29] ),
        .R(write_state0));
  FDRE \wdata_reg[1][2] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[2]),
        .Q(\wdata_reg_n_0_[1][2] ),
        .R(write_state0));
  FDRE \wdata_reg[1][30] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[30]),
        .Q(\wdata_reg_n_0_[1][30] ),
        .R(write_state0));
  FDRE \wdata_reg[1][31] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[31]),
        .Q(\wdata_reg_n_0_[1][31] ),
        .R(write_state0));
  FDRE \wdata_reg[1][3] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[3]),
        .Q(\wdata_reg_n_0_[1][3] ),
        .R(write_state0));
  FDRE \wdata_reg[1][4] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[4]),
        .Q(\wdata_reg_n_0_[1][4] ),
        .R(write_state0));
  FDRE \wdata_reg[1][5] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[5]),
        .Q(\wdata_reg_n_0_[1][5] ),
        .R(write_state0));
  FDRE \wdata_reg[1][6] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[6]),
        .Q(\wdata_reg_n_0_[1][6] ),
        .R(write_state0));
  FDRE \wdata_reg[1][7] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[7]),
        .Q(\wdata_reg_n_0_[1][7] ),
        .R(write_state0));
  FDRE \wdata_reg[1][8] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[8]),
        .Q(\wdata_reg_n_0_[1][8] ),
        .R(write_state0));
  FDRE \wdata_reg[1][9] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(wdata0_in[9]),
        .Q(\wdata_reg_n_0_[1][9] ),
        .R(write_state0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \wr_en[1]_i_1 
       (.I0(write_state[1]),
        .I1(write_state[0]),
        .O(wr_en_0));
  FDRE \wr_en_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(wr_en_0),
        .Q(p_0_in5_in),
        .R(write_state0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \write_state2_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({write_state29_in,\write_state2_inferred__0/i__carry_n_1 ,\write_state2_inferred__0/i__carry_n_2 ,\write_state2_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({i__carry_i_1_n_0,i__carry_i_2_n_0,s_axis_tready_reg_0}),
        .O(\NLW_write_state2_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({i__carry_i_5_n_0,i__carry_i_6_n_0,s_axis_tready_reg_1}));
  LUT4 #(
    .INIT(16'h888F)) 
    \wvalid[0]_i_1 
       (.I0(write_state[0]),
        .I1(write_state[1]),
        .I2(\wvalid[1]_i_3_n_0 ),
        .I3(s_axis_s2mm_tid[0]),
        .O(wvalid[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \wvalid[1]_i_1 
       (.I0(write_state[0]),
        .I1(write_state[1]),
        .I2(\wvalid[1]_i_3_n_0 ),
        .I3(s_axis_s2mm_tid[0]),
        .O(wvalid[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wvalid[1]_i_2 
       (.I0(write_state[1]),
        .O(\wvalid[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF777)) 
    \wvalid[1]_i_3 
       (.I0(\FSM_sequential_write_state[0]_i_2_n_0 ),
        .I1(\wvalid[1]_i_4_n_0 ),
        .I2(write_state29_in),
        .I3(s_axis_s2mm_tvalid),
        .I4(\wvalid[1]_i_5_n_0 ),
        .I5(\wvalid[1]_i_6_n_0 ),
        .O(\wvalid[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \wvalid[1]_i_4 
       (.I0(s_axis_s2mm_tid[6]),
        .I1(s_axis_s2mm_tid[7]),
        .O(\wvalid[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \wvalid[1]_i_5 
       (.I0(s_axis_s2mm_tid[5]),
        .I1(s_axis_s2mm_tid[4]),
        .I2(write_state[0]),
        .I3(write_state[1]),
        .O(\wvalid[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \wvalid[1]_i_6 
       (.I0(s_axis_s2mm_tid[1]),
        .I1(s_axis_s2mm_tid[3]),
        .I2(s_axis_s2mm_tid[2]),
        .O(\wvalid[1]_i_6_n_0 ));
  FDRE \wvalid_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[0]),
        .D(\wvalid[1]_i_2_n_0 ),
        .Q(\wvalid_reg_n_0_[0] ),
        .R(write_state0));
  FDRE \wvalid_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(wvalid[1]),
        .D(\wvalid[1]_i_2_n_0 ),
        .Q(\wvalid_reg_n_0_[1] ),
        .R(write_state0));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm_command_gen" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_command_gen
   (\bytes_reg[9]_0 ,
    \transfer_count_read_reg[24]_0 ,
    \bytes_transferred_reg[9]_0 ,
    Q,
    \CAPTURE_S2MM.period_size_reg[15] ,
    \CAPTURE_S2MM.period_size_reg[15]_0 ,
    start_dma_r_reg_0,
    \INTERLEAVED.cmd_valid_reg_0 ,
    ioc_irq_pulse,
    \rReadAddr_reg[4] ,
    \rReadAddr_reg[4]_0 ,
    \rReadAddr_reg[4]_1 ,
    \rReadAddr_reg[4]_2 ,
    \rReadAddr_reg[4]_3 ,
    \rReadAddr_reg[4]_4 ,
    \rReadAddr_reg[4]_5 ,
    \INTERLEAVED.current_address_reg[63]_0 ,
    \periods_reg[7]_0 ,
    \periods_reg[0]_0 ,
    \INTERLEAVED.period_count_reg[7]_0 ,
    \INTERLEAVED.period_count_reg[0]_0 ,
    transfer_count_read2,
    bytes_transferred0,
    \bytes_reg[3]_0 ,
    \bytes_reg[3]_1 ,
    O,
    s_axis_s2mm_aclk,
    \bytes_reg[9]_1 ,
    \periods_reg[7]_1 ,
    \transfer_count_read_reg[5]_0 ,
    \transfer_count_read_reg[9]_0 ,
    \bytes_transferred_reg[3]_0 ,
    \bytes_transferred_reg[5]_0 ,
    \bytes_transferred_reg[9]_1 ,
    \INTERLEAVED.byte_count_reg[6]_0 ,
    \INTERLEAVED.byte_count_reg[6]_1 ,
    \INTERLEAVED.byte_count_reg[10]_0 ,
    \INTERLEAVED.byte_count_reg[10]_1 ,
    transfer_count_read1_carry__0_0,
    \periods_reg[7]_2 ,
    \bytes_transferred0_inferred__0/i__carry__0_0 ,
    \bytes_transferred_reg[3]_1 ,
    start_dma_r_reg_1,
    \INTERLEAVED.current_address_reg[0]_0 ,
    \INTERLEAVED.cmd_valid_reg_1 ,
    period_interrupt_reg_0,
    \oAxi_RData_reg[3] ,
    \oAxi_RData_reg[3]_0 ,
    \oAxi_RData_reg[3]_1 ,
    \oAxi_RData_reg[4] ,
    \oAxi_RData_reg[6] ,
    \oAxi_RData_reg[7] ,
    \oAxi_RData_reg[9] ,
    \oAxi_RData_reg[10] ,
    \oAxi_RData_reg[11] ,
    \INTERLEAVED.current_address_reg[63]_1 ,
    start_command_generation,
    \USE_SINGLE_REG.sig_push_regfifo ,
    \INTERLEAVED.period_count_reg[5]_0 ,
    \INTERLEAVED.byte_count_reg[0]_0 ,
    \INTERLEAVED.byte_count_reg[15]_0 ,
    \INTERLEAVED.byte_count_reg[15]_1 ,
    \INTERLEAVED.byte_count_reg[15]_2 ,
    \INTERLEAVED.current_address_reg[63]_2 ,
    \periods_reg[7]_3 ,
    \INTERLEAVED.current_address_reg[5]_0 ,
    \INTERLEAVED.current_address_reg[9]_0 ,
    \bytes_reg[13]_0 ,
    transfer_count_read1_carry_i_3,
    transfer_count_read1_carry_i_2,
    \transfer_count_read_reg[13]_0 ,
    \bytes_transferred_reg[13]_0 ,
    i__carry_i_3__0,
    i__carry_i_2__0,
    \periods_reg[0]_1 );
  output [6:0]\bytes_reg[9]_0 ;
  output [19:0]\transfer_count_read_reg[24]_0 ;
  output [6:0]\bytes_transferred_reg[9]_0 ;
  output [6:0]Q;
  output [0:0]\CAPTURE_S2MM.period_size_reg[15] ;
  output [0:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  output start_dma_r_reg_0;
  output \INTERLEAVED.cmd_valid_reg_0 ;
  output ioc_irq_pulse;
  output \rReadAddr_reg[4] ;
  output \rReadAddr_reg[4]_0 ;
  output \rReadAddr_reg[4]_1 ;
  output \rReadAddr_reg[4]_2 ;
  output \rReadAddr_reg[4]_3 ;
  output \rReadAddr_reg[4]_4 ;
  output \rReadAddr_reg[4]_5 ;
  output [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  output [4:0]\periods_reg[7]_0 ;
  output \periods_reg[0]_0 ;
  output [6:0]\INTERLEAVED.period_count_reg[7]_0 ;
  output \INTERLEAVED.period_count_reg[0]_0 ;
  output [12:0]transfer_count_read2;
  output [12:0]bytes_transferred0;
  input \bytes_reg[3]_0 ;
  input \bytes_reg[3]_1 ;
  input [2:0]O;
  input s_axis_s2mm_aclk;
  input [3:0]\bytes_reg[9]_1 ;
  input [0:0]\periods_reg[7]_1 ;
  input [2:0]\transfer_count_read_reg[5]_0 ;
  input [3:0]\transfer_count_read_reg[9]_0 ;
  input \bytes_transferred_reg[3]_0 ;
  input [2:0]\bytes_transferred_reg[5]_0 ;
  input [3:0]\bytes_transferred_reg[9]_1 ;
  input [2:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  input [3:0]\INTERLEAVED.byte_count_reg[6]_1 ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  input [2:0]\INTERLEAVED.byte_count_reg[10]_1 ;
  input [3:0]transfer_count_read1_carry__0_0;
  input [1:0]\periods_reg[7]_2 ;
  input [3:0]\bytes_transferred0_inferred__0/i__carry__0_0 ;
  input [1:0]\bytes_transferred_reg[3]_1 ;
  input start_dma_r_reg_1;
  input [0:0]\INTERLEAVED.current_address_reg[0]_0 ;
  input \INTERLEAVED.cmd_valid_reg_1 ;
  input period_interrupt_reg_0;
  input [2:0]\oAxi_RData_reg[3] ;
  input \oAxi_RData_reg[3]_0 ;
  input \oAxi_RData_reg[3]_1 ;
  input \oAxi_RData_reg[4] ;
  input \oAxi_RData_reg[6] ;
  input \oAxi_RData_reg[7] ;
  input \oAxi_RData_reg[9] ;
  input \oAxi_RData_reg[10] ;
  input \oAxi_RData_reg[11] ;
  input \INTERLEAVED.current_address_reg[63]_1 ;
  input start_command_generation;
  input \USE_SINGLE_REG.sig_push_regfifo ;
  input \INTERLEAVED.period_count_reg[5]_0 ;
  input \INTERLEAVED.byte_count_reg[0]_0 ;
  input \INTERLEAVED.byte_count_reg[15]_0 ;
  input \INTERLEAVED.byte_count_reg[15]_1 ;
  input [15:0]\INTERLEAVED.byte_count_reg[15]_2 ;
  input [63:0]\INTERLEAVED.current_address_reg[63]_2 ;
  input [2:0]\periods_reg[7]_3 ;
  input [2:0]\INTERLEAVED.current_address_reg[5]_0 ;
  input [2:0]\INTERLEAVED.current_address_reg[9]_0 ;
  input [0:0]\bytes_reg[13]_0 ;
  input [2:0]transfer_count_read1_carry_i_3;
  input [2:0]transfer_count_read1_carry_i_2;
  input [0:0]\transfer_count_read_reg[13]_0 ;
  input [0:0]\bytes_transferred_reg[13]_0 ;
  input [2:0]i__carry_i_3__0;
  input [2:0]i__carry_i_2__0;
  input [0:0]\periods_reg[0]_1 ;

  wire [0:0]\CAPTURE_S2MM.period_size_reg[15] ;
  wire [0:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  wire \INTERLEAVED.byte_count[15]_i_1_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_3_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_4_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_5_n_0 ;
  wire \INTERLEAVED.byte_count[15]_i_6_n_0 ;
  wire \INTERLEAVED.byte_count_reg[0]_0 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_0 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[10]_1 ;
  wire \INTERLEAVED.byte_count_reg[15]_0 ;
  wire \INTERLEAVED.byte_count_reg[15]_1 ;
  wire [15:0]\INTERLEAVED.byte_count_reg[15]_2 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[6]_0 ;
  wire [3:0]\INTERLEAVED.byte_count_reg[6]_1 ;
  wire \INTERLEAVED.cmd_valid_reg_0 ;
  wire \INTERLEAVED.cmd_valid_reg_1 ;
  wire \INTERLEAVED.current_address[0]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[10]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[11]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[12]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[13]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[14]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[15]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[16]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[17]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[18]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[19]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[1]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[20]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[21]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[22]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[23]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[24]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[25]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[26]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[27]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[28]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[29]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[2]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[30]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[31]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[32]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[33]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[34]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[35]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[36]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[37]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[38]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[39]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[3]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[40]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[41]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[42]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[43]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[44]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[45]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[46]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[47]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[48]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[49]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[4]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[50]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[51]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[52]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[53]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[54]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[55]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[56]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[57]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[58]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[59]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[5]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[60]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[61]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[62]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[63]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[63]_i_2_n_0 ;
  wire \INTERLEAVED.current_address[6]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[7]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[8]_i_1_n_0 ;
  wire \INTERLEAVED.current_address[9]_i_1_n_0 ;
  wire [0:0]\INTERLEAVED.current_address_reg[0]_0 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[13]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[17]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[21]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[25]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[29]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[33]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[37]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[41]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[45]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[49]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[53]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[57]_i_2_n_3 ;
  wire [2:0]\INTERLEAVED.current_address_reg[5]_0 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[5]_i_2_n_3 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[61]_i_2_n_3 ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_0 ;
  wire \INTERLEAVED.current_address_reg[63]_1 ;
  wire [63:0]\INTERLEAVED.current_address_reg[63]_2 ;
  wire \INTERLEAVED.current_address_reg[63]_i_3_n_3 ;
  wire [2:0]\INTERLEAVED.current_address_reg[9]_0 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2_n_0 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2_n_1 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2_n_2 ;
  wire \INTERLEAVED.current_address_reg[9]_i_2_n_3 ;
  wire \INTERLEAVED.period_count[0]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[1]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[2]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[3]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[4]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[5]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[6]_i_1_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_1__0_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_2_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_3_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_5_n_0 ;
  wire \INTERLEAVED.period_count_reg[0]_0 ;
  wire \INTERLEAVED.period_count_reg[5]_0 ;
  wire [6:0]\INTERLEAVED.period_count_reg[7]_0 ;
  wire [2:0]O;
  wire [6:0]Q;
  wire \USE_SINGLE_REG.sig_push_regfifo ;
  wire [15:0]byte_count;
  wire [15:3]byte_count0;
  wire byte_count0_carry__0_i_4_n_0;
  wire byte_count0_carry__0_n_0;
  wire byte_count0_carry__0_n_1;
  wire byte_count0_carry__0_n_2;
  wire byte_count0_carry__0_n_3;
  wire byte_count0_carry__1_i_1_n_0;
  wire byte_count0_carry__1_i_2_n_0;
  wire byte_count0_carry__1_i_3_n_0;
  wire byte_count0_carry__1_i_4_n_0;
  wire byte_count0_carry__1_n_0;
  wire byte_count0_carry__1_n_1;
  wire byte_count0_carry__1_n_2;
  wire byte_count0_carry__1_n_3;
  wire byte_count0_carry__2_i_1_n_0;
  wire byte_count0_carry_n_0;
  wire byte_count0_carry_n_1;
  wire byte_count0_carry_n_2;
  wire byte_count0_carry_n_3;
  wire [15:10]bytes_reg;
  wire \bytes_reg[10]_i_1_n_0 ;
  wire \bytes_reg[10]_i_1_n_1 ;
  wire \bytes_reg[10]_i_1_n_2 ;
  wire \bytes_reg[10]_i_1_n_3 ;
  wire \bytes_reg[10]_i_1_n_4 ;
  wire \bytes_reg[10]_i_1_n_5 ;
  wire \bytes_reg[10]_i_1_n_6 ;
  wire \bytes_reg[10]_i_1_n_7 ;
  wire [0:0]\bytes_reg[13]_0 ;
  wire \bytes_reg[14]_i_1_n_3 ;
  wire \bytes_reg[14]_i_1_n_6 ;
  wire \bytes_reg[14]_i_1_n_7 ;
  wire \bytes_reg[3]_0 ;
  wire \bytes_reg[3]_1 ;
  wire [6:0]\bytes_reg[9]_0 ;
  wire [3:0]\bytes_reg[9]_1 ;
  wire [12:0]bytes_transferred0;
  wire [3:0]\bytes_transferred0_inferred__0/i__carry__0_0 ;
  wire \bytes_transferred0_inferred__0/i__carry__0_n_3 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_0 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_1 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_2 ;
  wire \bytes_transferred0_inferred__0/i__carry_n_3 ;
  wire [15:10]bytes_transferred_reg;
  wire \bytes_transferred_reg[10]_i_1_n_0 ;
  wire \bytes_transferred_reg[10]_i_1_n_1 ;
  wire \bytes_transferred_reg[10]_i_1_n_2 ;
  wire \bytes_transferred_reg[10]_i_1_n_3 ;
  wire \bytes_transferred_reg[10]_i_1_n_4 ;
  wire \bytes_transferred_reg[10]_i_1_n_5 ;
  wire \bytes_transferred_reg[10]_i_1_n_6 ;
  wire \bytes_transferred_reg[10]_i_1_n_7 ;
  wire [0:0]\bytes_transferred_reg[13]_0 ;
  wire \bytes_transferred_reg[14]_i_1_n_3 ;
  wire \bytes_transferred_reg[14]_i_1_n_6 ;
  wire \bytes_transferred_reg[14]_i_1_n_7 ;
  wire \bytes_transferred_reg[3]_0 ;
  wire [1:0]\bytes_transferred_reg[3]_1 ;
  wire [2:0]\bytes_transferred_reg[5]_0 ;
  wire [6:0]\bytes_transferred_reg[9]_0 ;
  wire [3:0]\bytes_transferred_reg[9]_1 ;
  wire [11:10]dma_transfer_count;
  wire i__carry__0_i_3_n_3;
  wire [2:0]i__carry_i_2__0;
  wire [2:0]i__carry_i_3__0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__0_n_1;
  wire i__carry_i_5__0_n_2;
  wire i__carry_i_5__0_n_3;
  wire i__carry_i_6__0_n_0;
  wire i__carry_i_6__0_n_1;
  wire i__carry_i_6__0_n_2;
  wire i__carry_i_6__0_n_3;
  wire i__carry_i_7__0_n_0;
  wire i__carry_i_7__0_n_1;
  wire i__carry_i_7__0_n_2;
  wire i__carry_i_7__0_n_3;
  wire ioc_irq_pulse;
  wire [63:2]next_address0;
  wire \oAxi_RData_reg[10] ;
  wire \oAxi_RData_reg[11] ;
  wire [2:0]\oAxi_RData_reg[3] ;
  wire \oAxi_RData_reg[3]_0 ;
  wire \oAxi_RData_reg[3]_1 ;
  wire \oAxi_RData_reg[4] ;
  wire \oAxi_RData_reg[6] ;
  wire \oAxi_RData_reg[7] ;
  wire \oAxi_RData_reg[9] ;
  wire [7:0]p_0_in__0_0;
  wire [15:0]p_2_in;
  wire period_interrupt_reg_0;
  wire \periods[7]_i_7_n_0 ;
  wire [2:0]periods_reg;
  wire \periods_reg[0]_0 ;
  wire [0:0]\periods_reg[0]_1 ;
  wire [4:0]\periods_reg[7]_0 ;
  wire [0:0]\periods_reg[7]_1 ;
  wire [1:0]\periods_reg[7]_2 ;
  wire [2:0]\periods_reg[7]_3 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[4]_2 ;
  wire \rReadAddr_reg[4]_3 ;
  wire \rReadAddr_reg[4]_4 ;
  wire \rReadAddr_reg[4]_5 ;
  wire s_axis_s2mm_aclk;
  wire start_command_generation;
  wire start_dma_r_reg_0;
  wire start_dma_r_reg_1;
  wire [3:0]transfer_count_read1_carry__0_0;
  wire transfer_count_read1_carry__0_i_3_n_3;
  wire transfer_count_read1_carry__0_n_3;
  wire [2:0]transfer_count_read1_carry_i_2;
  wire [2:0]transfer_count_read1_carry_i_3;
  wire transfer_count_read1_carry_i_5_n_0;
  wire transfer_count_read1_carry_i_5_n_1;
  wire transfer_count_read1_carry_i_5_n_2;
  wire transfer_count_read1_carry_i_5_n_3;
  wire transfer_count_read1_carry_i_6_n_0;
  wire transfer_count_read1_carry_i_6_n_1;
  wire transfer_count_read1_carry_i_6_n_2;
  wire transfer_count_read1_carry_i_6_n_3;
  wire transfer_count_read1_carry_i_7_n_0;
  wire transfer_count_read1_carry_i_7_n_1;
  wire transfer_count_read1_carry_i_7_n_2;
  wire transfer_count_read1_carry_i_7_n_3;
  wire transfer_count_read1_carry_n_0;
  wire transfer_count_read1_carry_n_1;
  wire transfer_count_read1_carry_n_2;
  wire transfer_count_read1_carry_n_3;
  wire [12:0]transfer_count_read2;
  wire \transfer_count_read_reg[10]_i_1_n_0 ;
  wire \transfer_count_read_reg[10]_i_1_n_1 ;
  wire \transfer_count_read_reg[10]_i_1_n_2 ;
  wire \transfer_count_read_reg[10]_i_1_n_3 ;
  wire \transfer_count_read_reg[10]_i_1_n_4 ;
  wire \transfer_count_read_reg[10]_i_1_n_5 ;
  wire \transfer_count_read_reg[10]_i_1_n_6 ;
  wire \transfer_count_read_reg[10]_i_1_n_7 ;
  wire [0:0]\transfer_count_read_reg[13]_0 ;
  wire \transfer_count_read_reg[14]_i_1_n_0 ;
  wire \transfer_count_read_reg[14]_i_1_n_1 ;
  wire \transfer_count_read_reg[14]_i_1_n_2 ;
  wire \transfer_count_read_reg[14]_i_1_n_3 ;
  wire \transfer_count_read_reg[14]_i_1_n_4 ;
  wire \transfer_count_read_reg[14]_i_1_n_5 ;
  wire \transfer_count_read_reg[14]_i_1_n_6 ;
  wire \transfer_count_read_reg[14]_i_1_n_7 ;
  wire \transfer_count_read_reg[18]_i_1_n_0 ;
  wire \transfer_count_read_reg[18]_i_1_n_1 ;
  wire \transfer_count_read_reg[18]_i_1_n_2 ;
  wire \transfer_count_read_reg[18]_i_1_n_3 ;
  wire \transfer_count_read_reg[18]_i_1_n_4 ;
  wire \transfer_count_read_reg[18]_i_1_n_5 ;
  wire \transfer_count_read_reg[18]_i_1_n_6 ;
  wire \transfer_count_read_reg[18]_i_1_n_7 ;
  wire \transfer_count_read_reg[22]_i_1_n_2 ;
  wire \transfer_count_read_reg[22]_i_1_n_3 ;
  wire \transfer_count_read_reg[22]_i_1_n_5 ;
  wire \transfer_count_read_reg[22]_i_1_n_6 ;
  wire \transfer_count_read_reg[22]_i_1_n_7 ;
  wire [19:0]\transfer_count_read_reg[24]_0 ;
  wire [2:0]\transfer_count_read_reg[5]_0 ;
  wire [3:0]\transfer_count_read_reg[9]_0 ;
  wire [3:1]\NLW_INTERLEAVED.current_address_reg[63]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_INTERLEAVED.current_address_reg[63]_i_3_O_UNCONNECTED ;
  wire [3:0]NLW_byte_count0_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_byte_count0_carry__2_O_UNCONNECTED;
  wire [3:1]\NLW_bytes_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bytes_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:1]\NLW_bytes_transferred_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bytes_transferred_reg[14]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry__0_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_i__carry__0_i_3_O_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_7__0_O_UNCONNECTED;
  wire [3:0]NLW_transfer_count_read1_carry_O_UNCONNECTED;
  wire [3:2]NLW_transfer_count_read1_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_transfer_count_read1_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_transfer_count_read1_carry__0_i_3_CO_UNCONNECTED;
  wire [3:2]NLW_transfer_count_read1_carry__0_i_3_O_UNCONNECTED;
  wire [0:0]NLW_transfer_count_read1_carry_i_7_O_UNCONNECTED;
  wire [3:2]\NLW_transfer_count_read_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_transfer_count_read_reg[22]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[0]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [0]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count[0]),
        .O(p_2_in[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[10]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [10]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[10]),
        .O(p_2_in[10]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[11]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [11]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[11]),
        .O(p_2_in[11]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[12]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [12]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[12]),
        .O(p_2_in[12]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[13]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [13]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[13]),
        .O(p_2_in[13]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[14]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [14]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[14]),
        .O(p_2_in[14]));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \INTERLEAVED.byte_count[15]_i_1 
       (.I0(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I1(\INTERLEAVED.byte_count_reg[0]_0 ),
        .I2(\INTERLEAVED.cmd_valid_reg_0 ),
        .I3(start_dma_r_reg_0),
        .I4(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I5(\INTERLEAVED.byte_count_reg[15]_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[15]_i_2 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [15]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[15]),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \INTERLEAVED.byte_count[15]_i_3 
       (.I0(\INTERLEAVED.byte_count[15]_i_4_n_0 ),
        .I1(byte_count[0]),
        .I2(byte_count[1]),
        .I3(byte_count[2]),
        .I4(Q[0]),
        .I5(\INTERLEAVED.byte_count[15]_i_5_n_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \INTERLEAVED.byte_count[15]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\INTERLEAVED.byte_count[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \INTERLEAVED.byte_count[15]_i_5 
       (.I0(byte_count[12]),
        .I1(byte_count[13]),
        .I2(byte_count[14]),
        .I3(byte_count[15]),
        .I4(\INTERLEAVED.byte_count[15]_i_6_n_0 ),
        .O(\INTERLEAVED.byte_count[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \INTERLEAVED.byte_count[15]_i_6 
       (.I0(byte_count[10]),
        .I1(byte_count[11]),
        .I2(Q[6]),
        .I3(Q[5]),
        .O(\INTERLEAVED.byte_count[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[1]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [1]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count[1]),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[2]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [2]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count[2]),
        .O(p_2_in[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[3]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [3]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[3]),
        .O(p_2_in[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[4]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [4]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[4]),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[5]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [5]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[5]),
        .O(p_2_in[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[6]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [6]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[6]),
        .O(p_2_in[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[7]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [7]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[7]),
        .O(p_2_in[7]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[8]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [8]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[8]),
        .O(p_2_in[8]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \INTERLEAVED.byte_count[9]_i_1 
       (.I0(\INTERLEAVED.byte_count_reg[15]_2 [9]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(byte_count0[9]),
        .O(p_2_in[9]));
  FDRE \INTERLEAVED.byte_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(byte_count[0]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(byte_count[10]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(byte_count[11]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(byte_count[12]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(byte_count[13]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(byte_count[14]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(byte_count[15]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(byte_count[1]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(byte_count[2]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[0]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[1]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[2]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[3]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[4]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[5]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.byte_count_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.byte_count[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[6]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.cmd_valid_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.cmd_valid_reg_1 ),
        .Q(\INTERLEAVED.cmd_valid_reg_0 ),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[0]_i_1 
       (.I0(\INTERLEAVED.current_address_reg[63]_0 [0]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [0]),
        .O(\INTERLEAVED.current_address[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[10]_i_1 
       (.I0(next_address0[10]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [10]),
        .O(\INTERLEAVED.current_address[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[11]_i_1 
       (.I0(next_address0[11]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [11]),
        .O(\INTERLEAVED.current_address[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[12]_i_1 
       (.I0(next_address0[12]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [12]),
        .O(\INTERLEAVED.current_address[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[13]_i_1 
       (.I0(next_address0[13]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [13]),
        .O(\INTERLEAVED.current_address[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[14]_i_1 
       (.I0(next_address0[14]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [14]),
        .O(\INTERLEAVED.current_address[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[15]_i_1 
       (.I0(next_address0[15]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [15]),
        .O(\INTERLEAVED.current_address[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[16]_i_1 
       (.I0(next_address0[16]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [16]),
        .O(\INTERLEAVED.current_address[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[17]_i_1 
       (.I0(next_address0[17]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [17]),
        .O(\INTERLEAVED.current_address[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[18]_i_1 
       (.I0(next_address0[18]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [18]),
        .O(\INTERLEAVED.current_address[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[19]_i_1 
       (.I0(next_address0[19]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [19]),
        .O(\INTERLEAVED.current_address[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[1]_i_1 
       (.I0(\INTERLEAVED.current_address_reg[63]_0 [1]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [1]),
        .O(\INTERLEAVED.current_address[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[20]_i_1 
       (.I0(next_address0[20]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [20]),
        .O(\INTERLEAVED.current_address[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[21]_i_1 
       (.I0(next_address0[21]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [21]),
        .O(\INTERLEAVED.current_address[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[22]_i_1 
       (.I0(next_address0[22]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [22]),
        .O(\INTERLEAVED.current_address[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[23]_i_1 
       (.I0(next_address0[23]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [23]),
        .O(\INTERLEAVED.current_address[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[24]_i_1 
       (.I0(next_address0[24]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [24]),
        .O(\INTERLEAVED.current_address[24]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[25]_i_1 
       (.I0(next_address0[25]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [25]),
        .O(\INTERLEAVED.current_address[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[26]_i_1 
       (.I0(next_address0[26]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [26]),
        .O(\INTERLEAVED.current_address[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[27]_i_1 
       (.I0(next_address0[27]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [27]),
        .O(\INTERLEAVED.current_address[27]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[28]_i_1 
       (.I0(next_address0[28]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [28]),
        .O(\INTERLEAVED.current_address[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[29]_i_1 
       (.I0(next_address0[29]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [29]),
        .O(\INTERLEAVED.current_address[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[2]_i_1 
       (.I0(next_address0[2]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [2]),
        .O(\INTERLEAVED.current_address[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[30]_i_1 
       (.I0(next_address0[30]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [30]),
        .O(\INTERLEAVED.current_address[30]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[31]_i_1 
       (.I0(next_address0[31]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [31]),
        .O(\INTERLEAVED.current_address[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[32]_i_1 
       (.I0(next_address0[32]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [32]),
        .O(\INTERLEAVED.current_address[32]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[33]_i_1 
       (.I0(next_address0[33]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [33]),
        .O(\INTERLEAVED.current_address[33]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[34]_i_1 
       (.I0(next_address0[34]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [34]),
        .O(\INTERLEAVED.current_address[34]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[35]_i_1 
       (.I0(next_address0[35]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [35]),
        .O(\INTERLEAVED.current_address[35]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[36]_i_1 
       (.I0(next_address0[36]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [36]),
        .O(\INTERLEAVED.current_address[36]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[37]_i_1 
       (.I0(next_address0[37]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [37]),
        .O(\INTERLEAVED.current_address[37]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[38]_i_1 
       (.I0(next_address0[38]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [38]),
        .O(\INTERLEAVED.current_address[38]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[39]_i_1 
       (.I0(next_address0[39]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [39]),
        .O(\INTERLEAVED.current_address[39]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[3]_i_1 
       (.I0(next_address0[3]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [3]),
        .O(\INTERLEAVED.current_address[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[40]_i_1 
       (.I0(next_address0[40]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [40]),
        .O(\INTERLEAVED.current_address[40]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[41]_i_1 
       (.I0(next_address0[41]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [41]),
        .O(\INTERLEAVED.current_address[41]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[42]_i_1 
       (.I0(next_address0[42]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [42]),
        .O(\INTERLEAVED.current_address[42]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[43]_i_1 
       (.I0(next_address0[43]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [43]),
        .O(\INTERLEAVED.current_address[43]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[44]_i_1 
       (.I0(next_address0[44]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [44]),
        .O(\INTERLEAVED.current_address[44]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[45]_i_1 
       (.I0(next_address0[45]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [45]),
        .O(\INTERLEAVED.current_address[45]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[46]_i_1 
       (.I0(next_address0[46]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [46]),
        .O(\INTERLEAVED.current_address[46]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[47]_i_1 
       (.I0(next_address0[47]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [47]),
        .O(\INTERLEAVED.current_address[47]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[48]_i_1 
       (.I0(next_address0[48]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [48]),
        .O(\INTERLEAVED.current_address[48]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[49]_i_1 
       (.I0(next_address0[49]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [49]),
        .O(\INTERLEAVED.current_address[49]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[4]_i_1 
       (.I0(next_address0[4]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [4]),
        .O(\INTERLEAVED.current_address[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[50]_i_1 
       (.I0(next_address0[50]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [50]),
        .O(\INTERLEAVED.current_address[50]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[51]_i_1 
       (.I0(next_address0[51]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [51]),
        .O(\INTERLEAVED.current_address[51]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[52]_i_1 
       (.I0(next_address0[52]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [52]),
        .O(\INTERLEAVED.current_address[52]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[53]_i_1 
       (.I0(next_address0[53]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [53]),
        .O(\INTERLEAVED.current_address[53]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[54]_i_1 
       (.I0(next_address0[54]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [54]),
        .O(\INTERLEAVED.current_address[54]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[55]_i_1 
       (.I0(next_address0[55]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [55]),
        .O(\INTERLEAVED.current_address[55]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[56]_i_1 
       (.I0(next_address0[56]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [56]),
        .O(\INTERLEAVED.current_address[56]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[57]_i_1 
       (.I0(next_address0[57]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [57]),
        .O(\INTERLEAVED.current_address[57]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[58]_i_1 
       (.I0(next_address0[58]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [58]),
        .O(\INTERLEAVED.current_address[58]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[59]_i_1 
       (.I0(next_address0[59]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [59]),
        .O(\INTERLEAVED.current_address[59]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[5]_i_1 
       (.I0(next_address0[5]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [5]),
        .O(\INTERLEAVED.current_address[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[60]_i_1 
       (.I0(next_address0[60]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [60]),
        .O(\INTERLEAVED.current_address[60]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[61]_i_1 
       (.I0(next_address0[61]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [61]),
        .O(\INTERLEAVED.current_address[61]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[62]_i_1 
       (.I0(next_address0[62]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [62]),
        .O(\INTERLEAVED.current_address[62]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088FFFF)) 
    \INTERLEAVED.current_address[63]_i_1 
       (.I0(\INTERLEAVED.cmd_valid_reg_0 ),
        .I1(\INTERLEAVED.byte_count_reg[0]_0 ),
        .I2(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_1 ),
        .I4(start_dma_r_reg_0),
        .O(\INTERLEAVED.current_address[63]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[63]_i_2 
       (.I0(next_address0[63]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [63]),
        .O(\INTERLEAVED.current_address[63]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[6]_i_1 
       (.I0(next_address0[6]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [6]),
        .O(\INTERLEAVED.current_address[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[7]_i_1 
       (.I0(next_address0[7]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [7]),
        .O(\INTERLEAVED.current_address[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[8]_i_1 
       (.I0(next_address0[8]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [8]),
        .O(\INTERLEAVED.current_address[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \INTERLEAVED.current_address[9]_i_1 
       (.I0(next_address0[9]),
        .I1(start_dma_r_reg_0),
        .I2(\INTERLEAVED.current_address_reg[63]_1 ),
        .I3(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I4(\INTERLEAVED.current_address_reg[63]_2 [9]),
        .O(\INTERLEAVED.current_address[9]_i_1_n_0 ));
  FDRE \INTERLEAVED.current_address_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[0]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [0]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[10]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [10]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[11]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [11]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[12]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [12]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[13]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [13]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[13]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[9]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[13]_i_2_n_0 ,\INTERLEAVED.current_address_reg[13]_i_2_n_1 ,\INTERLEAVED.current_address_reg[13]_i_2_n_2 ,\INTERLEAVED.current_address_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[13:10]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [13:10]));
  FDRE \INTERLEAVED.current_address_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[14]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [14]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[15]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [15]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[16]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [16]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[17]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [17]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[17]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[13]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[17]_i_2_n_0 ,\INTERLEAVED.current_address_reg[17]_i_2_n_1 ,\INTERLEAVED.current_address_reg[17]_i_2_n_2 ,\INTERLEAVED.current_address_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[17:14]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [17:14]));
  FDRE \INTERLEAVED.current_address_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[18]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [18]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[19]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [19]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[1]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [1]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[20]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [20]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[21]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [21]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[21]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[17]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[21]_i_2_n_0 ,\INTERLEAVED.current_address_reg[21]_i_2_n_1 ,\INTERLEAVED.current_address_reg[21]_i_2_n_2 ,\INTERLEAVED.current_address_reg[21]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[21:18]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [21:18]));
  FDRE \INTERLEAVED.current_address_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[22]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [22]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[23]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [23]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[24]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [24]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[25]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [25]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[25]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[21]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[25]_i_2_n_0 ,\INTERLEAVED.current_address_reg[25]_i_2_n_1 ,\INTERLEAVED.current_address_reg[25]_i_2_n_2 ,\INTERLEAVED.current_address_reg[25]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[25:22]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [25:22]));
  FDRE \INTERLEAVED.current_address_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[26]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [26]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[27]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [27]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[28]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [28]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[29]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [29]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[29]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[25]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[29]_i_2_n_0 ,\INTERLEAVED.current_address_reg[29]_i_2_n_1 ,\INTERLEAVED.current_address_reg[29]_i_2_n_2 ,\INTERLEAVED.current_address_reg[29]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[29:26]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [29:26]));
  FDRE \INTERLEAVED.current_address_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[2]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [2]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[30]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [30]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[31]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [31]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[32]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [32]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[33]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [33]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[33]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[29]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[33]_i_2_n_0 ,\INTERLEAVED.current_address_reg[33]_i_2_n_1 ,\INTERLEAVED.current_address_reg[33]_i_2_n_2 ,\INTERLEAVED.current_address_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[33:30]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [33:30]));
  FDRE \INTERLEAVED.current_address_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[34]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [34]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[35]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [35]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[36]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [36]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[37]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [37]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[37]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[33]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[37]_i_2_n_0 ,\INTERLEAVED.current_address_reg[37]_i_2_n_1 ,\INTERLEAVED.current_address_reg[37]_i_2_n_2 ,\INTERLEAVED.current_address_reg[37]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[37:34]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [37:34]));
  FDRE \INTERLEAVED.current_address_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[38]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [38]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[39]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [39]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[3]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [3]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[40]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [40]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[41]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [41]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[41]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[37]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[41]_i_2_n_0 ,\INTERLEAVED.current_address_reg[41]_i_2_n_1 ,\INTERLEAVED.current_address_reg[41]_i_2_n_2 ,\INTERLEAVED.current_address_reg[41]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[41:38]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [41:38]));
  FDRE \INTERLEAVED.current_address_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[42]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [42]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[43]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [43]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[44]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [44]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[45]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [45]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[45]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[41]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[45]_i_2_n_0 ,\INTERLEAVED.current_address_reg[45]_i_2_n_1 ,\INTERLEAVED.current_address_reg[45]_i_2_n_2 ,\INTERLEAVED.current_address_reg[45]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[45:42]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [45:42]));
  FDRE \INTERLEAVED.current_address_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[46]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [46]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[47]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [47]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[48]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [48]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[49]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [49]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[49]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[45]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[49]_i_2_n_0 ,\INTERLEAVED.current_address_reg[49]_i_2_n_1 ,\INTERLEAVED.current_address_reg[49]_i_2_n_2 ,\INTERLEAVED.current_address_reg[49]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[49:46]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [49:46]));
  FDRE \INTERLEAVED.current_address_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[4]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [4]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[50]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [50]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[51]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [51]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[52]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [52]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[53]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [53]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[53]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[49]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[53]_i_2_n_0 ,\INTERLEAVED.current_address_reg[53]_i_2_n_1 ,\INTERLEAVED.current_address_reg[53]_i_2_n_2 ,\INTERLEAVED.current_address_reg[53]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[53:50]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [53:50]));
  FDRE \INTERLEAVED.current_address_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[54]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [54]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[55]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [55]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[56]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [56]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[57]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [57]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[57]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[53]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[57]_i_2_n_0 ,\INTERLEAVED.current_address_reg[57]_i_2_n_1 ,\INTERLEAVED.current_address_reg[57]_i_2_n_2 ,\INTERLEAVED.current_address_reg[57]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[57:54]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [57:54]));
  FDRE \INTERLEAVED.current_address_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[58]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [58]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[59]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [59]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[5]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [5]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[5]_i_2 
       (.CI(1'b0),
        .CO({\INTERLEAVED.current_address_reg[5]_i_2_n_0 ,\INTERLEAVED.current_address_reg[5]_i_2_n_1 ,\INTERLEAVED.current_address_reg[5]_i_2_n_2 ,\INTERLEAVED.current_address_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\INTERLEAVED.current_address_reg[63]_0 [5:3],1'b0}),
        .O(next_address0[5:2]),
        .S({\INTERLEAVED.current_address_reg[5]_0 ,\INTERLEAVED.current_address_reg[63]_0 [2]}));
  FDRE \INTERLEAVED.current_address_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[60]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [60]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[61]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [61]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[61]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[57]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[61]_i_2_n_0 ,\INTERLEAVED.current_address_reg[61]_i_2_n_1 ,\INTERLEAVED.current_address_reg[61]_i_2_n_2 ,\INTERLEAVED.current_address_reg[61]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(next_address0[61:58]),
        .S(\INTERLEAVED.current_address_reg[63]_0 [61:58]));
  FDRE \INTERLEAVED.current_address_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[62]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [62]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[63]_i_2_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [63]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[63]_i_3 
       (.CI(\INTERLEAVED.current_address_reg[61]_i_2_n_0 ),
        .CO({\NLW_INTERLEAVED.current_address_reg[63]_i_3_CO_UNCONNECTED [3:1],\INTERLEAVED.current_address_reg[63]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_INTERLEAVED.current_address_reg[63]_i_3_O_UNCONNECTED [3:2],next_address0[63:62]}),
        .S({1'b0,1'b0,\INTERLEAVED.current_address_reg[63]_0 [63:62]}));
  FDRE \INTERLEAVED.current_address_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[6]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [6]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[7]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [7]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[8]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [8]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.current_address_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.current_address[63]_i_1_n_0 ),
        .D(\INTERLEAVED.current_address[9]_i_1_n_0 ),
        .Q(\INTERLEAVED.current_address_reg[63]_0 [9]),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \INTERLEAVED.current_address_reg[9]_i_2 
       (.CI(\INTERLEAVED.current_address_reg[5]_i_2_n_0 ),
        .CO({\INTERLEAVED.current_address_reg[9]_i_2_n_0 ,\INTERLEAVED.current_address_reg[9]_i_2_n_1 ,\INTERLEAVED.current_address_reg[9]_i_2_n_2 ,\INTERLEAVED.current_address_reg[9]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\INTERLEAVED.current_address_reg[63]_0 [8:6]}),
        .O(next_address0[9:6]),
        .S({\INTERLEAVED.current_address_reg[63]_0 [9],\INTERLEAVED.current_address_reg[9]_0 }));
  LUT6 #(
    .INIT(64'hFF7FFFFF55F55555)) 
    \INTERLEAVED.period_count[0]_i_1 
       (.I0(start_dma_r_reg_0),
        .I1(\INTERLEAVED.current_address_reg[63]_1 ),
        .I2(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I3(start_command_generation),
        .I4(\USE_SINGLE_REG.sig_push_regfifo ),
        .I5(\INTERLEAVED.period_count_reg[0]_0 ),
        .O(\INTERLEAVED.period_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.period_count[1]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[0]_0 ),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .O(\INTERLEAVED.period_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.period_count[2]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .O(\INTERLEAVED.period_count[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \INTERLEAVED.period_count[3]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I1(\INTERLEAVED.period_count_reg[0]_0 ),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .O(\INTERLEAVED.period_count[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \INTERLEAVED.period_count[4]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I3(\INTERLEAVED.period_count_reg[0]_0 ),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .O(\INTERLEAVED.period_count[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \INTERLEAVED.period_count[5]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I5(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .O(\INTERLEAVED.period_count[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \INTERLEAVED.period_count[6]_i_1 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .I1(\INTERLEAVED.period_count[7]_i_5_n_0 ),
        .O(\INTERLEAVED.period_count[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55755555FFFFFFFF)) 
    \INTERLEAVED.period_count[7]_i_1__0 
       (.I0(start_dma_r_reg_0),
        .I1(\INTERLEAVED.current_address_reg[63]_1 ),
        .I2(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I3(start_command_generation),
        .I4(\USE_SINGLE_REG.sig_push_regfifo ),
        .I5(\INTERLEAVED.period_count_reg[5]_0 ),
        .O(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h80008080)) 
    \INTERLEAVED.period_count[7]_i_2 
       (.I0(\INTERLEAVED.byte_count[15]_i_3_n_0 ),
        .I1(\INTERLEAVED.byte_count_reg[0]_0 ),
        .I2(\INTERLEAVED.cmd_valid_reg_0 ),
        .I3(\INTERLEAVED.byte_count_reg[15]_0 ),
        .I4(\INTERLEAVED.byte_count_reg[15]_1 ),
        .O(\INTERLEAVED.period_count[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \INTERLEAVED.period_count[7]_i_3 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [6]),
        .I1(\INTERLEAVED.period_count[7]_i_5_n_0 ),
        .I2(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .O(\INTERLEAVED.period_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \INTERLEAVED.period_count[7]_i_5 
       (.I0(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .I1(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .I2(\INTERLEAVED.period_count_reg[0]_0 ),
        .I3(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .I4(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .I5(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .O(\INTERLEAVED.period_count[7]_i_5_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\INTERLEAVED.period_count[0]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[0]_0 ),
        .R(\INTERLEAVED.current_address_reg[0]_0 ));
  FDRE \INTERLEAVED.period_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[1]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [0]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[2]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [1]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[3]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [2]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[4]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [3]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[5]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [4]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[6]_i_1_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [5]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  FDRE \INTERLEAVED.period_count_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\INTERLEAVED.period_count[7]_i_2_n_0 ),
        .D(\INTERLEAVED.period_count[7]_i_3_n_0 ),
        .Q(\INTERLEAVED.period_count_reg[7]_0 [6]),
        .R(\INTERLEAVED.period_count[7]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry
       (.CI(1'b0),
        .CO({byte_count0_carry_n_0,byte_count0_carry_n_1,byte_count0_carry_n_2,byte_count0_carry_n_3}),
        .CYINIT(1'b0),
        .DI({\INTERLEAVED.byte_count_reg[6]_0 ,1'b0}),
        .O(byte_count0[6:3]),
        .S(\INTERLEAVED.byte_count_reg[6]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__0
       (.CI(byte_count0_carry_n_0),
        .CO({byte_count0_carry__0_n_0,byte_count0_carry__0_n_1,byte_count0_carry__0_n_2,byte_count0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({Q[6],\INTERLEAVED.byte_count_reg[10]_0 }),
        .O(byte_count0[10:7]),
        .S({byte_count0_carry__0_i_4_n_0,\INTERLEAVED.byte_count_reg[10]_1 }));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__0_i_4
       (.I0(Q[6]),
        .I1(byte_count[10]),
        .O(byte_count0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__1
       (.CI(byte_count0_carry__0_n_0),
        .CO({byte_count0_carry__1_n_0,byte_count0_carry__1_n_1,byte_count0_carry__1_n_2,byte_count0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(byte_count[13:10]),
        .O(byte_count0[14:11]),
        .S({byte_count0_carry__1_i_1_n_0,byte_count0_carry__1_i_2_n_0,byte_count0_carry__1_i_3_n_0,byte_count0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_1
       (.I0(byte_count[13]),
        .I1(byte_count[14]),
        .O(byte_count0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_2
       (.I0(byte_count[12]),
        .I1(byte_count[13]),
        .O(byte_count0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_3
       (.I0(byte_count[11]),
        .I1(byte_count[12]),
        .O(byte_count0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__1_i_4
       (.I0(byte_count[10]),
        .I1(byte_count[11]),
        .O(byte_count0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 byte_count0_carry__2
       (.CI(byte_count0_carry__1_n_0),
        .CO(NLW_byte_count0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_byte_count0_carry__2_O_UNCONNECTED[3:1],byte_count0[15]}),
        .S({1'b0,1'b0,1'b0,byte_count0_carry__2_i_1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    byte_count0_carry__2_i_1
       (.I0(byte_count[14]),
        .I1(byte_count[15]),
        .O(byte_count0_carry__2_i_1_n_0));
  FDRE \bytes_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[10]_i_1_n_7 ),
        .Q(bytes_reg[10]),
        .R(\bytes_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[10]_i_1 
       (.CI(\bytes_reg[13]_0 ),
        .CO({\bytes_reg[10]_i_1_n_0 ,\bytes_reg[10]_i_1_n_1 ,\bytes_reg[10]_i_1_n_2 ,\bytes_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bytes_reg[10]_i_1_n_4 ,\bytes_reg[10]_i_1_n_5 ,\bytes_reg[10]_i_1_n_6 ,\bytes_reg[10]_i_1_n_7 }),
        .S(bytes_reg[13:10]));
  FDRE \bytes_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[10]_i_1_n_6 ),
        .Q(bytes_reg[11]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[10]_i_1_n_5 ),
        .Q(bytes_reg[12]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[10]_i_1_n_4 ),
        .Q(bytes_reg[13]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[14]_i_1_n_7 ),
        .Q(bytes_reg[14]),
        .R(\bytes_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[14]_i_1 
       (.CI(\bytes_reg[10]_i_1_n_0 ),
        .CO({\NLW_bytes_reg[14]_i_1_CO_UNCONNECTED [3:1],\bytes_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bytes_reg[14]_i_1_O_UNCONNECTED [3:2],\bytes_reg[14]_i_1_n_6 ,\bytes_reg[14]_i_1_n_7 }),
        .S({1'b0,1'b0,bytes_reg[15:14]}));
  FDRE \bytes_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[14]_i_1_n_6 ),
        .Q(bytes_reg[15]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(O[0]),
        .Q(\bytes_reg[9]_0 [0]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(O[1]),
        .Q(\bytes_reg[9]_0 [1]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(O[2]),
        .Q(\bytes_reg[9]_0 [2]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[9]_1 [0]),
        .Q(\bytes_reg[9]_0 [3]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[9]_1 [1]),
        .Q(\bytes_reg[9]_0 [4]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[9]_1 [2]),
        .Q(\bytes_reg[9]_0 [5]),
        .R(\bytes_reg[3]_0 ));
  FDRE \bytes_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_reg[9]_1 [3]),
        .Q(\bytes_reg[9]_0 [6]),
        .R(\bytes_reg[3]_0 ));
  CARRY4 \bytes_transferred0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\bytes_transferred0_inferred__0/i__carry_n_0 ,\bytes_transferred0_inferred__0/i__carry_n_1 ,\bytes_transferred0_inferred__0/i__carry_n_2 ,\bytes_transferred0_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bytes_transferred0_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S(\bytes_transferred0_inferred__0/i__carry__0_0 ));
  CARRY4 \bytes_transferred0_inferred__0/i__carry__0 
       (.CI(\bytes_transferred0_inferred__0/i__carry_n_0 ),
        .CO({\NLW_bytes_transferred0_inferred__0/i__carry__0_CO_UNCONNECTED [3:2],\CAPTURE_S2MM.period_size_reg[15]_0 ,\bytes_transferred0_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_bytes_transferred0_inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\bytes_transferred_reg[3]_1 }));
  FDRE \bytes_transferred_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[10]_i_1_n_7 ),
        .Q(bytes_transferred_reg[10]),
        .R(\bytes_transferred_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[10]_i_1 
       (.CI(\bytes_transferred_reg[13]_0 ),
        .CO({\bytes_transferred_reg[10]_i_1_n_0 ,\bytes_transferred_reg[10]_i_1_n_1 ,\bytes_transferred_reg[10]_i_1_n_2 ,\bytes_transferred_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\bytes_transferred_reg[10]_i_1_n_4 ,\bytes_transferred_reg[10]_i_1_n_5 ,\bytes_transferred_reg[10]_i_1_n_6 ,\bytes_transferred_reg[10]_i_1_n_7 }),
        .S(bytes_transferred_reg[13:10]));
  FDRE \bytes_transferred_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[10]_i_1_n_6 ),
        .Q(bytes_transferred_reg[11]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[10]_i_1_n_5 ),
        .Q(bytes_transferred_reg[12]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[10]_i_1_n_4 ),
        .Q(bytes_transferred_reg[13]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[14]_i_1_n_7 ),
        .Q(bytes_transferred_reg[14]),
        .R(\bytes_transferred_reg[3]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[14]_i_1 
       (.CI(\bytes_transferred_reg[10]_i_1_n_0 ),
        .CO({\NLW_bytes_transferred_reg[14]_i_1_CO_UNCONNECTED [3:1],\bytes_transferred_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_bytes_transferred_reg[14]_i_1_O_UNCONNECTED [3:2],\bytes_transferred_reg[14]_i_1_n_6 ,\bytes_transferred_reg[14]_i_1_n_7 }),
        .S({1'b0,1'b0,bytes_transferred_reg[15:14]}));
  FDRE \bytes_transferred_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[14]_i_1_n_6 ),
        .Q(bytes_transferred_reg[15]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[5]_0 [0]),
        .Q(\bytes_transferred_reg[9]_0 [0]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[5]_0 [1]),
        .Q(\bytes_transferred_reg[9]_0 [1]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[5]_0 [2]),
        .Q(\bytes_transferred_reg[9]_0 [2]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[9]_1 [0]),
        .Q(\bytes_transferred_reg[9]_0 [3]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[9]_1 [1]),
        .Q(\bytes_transferred_reg[9]_0 [4]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[9]_1 [2]),
        .Q(\bytes_transferred_reg[9]_0 [5]),
        .R(\bytes_transferred_reg[3]_0 ));
  FDRE \bytes_transferred_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\bytes_transferred_reg[9]_1 [3]),
        .Q(\bytes_transferred_reg[9]_0 [6]),
        .R(\bytes_transferred_reg[3]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry__0_i_3
       (.CI(i__carry_i_5__0_n_0),
        .CO({NLW_i__carry__0_i_3_CO_UNCONNECTED[3:1],i__carry__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i__carry__0_i_3_O_UNCONNECTED[3:2],bytes_transferred0[12:11]}),
        .S({1'b0,1'b0,bytes_transferred_reg[15:14]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_5__0
       (.CI(i__carry_i_6__0_n_0),
        .CO({i__carry_i_5__0_n_0,i__carry_i_5__0_n_1,i__carry_i_5__0_n_2,i__carry_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(bytes_transferred0[10:7]),
        .S(bytes_transferred_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_6__0
       (.CI(i__carry_i_7__0_n_0),
        .CO({i__carry_i_6__0_n_0,i__carry_i_6__0_n_1,i__carry_i_6__0_n_2,i__carry_i_6__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_transferred_reg[9]_0 [5:3]}),
        .O(bytes_transferred0[6:3]),
        .S({\bytes_transferred_reg[9]_0 [6],i__carry_i_2__0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 i__carry_i_7__0
       (.CI(1'b0),
        .CO({i__carry_i_7__0_n_0,i__carry_i_7__0_n_1,i__carry_i_7__0_n_2,i__carry_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({\bytes_transferred_reg[9]_0 [2:0],1'b0}),
        .O({bytes_transferred0[2:0],NLW_i__carry_i_7__0_O_UNCONNECTED[0]}),
        .S({i__carry_i_3__0,1'b0}));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[10]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(dma_transfer_count[10]),
        .I4(\oAxi_RData_reg[10] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_4 ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[11]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(dma_transfer_count[11]),
        .I4(\oAxi_RData_reg[11] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_5 ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[3]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(\transfer_count_read_reg[24]_0 [0]),
        .I4(\oAxi_RData_reg[3]_1 ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4] ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[4]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(\transfer_count_read_reg[24]_0 [1]),
        .I4(\oAxi_RData_reg[4] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[6]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(\transfer_count_read_reg[24]_0 [3]),
        .I4(\oAxi_RData_reg[6] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[7]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(\transfer_count_read_reg[24]_0 [4]),
        .I4(\oAxi_RData_reg[7] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h111111111111F1FF)) 
    \oAxi_RData[9]_i_3 
       (.I0(\oAxi_RData_reg[3] [0]),
        .I1(\oAxi_RData_reg[3] [1]),
        .I2(\oAxi_RData_reg[3]_0 ),
        .I3(\transfer_count_read_reg[24]_0 [6]),
        .I4(\oAxi_RData_reg[9] ),
        .I5(\oAxi_RData_reg[3] [2]),
        .O(\rReadAddr_reg[4]_3 ));
  FDRE period_interrupt_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(period_interrupt_reg_0),
        .Q(ioc_irq_pulse),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \periods[0]_i_1 
       (.I0(periods_reg[0]),
        .O(p_0_in__0_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \periods[1]_i_1 
       (.I0(periods_reg[0]),
        .I1(periods_reg[1]),
        .O(p_0_in__0_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \periods[2]_i_1 
       (.I0(periods_reg[2]),
        .I1(periods_reg[1]),
        .I2(periods_reg[0]),
        .O(p_0_in__0_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \periods[3]_i_1 
       (.I0(\periods_reg[7]_0 [0]),
        .I1(periods_reg[0]),
        .I2(periods_reg[1]),
        .I3(periods_reg[2]),
        .O(p_0_in__0_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \periods[4]_i_1 
       (.I0(\periods_reg[7]_0 [1]),
        .I1(periods_reg[2]),
        .I2(periods_reg[1]),
        .I3(periods_reg[0]),
        .I4(\periods_reg[7]_0 [0]),
        .O(p_0_in__0_0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \periods[5]_i_1 
       (.I0(\periods_reg[7]_0 [2]),
        .I1(\periods_reg[7]_0 [0]),
        .I2(periods_reg[0]),
        .I3(periods_reg[1]),
        .I4(periods_reg[2]),
        .I5(\periods_reg[7]_0 [1]),
        .O(p_0_in__0_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \periods[6]_i_1 
       (.I0(\periods_reg[7]_0 [3]),
        .I1(\periods[7]_i_7_n_0 ),
        .O(p_0_in__0_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \periods[7]_i_3 
       (.I0(\periods_reg[7]_0 [4]),
        .I1(\periods[7]_i_7_n_0 ),
        .I2(\periods_reg[7]_0 [3]),
        .O(p_0_in__0_0[7]));
  LUT6 #(
    .INIT(64'hBFFDEFF7F7BFFDEF)) 
    \periods[7]_i_6 
       (.I0(periods_reg[0]),
        .I1(periods_reg[2]),
        .I2(\periods_reg[7]_3 [0]),
        .I3(\periods_reg[7]_3 [1]),
        .I4(\periods_reg[7]_3 [2]),
        .I5(periods_reg[1]),
        .O(\periods_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \periods[7]_i_7 
       (.I0(\periods_reg[7]_0 [2]),
        .I1(\periods_reg[7]_0 [0]),
        .I2(periods_reg[0]),
        .I3(periods_reg[1]),
        .I4(periods_reg[2]),
        .I5(\periods_reg[7]_0 [1]),
        .O(\periods[7]_i_7_n_0 ));
  FDRE \periods_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[0]),
        .Q(periods_reg[0]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[1]),
        .Q(periods_reg[1]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[2]),
        .Q(periods_reg[2]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[3]),
        .Q(\periods_reg[7]_0 [0]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[4]),
        .Q(\periods_reg[7]_0 [1]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[5]),
        .Q(\periods_reg[7]_0 [2]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[6]),
        .Q(\periods_reg[7]_0 [3]),
        .R(\periods_reg[7]_1 ));
  FDRE \periods_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\periods_reg[0]_1 ),
        .D(p_0_in__0_0[7]),
        .Q(\periods_reg[7]_0 [4]),
        .R(\periods_reg[7]_1 ));
  FDRE start_dma_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(start_dma_r_reg_1),
        .Q(start_dma_r_reg_0),
        .R(1'b0));
  CARRY4 transfer_count_read1_carry
       (.CI(1'b0),
        .CO({transfer_count_read1_carry_n_0,transfer_count_read1_carry_n_1,transfer_count_read1_carry_n_2,transfer_count_read1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_transfer_count_read1_carry_O_UNCONNECTED[3:0]),
        .S(transfer_count_read1_carry__0_0));
  CARRY4 transfer_count_read1_carry__0
       (.CI(transfer_count_read1_carry_n_0),
        .CO({NLW_transfer_count_read1_carry__0_CO_UNCONNECTED[3:2],\CAPTURE_S2MM.period_size_reg[15] ,transfer_count_read1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_transfer_count_read1_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\periods_reg[7]_2 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry__0_i_3
       (.CI(transfer_count_read1_carry_i_5_n_0),
        .CO({NLW_transfer_count_read1_carry__0_i_3_CO_UNCONNECTED[3:1],transfer_count_read1_carry__0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_transfer_count_read1_carry__0_i_3_O_UNCONNECTED[3:2],transfer_count_read2[12:11]}),
        .S({1'b0,1'b0,bytes_reg[15:14]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_5
       (.CI(transfer_count_read1_carry_i_6_n_0),
        .CO({transfer_count_read1_carry_i_5_n_0,transfer_count_read1_carry_i_5_n_1,transfer_count_read1_carry_i_5_n_2,transfer_count_read1_carry_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(transfer_count_read2[10:7]),
        .S(bytes_reg[13:10]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_6
       (.CI(transfer_count_read1_carry_i_7_n_0),
        .CO({transfer_count_read1_carry_i_6_n_0,transfer_count_read1_carry_i_6_n_1,transfer_count_read1_carry_i_6_n_2,transfer_count_read1_carry_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_reg[9]_0 [5:3]}),
        .O(transfer_count_read2[6:3]),
        .S({\bytes_reg[9]_0 [6],transfer_count_read1_carry_i_2}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 transfer_count_read1_carry_i_7
       (.CI(1'b0),
        .CO({transfer_count_read1_carry_i_7_n_0,transfer_count_read1_carry_i_7_n_1,transfer_count_read1_carry_i_7_n_2,transfer_count_read1_carry_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({\bytes_reg[9]_0 [2:0],1'b0}),
        .O({transfer_count_read2[2:0],NLW_transfer_count_read1_carry_i_7_O_UNCONNECTED[0]}),
        .S({transfer_count_read1_carry_i_3,1'b0}));
  FDRE \transfer_count_read_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[10]_i_1_n_7 ),
        .Q(dma_transfer_count[10]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[10]_i_1 
       (.CI(\transfer_count_read_reg[13]_0 ),
        .CO({\transfer_count_read_reg[10]_i_1_n_0 ,\transfer_count_read_reg[10]_i_1_n_1 ,\transfer_count_read_reg[10]_i_1_n_2 ,\transfer_count_read_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[10]_i_1_n_4 ,\transfer_count_read_reg[10]_i_1_n_5 ,\transfer_count_read_reg[10]_i_1_n_6 ,\transfer_count_read_reg[10]_i_1_n_7 }),
        .S({\transfer_count_read_reg[24]_0 [8:7],dma_transfer_count}));
  FDRE \transfer_count_read_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[10]_i_1_n_6 ),
        .Q(dma_transfer_count[11]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[10]_i_1_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [7]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[10]_i_1_n_4 ),
        .Q(\transfer_count_read_reg[24]_0 [8]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[14]_i_1_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [9]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[14]_i_1 
       (.CI(\transfer_count_read_reg[10]_i_1_n_0 ),
        .CO({\transfer_count_read_reg[14]_i_1_n_0 ,\transfer_count_read_reg[14]_i_1_n_1 ,\transfer_count_read_reg[14]_i_1_n_2 ,\transfer_count_read_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[14]_i_1_n_4 ,\transfer_count_read_reg[14]_i_1_n_5 ,\transfer_count_read_reg[14]_i_1_n_6 ,\transfer_count_read_reg[14]_i_1_n_7 }),
        .S(\transfer_count_read_reg[24]_0 [12:9]));
  FDRE \transfer_count_read_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[14]_i_1_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [10]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[14]_i_1_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [11]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[14]_i_1_n_4 ),
        .Q(\transfer_count_read_reg[24]_0 [12]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[18]_i_1_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [13]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[18]_i_1 
       (.CI(\transfer_count_read_reg[14]_i_1_n_0 ),
        .CO({\transfer_count_read_reg[18]_i_1_n_0 ,\transfer_count_read_reg[18]_i_1_n_1 ,\transfer_count_read_reg[18]_i_1_n_2 ,\transfer_count_read_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\transfer_count_read_reg[18]_i_1_n_4 ,\transfer_count_read_reg[18]_i_1_n_5 ,\transfer_count_read_reg[18]_i_1_n_6 ,\transfer_count_read_reg[18]_i_1_n_7 }),
        .S(\transfer_count_read_reg[24]_0 [16:13]));
  FDRE \transfer_count_read_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[18]_i_1_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [14]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[18]_i_1_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [15]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[18]_i_1_n_4 ),
        .Q(\transfer_count_read_reg[24]_0 [16]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[22]_i_1_n_7 ),
        .Q(\transfer_count_read_reg[24]_0 [17]),
        .R(\periods_reg[7]_1 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[22]_i_1 
       (.CI(\transfer_count_read_reg[18]_i_1_n_0 ),
        .CO({\NLW_transfer_count_read_reg[22]_i_1_CO_UNCONNECTED [3:2],\transfer_count_read_reg[22]_i_1_n_2 ,\transfer_count_read_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_transfer_count_read_reg[22]_i_1_O_UNCONNECTED [3],\transfer_count_read_reg[22]_i_1_n_5 ,\transfer_count_read_reg[22]_i_1_n_6 ,\transfer_count_read_reg[22]_i_1_n_7 }),
        .S({1'b0,\transfer_count_read_reg[24]_0 [19:17]}));
  FDRE \transfer_count_read_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[22]_i_1_n_6 ),
        .Q(\transfer_count_read_reg[24]_0 [18]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[22]_i_1_n_5 ),
        .Q(\transfer_count_read_reg[24]_0 [19]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[5]_0 [0]),
        .Q(\transfer_count_read_reg[24]_0 [0]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[5]_0 [1]),
        .Q(\transfer_count_read_reg[24]_0 [1]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[5]_0 [2]),
        .Q(\transfer_count_read_reg[24]_0 [2]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[9]_0 [0]),
        .Q(\transfer_count_read_reg[24]_0 [3]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[9]_0 [1]),
        .Q(\transfer_count_read_reg[24]_0 [4]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[9]_0 [2]),
        .Q(\transfer_count_read_reg[24]_0 [5]),
        .R(\periods_reg[7]_1 ));
  FDRE \transfer_count_read_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\bytes_reg[3]_1 ),
        .D(\transfer_count_read_reg[9]_0 [3]),
        .Q(\transfer_count_read_reg[24]_0 [6]),
        .R(\periods_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm_registers" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_registers
   (soft_reset_lite,
    s_axi_lite_aresetn_0,
    s_axi_lite_bvalid_s2mm,
    run_stop_reg_0,
    s_axi_lite_wready,
    start_halt0,
    halted0,
    run_stop_reg_1,
    D,
    \buffer_address_reg[63]_0 ,
    \timeout_counter_reg[31]_0 ,
    \rReadAddr_reg[3] ,
    \rReadAddr_reg[3]_0 ,
    \transfer_count_read_reg[5] ,
    \rReadAddr_reg[3]_1 ,
    \rReadAddr_reg[3]_2 ,
    \rReadAddr_reg[4] ,
    \rReadAddr_reg[3]_3 ,
    \rReadAddr_reg[3]_4 ,
    \rReadAddr_reg[3]_5 ,
    \rReadAddr_reg[4]_0 ,
    \rReadAddr_reg[4]_1 ,
    \transfer_count_read_reg[14] ,
    \rReadAddr_reg[8] ,
    \transfer_count_read_reg[20] ,
    \transfer_count_read_reg[22] ,
    data3,
    \rReadAddr_reg[4]_2 ,
    \period_size_reg[2]_0 ,
    \timeout_counter_reg[30]_0 ,
    \timeout_counter_reg[31]_1 ,
    irq_s2mm,
    s_axi_lite_awready,
    s_axi_lite_bresp,
    \rReadAddr_reg[2] ,
    \no_of_valid_channels_reg[3]_0 ,
    \rReadAddr_reg[2]_0 ,
    \pcm_data_width_reg[2]_0 ,
    run_stop_reg_2,
    oAxi_BValid_reg_0,
    \rReadAddr_reg[2]_1 ,
    \size_per_channel_reg[15]_0 ,
    ioc_irq_en_reg_0,
    s_axi_lite_wdata,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    \BOTH_ENABLED.transaction_s2mm ,
    \BOTH_ENABLED.transaction_mm2s ,
    s_axi_lite_wready_mm2s,
    s_axi_lite_wvalid,
    soft_reset_lite_r,
    start_dma_lite_r,
    halt_complete_dm,
    start_dma,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    \oAxi_RData_reg[0] ,
    \oAxi_RData_reg[19] ,
    Q,
    \oAxi_RData_reg[21] ,
    \oAxi_RData_reg[18] ,
    \oAxi_RData_reg[17] ,
    \oAxi_RData_reg[16] ,
    \oAxi_RData_reg[16]_0 ,
    \oAxi_RData_reg[21]_0 ,
    \oAxi_RData_reg[21]_1 ,
    \oAxi_RData_reg[9] ,
    \oAxi_RData_reg[25] ,
    \oAxi_RData_reg[29] ,
    \oAxi_RData_reg[29]_0 ,
    \oAxi_RData_reg[29]_1 ,
    \oAxi_RData_reg[26] ,
    \oAxi_RData_reg[2] ,
    \oAxi_RData_reg[27] ,
    \oAxi_RData_reg[28] ,
    \oAxi_RData_reg[29]_2 ,
    \oAxi_RData_reg[9]_0 ,
    \oAxi_RData_reg[1] ,
    \oAxi_RData_reg[0]_0 ,
    \oAxi_RData_reg[0]_1 ,
    \oAxi_RData_reg[9]_1 ,
    \oAxi_RData_reg[9]_2 ,
    \oAxi_RData_reg[9]_3 ,
    \oAxi_RData_reg[1]_0 ,
    \oAxi_RData_reg[0]_2 ,
    \oAxi_RData_reg[15] ,
    \oAxi_RData[24]_i_2 ,
    \oAxi_RData_reg[15]_0 ,
    \oAxi_RData_reg[14] ,
    \oAxi_RData_reg[15]_1 ,
    s_axi_lite_awready_mm2s,
    s_axi_lite_bresp_mm2s,
    halted,
    ioc_irq_pulse,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    s_axi_lite_bready,
    s_axi_lite_bvalid_mm2s,
    \oAxi_RData_reg[9]_4 ,
    s2mm_status,
    s2mm_status_valid,
    timeout_err);
  output soft_reset_lite;
  output s_axi_lite_aresetn_0;
  output s_axi_lite_bvalid_s2mm;
  output run_stop_reg_0;
  output s_axi_lite_wready;
  output start_halt0;
  output halted0;
  output [0:0]run_stop_reg_1;
  output [12:0]D;
  output [63:0]\buffer_address_reg[63]_0 ;
  output [31:0]\timeout_counter_reg[31]_0 ;
  output \rReadAddr_reg[3] ;
  output \rReadAddr_reg[3]_0 ;
  output \transfer_count_read_reg[5] ;
  output \rReadAddr_reg[3]_1 ;
  output \rReadAddr_reg[3]_2 ;
  output \rReadAddr_reg[4] ;
  output \rReadAddr_reg[3]_3 ;
  output \rReadAddr_reg[3]_4 ;
  output \rReadAddr_reg[3]_5 ;
  output \rReadAddr_reg[4]_0 ;
  output \rReadAddr_reg[4]_1 ;
  output \transfer_count_read_reg[14] ;
  output \rReadAddr_reg[8] ;
  output \transfer_count_read_reg[20] ;
  output \transfer_count_read_reg[22] ;
  output [23:0]data3;
  output \rReadAddr_reg[4]_2 ;
  output \period_size_reg[2]_0 ;
  output \timeout_counter_reg[30]_0 ;
  output \timeout_counter_reg[31]_1 ;
  output irq_s2mm;
  output s_axi_lite_awready;
  output [0:0]s_axi_lite_bresp;
  output \rReadAddr_reg[2] ;
  output [3:0]\no_of_valid_channels_reg[3]_0 ;
  output \rReadAddr_reg[2]_0 ;
  output [2:0]\pcm_data_width_reg[2]_0 ;
  output run_stop_reg_2;
  output oAxi_BValid_reg_0;
  output \rReadAddr_reg[2]_1 ;
  output [12:0]\size_per_channel_reg[15]_0 ;
  input ioc_irq_en_reg_0;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  input \BOTH_ENABLED.transaction_s2mm ;
  input \BOTH_ENABLED.transaction_mm2s ;
  input s_axi_lite_wready_mm2s;
  input s_axi_lite_wvalid;
  input soft_reset_lite_r;
  input start_dma_lite_r;
  input halt_complete_dm;
  input start_dma;
  input s_axi_lite_awvalid;
  input [11:0]s_axi_lite_awaddr;
  input \oAxi_RData_reg[0] ;
  input \oAxi_RData_reg[19] ;
  input [4:0]Q;
  input \oAxi_RData_reg[21] ;
  input \oAxi_RData_reg[18] ;
  input \oAxi_RData_reg[17] ;
  input \oAxi_RData_reg[16] ;
  input \oAxi_RData_reg[16]_0 ;
  input \oAxi_RData_reg[21]_0 ;
  input \oAxi_RData_reg[21]_1 ;
  input \oAxi_RData_reg[9] ;
  input \oAxi_RData_reg[25] ;
  input \oAxi_RData_reg[29] ;
  input \oAxi_RData_reg[29]_0 ;
  input \oAxi_RData_reg[29]_1 ;
  input \oAxi_RData_reg[26] ;
  input \oAxi_RData_reg[2] ;
  input \oAxi_RData_reg[27] ;
  input \oAxi_RData_reg[28] ;
  input \oAxi_RData_reg[29]_2 ;
  input \oAxi_RData_reg[9]_0 ;
  input \oAxi_RData_reg[1] ;
  input \oAxi_RData_reg[0]_0 ;
  input \oAxi_RData_reg[0]_1 ;
  input \oAxi_RData_reg[9]_1 ;
  input \oAxi_RData_reg[9]_2 ;
  input \oAxi_RData_reg[9]_3 ;
  input \oAxi_RData_reg[1]_0 ;
  input \oAxi_RData_reg[0]_2 ;
  input \oAxi_RData_reg[15] ;
  input [14:0]\oAxi_RData[24]_i_2 ;
  input \oAxi_RData_reg[15]_0 ;
  input \oAxi_RData_reg[14] ;
  input \oAxi_RData_reg[15]_1 ;
  input s_axi_lite_awready_mm2s;
  input [0:0]s_axi_lite_bresp_mm2s;
  input halted;
  input ioc_irq_pulse;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input s_axi_lite_bready;
  input s_axi_lite_bvalid_mm2s;
  input \oAxi_RData_reg[9]_4 ;
  input [1:0]s2mm_status;
  input s2mm_status_valid;
  input timeout_err;

  wire \BOTH_ENABLED.transaction_mm2s ;
  wire \BOTH_ENABLED.transaction_s2mm ;
  wire [12:0]D;
  wire \FSM_sequential_stmWrite[0]_i_1_n_0 ;
  wire \FSM_sequential_stmWrite[1]_i_1_n_0 ;
  wire \FSM_sequential_stmWrite[1]_i_2_n_0 ;
  wire [4:0]Q;
  wire \buffer_address[31]_i_1_n_0 ;
  wire \buffer_address[63]_i_1_n_0 ;
  wire \buffer_address[63]_i_2_n_0 ;
  wire [63:0]\buffer_address_reg[63]_0 ;
  wire clear_ioc_irq_i_1_n_0;
  wire clear_ioc_irq_i_2_n_0;
  wire clear_ioc_irq_i_3_n_0;
  wire clear_ioc_irq_reg_n_0;
  wire [14:12]ctrl_reg;
  wire [23:0]data3;
  wire dest_arst;
  wire halt_complete_dm;
  wire halted;
  wire halted0;
  wire ioc_irq;
  wire ioc_irq_en;
  wire ioc_irq_en_reg_0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_pulse;
  wire irq_s2mm;
  wire \no_of_periods[7]_i_1_n_0 ;
  wire \no_of_periods[7]_i_2_n_0 ;
  wire [3:0]\no_of_valid_channels_reg[3]_0 ;
  wire oAxi_AWReady_i_1_n_0;
  wire oAxi_BResp0;
  wire \oAxi_BResp[1]_i_2_n_0 ;
  wire \oAxi_BResp[1]_i_3_n_0 ;
  wire \oAxi_BResp[1]_i_4_n_0 ;
  wire \oAxi_BResp[1]_i_5_n_0 ;
  wire oAxi_BValid_i_1_n_0;
  wire oAxi_BValid_reg_0;
  wire \oAxi_RData[0]_i_2_n_0 ;
  wire \oAxi_RData[0]_i_3_n_0 ;
  wire \oAxi_RData[0]_i_5_n_0 ;
  wire \oAxi_RData[10]_i_10_n_0 ;
  wire \oAxi_RData[11]_i_10_n_0 ;
  wire \oAxi_RData[12]_i_8_n_0 ;
  wire \oAxi_RData[12]_i_9_n_0 ;
  wire \oAxi_RData[13]_i_10_n_0 ;
  wire \oAxi_RData[13]_i_9_n_0 ;
  wire \oAxi_RData[14]_i_5_n_0 ;
  wire \oAxi_RData[14]_i_6_n_0 ;
  wire \oAxi_RData[15]_i_10_n_0 ;
  wire \oAxi_RData[15]_i_15_n_0 ;
  wire \oAxi_RData[16]_i_2_n_0 ;
  wire \oAxi_RData[16]_i_3_n_0 ;
  wire \oAxi_RData[17]_i_3_n_0 ;
  wire \oAxi_RData[17]_i_4_n_0 ;
  wire \oAxi_RData[18]_i_3_n_0 ;
  wire \oAxi_RData[18]_i_4_n_0 ;
  wire \oAxi_RData[19]_i_3_n_0 ;
  wire \oAxi_RData[19]_i_4_n_0 ;
  wire \oAxi_RData[1]_i_2_n_0 ;
  wire \oAxi_RData[1]_i_3_n_0 ;
  wire \oAxi_RData[1]_i_4_n_0 ;
  wire \oAxi_RData[21]_i_2_n_0 ;
  wire \oAxi_RData[21]_i_3_n_0 ;
  wire \oAxi_RData[23]_i_8_n_0 ;
  wire \oAxi_RData[23]_i_9_n_0 ;
  wire [14:0]\oAxi_RData[24]_i_2 ;
  wire \oAxi_RData[24]_i_9_n_0 ;
  wire \oAxi_RData[25]_i_3_n_0 ;
  wire \oAxi_RData[25]_i_4_n_0 ;
  wire \oAxi_RData[26]_i_2_n_0 ;
  wire \oAxi_RData[27]_i_2_n_0 ;
  wire \oAxi_RData[28]_i_2_n_0 ;
  wire \oAxi_RData[29]_i_3_n_0 ;
  wire \oAxi_RData[2]_i_5_n_0 ;
  wire \oAxi_RData[30]_i_7_n_0 ;
  wire \oAxi_RData[30]_i_8_n_0 ;
  wire \oAxi_RData[31]_i_11_n_0 ;
  wire \oAxi_RData[3]_i_10_n_0 ;
  wire \oAxi_RData[4]_i_10_n_0 ;
  wire \oAxi_RData[5]_i_10_n_0 ;
  wire \oAxi_RData[5]_i_9_n_0 ;
  wire \oAxi_RData[6]_i_10_n_0 ;
  wire \oAxi_RData[7]_i_10_n_0 ;
  wire \oAxi_RData[8]_i_10_n_0 ;
  wire \oAxi_RData[8]_i_9_n_0 ;
  wire \oAxi_RData[9]_i_10_n_0 ;
  wire \oAxi_RData[9]_i_2_n_0 ;
  wire \oAxi_RData_reg[0] ;
  wire \oAxi_RData_reg[0]_0 ;
  wire \oAxi_RData_reg[0]_1 ;
  wire \oAxi_RData_reg[0]_2 ;
  wire \oAxi_RData_reg[14] ;
  wire \oAxi_RData_reg[15] ;
  wire \oAxi_RData_reg[15]_0 ;
  wire \oAxi_RData_reg[15]_1 ;
  wire \oAxi_RData_reg[16] ;
  wire \oAxi_RData_reg[16]_0 ;
  wire \oAxi_RData_reg[17] ;
  wire \oAxi_RData_reg[18] ;
  wire \oAxi_RData_reg[19] ;
  wire \oAxi_RData_reg[1] ;
  wire \oAxi_RData_reg[1]_0 ;
  wire \oAxi_RData_reg[21] ;
  wire \oAxi_RData_reg[21]_0 ;
  wire \oAxi_RData_reg[21]_1 ;
  wire \oAxi_RData_reg[25] ;
  wire \oAxi_RData_reg[26] ;
  wire \oAxi_RData_reg[27] ;
  wire \oAxi_RData_reg[28] ;
  wire \oAxi_RData_reg[29] ;
  wire \oAxi_RData_reg[29]_0 ;
  wire \oAxi_RData_reg[29]_1 ;
  wire \oAxi_RData_reg[29]_2 ;
  wire \oAxi_RData_reg[2] ;
  wire \oAxi_RData_reg[9] ;
  wire \oAxi_RData_reg[9]_0 ;
  wire \oAxi_RData_reg[9]_1 ;
  wire \oAxi_RData_reg[9]_2 ;
  wire \oAxi_RData_reg[9]_3 ;
  wire \oAxi_RData_reg[9]_4 ;
  wire oAxi_WReady_i_1_n_0;
  wire p_0_in0;
  wire [2:0]\pcm_data_width_reg[2]_0 ;
  wire \period_size_reg[2]_0 ;
  wire \rReadAddr_reg[2] ;
  wire \rReadAddr_reg[2]_0 ;
  wire \rReadAddr_reg[2]_1 ;
  wire \rReadAddr_reg[3] ;
  wire \rReadAddr_reg[3]_0 ;
  wire \rReadAddr_reg[3]_1 ;
  wire \rReadAddr_reg[3]_2 ;
  wire \rReadAddr_reg[3]_3 ;
  wire \rReadAddr_reg[3]_4 ;
  wire \rReadAddr_reg[3]_5 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[4]_2 ;
  wire \rReadAddr_reg[8] ;
  wire rWriteAddr;
  wire \rWriteAddr_reg_n_0_[0] ;
  wire \rWriteAddr_reg_n_0_[10] ;
  wire \rWriteAddr_reg_n_0_[11] ;
  wire \rWriteAddr_reg_n_0_[1] ;
  wire \rWriteAddr_reg_n_0_[2] ;
  wire \rWriteAddr_reg_n_0_[3] ;
  wire \rWriteAddr_reg_n_0_[4] ;
  wire \rWriteAddr_reg_n_0_[5] ;
  wire \rWriteAddr_reg_n_0_[6] ;
  wire \rWriteAddr_reg_n_0_[8] ;
  wire \rWriteAddr_reg_n_0_[9] ;
  wire run_stop_i_2_n_0;
  wire run_stop_i_3_n_0;
  wire run_stop_reg_0;
  wire [0:0]run_stop_reg_1;
  wire run_stop_reg_2;
  wire s2mm_decode_error;
  wire s2mm_decode_error_i_1_n_0;
  wire s2mm_slave_error;
  wire s2mm_slave_error_i_1_n_0;
  wire [1:0]s2mm_status;
  wire s2mm_status_valid;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_aresetn_0;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awready_mm2s;
  wire s_axi_lite_awready_s2mm;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [0:0]s_axi_lite_bresp;
  wire [0:0]s_axi_lite_bresp_mm2s;
  wire [1:1]s_axi_lite_bresp_s2mm;
  wire s_axi_lite_bvalid_mm2s;
  wire s_axi_lite_bvalid_s2mm;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wready_mm2s;
  wire s_axi_lite_wready_s2mm;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aresetn;
  wire [9:0]size_per_channel;
  wire \size_per_channel[15]_i_1_n_0 ;
  wire [12:0]\size_per_channel_reg[15]_0 ;
  wire soft_reset_core;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire start_dma;
  wire start_dma_lite;
  wire start_dma_lite_r;
  wire start_halt0;
  wire [1:0]stmWrite;
  wire \timeout_counter[31]_i_1_n_0 ;
  wire \timeout_counter_reg[30]_0 ;
  wire [31:0]\timeout_counter_reg[31]_0 ;
  wire \timeout_counter_reg[31]_1 ;
  wire timeout_err;
  wire timeout_err_0;
  wire timeout_err_i_1_n_0;
  wire timeout_irq_en;
  wire \transfer_count_read_reg[14] ;
  wire \transfer_count_read_reg[20] ;
  wire \transfer_count_read_reg[22] ;
  wire \transfer_count_read_reg[5] ;

  LUT6 #(
    .INIT(64'h04CCFFFF04CC44CC)) 
    \BOTH_ENABLED.transaction_s2mm_i_1 
       (.I0(s_axi_lite_bvalid_s2mm),
        .I1(\BOTH_ENABLED.transaction_s2mm ),
        .I2(s_axi_lite_bvalid_mm2s),
        .I3(s_axi_lite_bready),
        .I4(\BOTH_ENABLED.transaction_mm2s ),
        .I5(\FSM_sequential_stmWrite[1]_i_2_n_0 ),
        .O(oAxi_BValid_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \CAPTURE_S2MM.no_of_valid_channels[3]_i_1 
       (.I0(start_dma_lite),
        .I1(start_dma),
        .O(run_stop_reg_1));
  LUT6 #(
    .INIT(64'h44FF77FFF333F333)) 
    \FSM_sequential_stmWrite[0]_i_1 
       (.I0(s_axi_lite_bready),
        .I1(stmWrite[1]),
        .I2(s_axi_lite_wvalid),
        .I3(\BOTH_ENABLED.transaction_s2mm ),
        .I4(\FSM_sequential_stmWrite[1]_i_2_n_0 ),
        .I5(stmWrite[0]),
        .O(\FSM_sequential_stmWrite[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h38F0F8F0)) 
    \FSM_sequential_stmWrite[1]_i_1 
       (.I0(\FSM_sequential_stmWrite[1]_i_2_n_0 ),
        .I1(\BOTH_ENABLED.transaction_s2mm ),
        .I2(stmWrite[1]),
        .I3(stmWrite[0]),
        .I4(s_axi_lite_bready),
        .O(\FSM_sequential_stmWrite[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_stmWrite[1]_i_2 
       (.I0(s_axi_lite_awvalid),
        .I1(s_axi_lite_awaddr[8]),
        .O(\FSM_sequential_stmWrite[1]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11," *) 
  FDRE \FSM_sequential_stmWrite_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmWrite[0]_i_1_n_0 ),
        .Q(stmWrite[0]),
        .R(s_axi_lite_aresetn_0));
  (* FSM_ENCODED_STATES = "sWriteReset:00,sWriteAddr:01,sWriteData:10,sWriteResp:11," *) 
  FDRE \FSM_sequential_stmWrite_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_stmWrite[1]_i_1_n_0 ),
        .Q(stmWrite[1]),
        .R(s_axi_lite_aresetn_0));
  LUT5 #(
    .INIT(32'h00000200)) 
    \buffer_address[31]_i_1 
       (.I0(\buffer_address[63]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[3] ),
        .I2(\rWriteAddr_reg_n_0_[4] ),
        .I3(oAxi_BResp0),
        .I4(\rWriteAddr_reg_n_0_[2] ),
        .O(\buffer_address[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00080000)) 
    \buffer_address[63]_i_1 
       (.I0(\buffer_address[63]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[2] ),
        .I2(\rWriteAddr_reg_n_0_[3] ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .I4(oAxi_BResp0),
        .O(\buffer_address[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \buffer_address[63]_i_2 
       (.I0(run_stop_i_2_n_0),
        .I1(\rWriteAddr_reg_n_0_[5] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .I3(\rWriteAddr_reg_n_0_[1] ),
        .I4(\rWriteAddr_reg_n_0_[0] ),
        .O(\buffer_address[63]_i_2_n_0 ));
  FDRE \buffer_address_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\buffer_address_reg[63]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\buffer_address_reg[63]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\buffer_address_reg[63]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\buffer_address_reg[63]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\buffer_address_reg[63]_0 [13]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\buffer_address_reg[63]_0 [14]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\buffer_address_reg[63]_0 [15]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\buffer_address_reg[63]_0 [16]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\buffer_address_reg[63]_0 [17]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\buffer_address_reg[63]_0 [18]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\buffer_address_reg[63]_0 [19]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\buffer_address_reg[63]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\buffer_address_reg[63]_0 [20]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\buffer_address_reg[63]_0 [21]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\buffer_address_reg[63]_0 [22]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\buffer_address_reg[63]_0 [23]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\buffer_address_reg[63]_0 [24]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\buffer_address_reg[63]_0 [25]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\buffer_address_reg[63]_0 [26]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\buffer_address_reg[63]_0 [27]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\buffer_address_reg[63]_0 [28]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\buffer_address_reg[63]_0 [29]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\buffer_address_reg[63]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\buffer_address_reg[63]_0 [30]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\buffer_address_reg[63]_0 [31]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[32] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\buffer_address_reg[63]_0 [32]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[33] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\buffer_address_reg[63]_0 [33]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[34] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\buffer_address_reg[63]_0 [34]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[35] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\buffer_address_reg[63]_0 [35]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[36] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\buffer_address_reg[63]_0 [36]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[37] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\buffer_address_reg[63]_0 [37]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[38] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\buffer_address_reg[63]_0 [38]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[39] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\buffer_address_reg[63]_0 [39]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\buffer_address_reg[63]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[40] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\buffer_address_reg[63]_0 [40]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[41] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\buffer_address_reg[63]_0 [41]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[42] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\buffer_address_reg[63]_0 [42]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[43] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\buffer_address_reg[63]_0 [43]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[44] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\buffer_address_reg[63]_0 [44]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[45] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\buffer_address_reg[63]_0 [45]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[46] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\buffer_address_reg[63]_0 [46]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[47] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\buffer_address_reg[63]_0 [47]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[48] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\buffer_address_reg[63]_0 [48]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[49] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\buffer_address_reg[63]_0 [49]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\buffer_address_reg[63]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[50] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\buffer_address_reg[63]_0 [50]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[51] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\buffer_address_reg[63]_0 [51]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[52] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\buffer_address_reg[63]_0 [52]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[53] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\buffer_address_reg[63]_0 [53]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[54] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\buffer_address_reg[63]_0 [54]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[55] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\buffer_address_reg[63]_0 [55]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[56] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\buffer_address_reg[63]_0 [56]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[57] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\buffer_address_reg[63]_0 [57]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[58] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\buffer_address_reg[63]_0 [58]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[59] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\buffer_address_reg[63]_0 [59]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\buffer_address_reg[63]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[60] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\buffer_address_reg[63]_0 [60]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[61] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\buffer_address_reg[63]_0 [61]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[62] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\buffer_address_reg[63]_0 [62]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[63] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[63]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\buffer_address_reg[63]_0 [63]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\buffer_address_reg[63]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\buffer_address_reg[63]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\buffer_address_reg[63]_0 [8]),
        .R(ioc_irq_en_reg_0));
  FDRE \buffer_address_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\buffer_address[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\buffer_address_reg[63]_0 [9]),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    clear_ioc_irq_i_1
       (.I0(ioc_irq_en_reg_0),
        .I1(clear_ioc_irq_i_2_n_0),
        .I2(clear_ioc_irq_i_3_n_0),
        .I3(oAxi_BResp0),
        .I4(s_axi_lite_wdata[31]),
        .I5(run_stop_i_2_n_0),
        .O(clear_ioc_irq_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    clear_ioc_irq_i_2
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(\rWriteAddr_reg_n_0_[5] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .O(clear_ioc_irq_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    clear_ioc_irq_i_3
       (.I0(\rWriteAddr_reg_n_0_[1] ),
        .I1(\rWriteAddr_reg_n_0_[0] ),
        .I2(\rWriteAddr_reg_n_0_[2] ),
        .I3(\rWriteAddr_reg_n_0_[4] ),
        .O(clear_ioc_irq_i_3_n_0));
  FDRE clear_ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(clear_ioc_irq_i_1_n_0),
        .Q(clear_ioc_irq_reg_n_0),
        .R(1'b0));
  FDRE err_irq_en_reg
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[12]),
        .Q(ctrl_reg[12]),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    halted_i_2
       (.I0(start_dma_lite),
        .I1(start_dma_lite_r),
        .I2(soft_reset_lite_r),
        .I3(soft_reset_lite),
        .O(halted0));
  FDSE ioc_irq_en_reg
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[13]),
        .Q(ioc_irq_en),
        .S(ioc_irq_en_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    ioc_irq_i_1
       (.I0(ioc_irq_pulse),
        .I1(clear_ioc_irq_reg_n_0),
        .I2(ioc_irq),
        .O(ioc_irq_i_1_n_0));
  FDRE ioc_irq_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFA8A8A8)) 
    irq_s2mm_INST_0
       (.I0(ctrl_reg[12]),
        .I1(s2mm_decode_error),
        .I2(s2mm_slave_error),
        .I3(ctrl_reg[14]),
        .I4(timeout_err_0),
        .I5(ioc_irq),
        .O(irq_s2mm));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    \no_of_periods[7]_i_1 
       (.I0(\no_of_periods[7]_i_2_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[1] ),
        .I2(\rWriteAddr_reg_n_0_[0] ),
        .I3(\rWriteAddr_reg_n_0_[2] ),
        .I4(\rWriteAddr_reg_n_0_[4] ),
        .I5(oAxi_BResp0),
        .O(\no_of_periods[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \no_of_periods[7]_i_2 
       (.I0(run_stop_i_2_n_0),
        .I1(\rWriteAddr_reg_n_0_[3] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .I3(\rWriteAddr_reg_n_0_[5] ),
        .O(\no_of_periods[7]_i_2_n_0 ));
  FDSE \no_of_periods_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(data3[16]),
        .S(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(data3[17]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(data3[18]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(data3[19]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(data3[20]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(data3[21]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(data3[22]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_periods_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(data3[23]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[19]),
        .Q(\no_of_valid_channels_reg[3]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDSE \no_of_valid_channels_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[20]),
        .Q(\no_of_valid_channels_reg[3]_0 [1]),
        .S(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[21]),
        .Q(\no_of_valid_channels_reg[3]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \no_of_valid_channels_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[22]),
        .Q(\no_of_valid_channels_reg[3]_0 [3]),
        .R(ioc_irq_en_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    oAxi_ARReady_i_1
       (.I0(s_axi_lite_aresetn),
        .O(s_axi_lite_aresetn_0));
  LUT6 #(
    .INIT(64'hBBBBBBBB8BBBBBBB)) 
    oAxi_AWReady_i_1
       (.I0(s_axi_lite_awready_s2mm),
        .I1(stmWrite[1]),
        .I2(\BOTH_ENABLED.transaction_s2mm ),
        .I3(stmWrite[0]),
        .I4(s_axi_lite_awvalid),
        .I5(s_axi_lite_awaddr[8]),
        .O(oAxi_AWReady_i_1_n_0));
  FDRE oAxi_AWReady_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_AWReady_i_1_n_0),
        .Q(s_axi_lite_awready_s2mm),
        .R(s_axi_lite_aresetn_0));
  LUT6 #(
    .INIT(64'hFF54FFFFFF540000)) 
    \oAxi_BResp[1]_i_2 
       (.I0(\oAxi_BResp[1]_i_3_n_0 ),
        .I1(\rWriteAddr_reg_n_0_[6] ),
        .I2(\oAxi_BResp[1]_i_4_n_0 ),
        .I3(\oAxi_BResp[1]_i_5_n_0 ),
        .I4(oAxi_BResp0),
        .I5(s_axi_lite_bresp_s2mm),
        .O(\oAxi_BResp[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \oAxi_BResp[1]_i_3 
       (.I0(\rWriteAddr_reg_n_0_[3] ),
        .I1(\rWriteAddr_reg_n_0_[4] ),
        .I2(\rWriteAddr_reg_n_0_[0] ),
        .I3(\rWriteAddr_reg_n_0_[1] ),
        .I4(\rWriteAddr_reg_n_0_[5] ),
        .O(\oAxi_BResp[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \oAxi_BResp[1]_i_4 
       (.I0(\rWriteAddr_reg_n_0_[0] ),
        .I1(\rWriteAddr_reg_n_0_[1] ),
        .O(\oAxi_BResp[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h45454545454545FF)) 
    \oAxi_BResp[1]_i_5 
       (.I0(run_stop_i_2_n_0),
        .I1(p_0_in0),
        .I2(\rWriteAddr_reg_n_0_[8] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\rWriteAddr_reg_n_0_[5] ),
        .I5(\rWriteAddr_reg_n_0_[4] ),
        .O(\oAxi_BResp[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \oAxi_BResp[1]_i_6 
       (.I0(s_axi_lite_wvalid),
        .I1(\BOTH_ENABLED.transaction_s2mm ),
        .I2(s_axi_lite_wready_s2mm),
        .O(oAxi_BResp0));
  FDRE \oAxi_BResp_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\oAxi_BResp[1]_i_2_n_0 ),
        .Q(s_axi_lite_bresp_s2mm),
        .R(ioc_irq_en_reg_0));
  LUT6 #(
    .INIT(64'h7F7FCCCC7C4C0000)) 
    oAxi_BValid_i_1
       (.I0(s_axi_lite_bready),
        .I1(stmWrite[0]),
        .I2(\BOTH_ENABLED.transaction_s2mm ),
        .I3(s_axi_lite_wvalid),
        .I4(stmWrite[1]),
        .I5(s_axi_lite_bvalid_s2mm),
        .O(oAxi_BValid_i_1_n_0));
  FDRE oAxi_BValid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_BValid_i_1_n_0),
        .Q(s_axi_lite_bvalid_s2mm),
        .R(s_axi_lite_aresetn_0));
  LUT6 #(
    .INIT(64'h000088A8AAAAAAAA)) 
    \oAxi_RData[0]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData[0]_i_2_n_0 ),
        .I2(\oAxi_RData[0]_i_3_n_0 ),
        .I3(\oAxi_RData_reg[0]_0 ),
        .I4(\oAxi_RData[0]_i_5_n_0 ),
        .I5(\oAxi_RData_reg[0]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFEAAAAA)) 
    \oAxi_RData[0]_i_2 
       (.I0(\oAxi_RData_reg[9]_0 ),
        .I1(\buffer_address_reg[63]_0 [32]),
        .I2(Q[0]),
        .I3(\buffer_address_reg[63]_0 [0]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[0]_2 ),
        .O(\oAxi_RData[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[0]_i_3 
       (.I0(data3[0]),
        .I1(\timeout_counter_reg[31]_0 [0]),
        .I2(Q[1]),
        .I3(halted),
        .I4(Q[0]),
        .I5(start_dma_lite),
        .O(\oAxi_RData[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFFEEEEEEEE)) 
    \oAxi_RData[0]_i_5 
       (.I0(\oAxi_RData_reg[1]_0 ),
        .I1(Q[4]),
        .I2(size_per_channel[0]),
        .I3(Q[0]),
        .I4(\oAxi_RData_reg[0]_2 ),
        .I5(\oAxi_RData_reg[9]_0 ),
        .O(\oAxi_RData[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \oAxi_RData[10]_i_10 
       (.I0(\timeout_counter_reg[31]_0 [10]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(data3[10]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[10]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [42]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [10]),
        .I5(\oAxi_RData[10]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_4 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[11]_i_10 
       (.I0(data3[11]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [11]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[11]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [43]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [11]),
        .I5(\oAxi_RData[11]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_5 ));
  LUT6 #(
    .INIT(64'h1111F1FF11111111)) 
    \oAxi_RData[12]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[24]_i_2 [2]),
        .I4(\oAxi_RData[12]_i_8_n_0 ),
        .I5(\oAxi_RData[12]_i_9_n_0 ),
        .O(\rReadAddr_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \oAxi_RData[12]_i_8 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [44]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [12]),
        .O(\oAxi_RData[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \oAxi_RData[12]_i_9 
       (.I0(Q[3]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(ctrl_reg[12]),
        .I3(Q[1]),
        .I4(\timeout_counter_reg[31]_0 [12]),
        .I5(data3[12]),
        .O(\oAxi_RData[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \oAxi_RData[13]_i_10 
       (.I0(Q[3]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(ioc_irq_en),
        .I3(Q[1]),
        .I4(\timeout_counter_reg[31]_0 [13]),
        .I5(data3[13]),
        .O(\oAxi_RData[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h1111F1FF11111111)) 
    \oAxi_RData[13]_i_7 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\oAxi_RData_reg[15]_0 ),
        .I3(\oAxi_RData[24]_i_2 [3]),
        .I4(\oAxi_RData[13]_i_9_n_0 ),
        .I5(\oAxi_RData[13]_i_10_n_0 ),
        .O(\rReadAddr_reg[4]_1 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \oAxi_RData[13]_i_9 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [45]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [13]),
        .O(\oAxi_RData[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A2A2AAA2)) 
    \oAxi_RData[14]_i_3 
       (.I0(\oAxi_RData_reg[14] ),
        .I1(\oAxi_RData[14]_i_5_n_0 ),
        .I2(\oAxi_RData[14]_i_6_n_0 ),
        .I3(\oAxi_RData[24]_i_2 [4]),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(\oAxi_RData_reg[15] ),
        .O(\transfer_count_read_reg[14] ));
  LUT6 #(
    .INIT(64'hAAEFBBEFEEEFFFEF)) 
    \oAxi_RData[14]_i_5 
       (.I0(Q[3]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(ctrl_reg[14]),
        .I3(Q[1]),
        .I4(\timeout_counter_reg[31]_0 [14]),
        .I5(data3[14]),
        .O(\oAxi_RData[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hABAAABABABAAAAAA)) 
    \oAxi_RData[14]_i_6 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [46]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [14]),
        .O(\oAxi_RData[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[15]_i_10 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [47]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [15]),
        .I5(\oAxi_RData[15]_i_15_n_0 ),
        .O(\oAxi_RData[15]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[15]_i_15 
       (.I0(data3[15]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [15]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A8A8AAA8)) 
    \oAxi_RData[15]_i_6 
       (.I0(\oAxi_RData_reg[15]_1 ),
        .I1(Q[4]),
        .I2(\oAxi_RData[15]_i_10_n_0 ),
        .I3(\oAxi_RData[24]_i_2 [5]),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(\oAxi_RData_reg[15] ),
        .O(\rReadAddr_reg[8] ));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \oAxi_RData[16]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[21] ),
        .I2(\oAxi_RData[16]_i_2_n_0 ),
        .I3(\oAxi_RData[16]_i_3_n_0 ),
        .I4(\oAxi_RData_reg[16] ),
        .I5(\oAxi_RData_reg[16]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \oAxi_RData[16]_i_2 
       (.I0(Q[0]),
        .I1(\pcm_data_width_reg[2]_0 [0]),
        .I2(Q[1]),
        .I3(\timeout_counter_reg[31]_0 [16]),
        .I4(data3[16]),
        .I5(Q[3]),
        .O(\oAxi_RData[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[16]_i_3 
       (.I0(\oAxi_RData[24]_i_2 [6]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [48]),
        .I4(Q[0]),
        .I5(\buffer_address_reg[63]_0 [16]),
        .O(\oAxi_RData[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \oAxi_RData[17]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[17] ),
        .I2(\oAxi_RData[17]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[17]_i_4_n_0 ),
        .I5(\oAxi_RData_reg[21] ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[17]_i_3 
       (.I0(data3[17]),
        .I1(\timeout_counter_reg[31]_0 [17]),
        .I2(Q[1]),
        .I3(s2mm_slave_error),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\pcm_data_width_reg[2]_0 [1]),
        .O(\oAxi_RData[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[17]_i_4 
       (.I0(\oAxi_RData[24]_i_2 [7]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [49]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [17]),
        .O(\oAxi_RData[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \oAxi_RData[18]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[18] ),
        .I2(\oAxi_RData[18]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[18]_i_4_n_0 ),
        .I5(\oAxi_RData_reg[21] ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[18]_i_3 
       (.I0(data3[18]),
        .I1(\timeout_counter_reg[31]_0 [18]),
        .I2(Q[1]),
        .I3(s2mm_decode_error),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\pcm_data_width_reg[2]_0 [2]),
        .O(\oAxi_RData[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[18]_i_4 
       (.I0(\oAxi_RData[24]_i_2 [8]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [50]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [18]),
        .O(\oAxi_RData[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \oAxi_RData[19]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[19] ),
        .I2(\oAxi_RData[19]_i_3_n_0 ),
        .I3(Q[3]),
        .I4(\oAxi_RData[19]_i_4_n_0 ),
        .I5(\oAxi_RData_reg[21] ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \oAxi_RData[19]_i_3 
       (.I0(data3[19]),
        .I1(\timeout_counter_reg[31]_0 [19]),
        .I2(Q[1]),
        .I3(timeout_err_0),
        .I4(Q[0]),
        .I5(\no_of_valid_channels_reg[3]_0 [0]),
        .O(\oAxi_RData[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[19]_i_4 
       (.I0(\oAxi_RData[24]_i_2 [9]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [51]),
        .I4(Q[0]),
        .I5(\buffer_address_reg[63]_0 [19]),
        .O(\oAxi_RData[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA8AAAAAAAA)) 
    \oAxi_RData[1]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[9]_0 ),
        .I2(\oAxi_RData[1]_i_2_n_0 ),
        .I3(\oAxi_RData[1]_i_3_n_0 ),
        .I4(\oAxi_RData[1]_i_4_n_0 ),
        .I5(\oAxi_RData_reg[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1010100000001000)) 
    \oAxi_RData[1]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\buffer_address_reg[63]_0 [1]),
        .I4(Q[0]),
        .I5(\buffer_address_reg[63]_0 [33]),
        .O(\oAxi_RData[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \oAxi_RData[1]_i_3 
       (.I0(Q[0]),
        .I1(soft_reset_lite),
        .I2(Q[1]),
        .I3(\timeout_counter_reg[31]_0 [1]),
        .I4(data3[1]),
        .I5(\oAxi_RData_reg[0]_0 ),
        .O(\oAxi_RData[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF700)) 
    \oAxi_RData[1]_i_4 
       (.I0(size_per_channel[1]),
        .I1(Q[0]),
        .I2(\oAxi_RData_reg[0]_2 ),
        .I3(\oAxi_RData_reg[9]_0 ),
        .I4(\oAxi_RData_reg[1]_0 ),
        .I5(Q[4]),
        .O(\oAxi_RData[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \oAxi_RData[20]_i_4 
       (.I0(Q[0]),
        .I1(\no_of_valid_channels_reg[3]_0 [1]),
        .I2(Q[1]),
        .I3(\timeout_counter_reg[31]_0 [20]),
        .I4(data3[20]),
        .I5(Q[3]),
        .O(\rReadAddr_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[20]_i_5 
       (.I0(\oAxi_RData[24]_i_2 [10]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [52]),
        .I4(Q[0]),
        .I5(\buffer_address_reg[63]_0 [20]),
        .O(\transfer_count_read_reg[20] ));
  LUT6 #(
    .INIT(64'h808880888088AAAA)) 
    \oAxi_RData[21]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[21] ),
        .I2(\oAxi_RData[21]_i_2_n_0 ),
        .I3(\oAxi_RData[21]_i_3_n_0 ),
        .I4(\oAxi_RData_reg[21]_0 ),
        .I5(\oAxi_RData_reg[21]_1 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \oAxi_RData[21]_i_2 
       (.I0(Q[0]),
        .I1(\no_of_valid_channels_reg[3]_0 [2]),
        .I2(Q[1]),
        .I3(\timeout_counter_reg[31]_0 [21]),
        .I4(data3[21]),
        .I5(Q[3]),
        .O(\oAxi_RData[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFF5F0F3FFF5FFF3)) 
    \oAxi_RData[21]_i_3 
       (.I0(\buffer_address_reg[63]_0 [53]),
        .I1(\buffer_address_reg[63]_0 [21]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\oAxi_RData[24]_i_2 [11]),
        .O(\oAxi_RData[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \oAxi_RData[22]_i_4 
       (.I0(Q[0]),
        .I1(\no_of_valid_channels_reg[3]_0 [3]),
        .I2(Q[1]),
        .I3(\timeout_counter_reg[31]_0 [22]),
        .I4(data3[22]),
        .I5(Q[3]),
        .O(\rReadAddr_reg[2] ));
  LUT6 #(
    .INIT(64'hFCFFF4F4FCFFF7F7)) 
    \oAxi_RData[22]_i_5 
       (.I0(\oAxi_RData[24]_i_2 [12]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(\buffer_address_reg[63]_0 [54]),
        .I4(Q[0]),
        .I5(\buffer_address_reg[63]_0 [22]),
        .O(\transfer_count_read_reg[22] ));
  LUT6 #(
    .INIT(64'h55455555FFFFFFFF)) 
    \oAxi_RData[23]_i_5 
       (.I0(\oAxi_RData[23]_i_8_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\oAxi_RData[24]_i_2 [13]),
        .I5(\oAxi_RData_reg[21] ),
        .O(\rReadAddr_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20222000)) 
    \oAxi_RData[23]_i_8 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(data3[23]),
        .I3(Q[0]),
        .I4(\timeout_counter_reg[31]_0 [23]),
        .I5(\oAxi_RData[23]_i_9_n_0 ),
        .O(\oAxi_RData[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \oAxi_RData[23]_i_9 
       (.I0(\buffer_address_reg[63]_0 [23]),
        .I1(Q[0]),
        .I2(\buffer_address_reg[63]_0 [55]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\oAxi_RData[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB0BBA0AA)) 
    \oAxi_RData[24]_i_5 
       (.I0(Q[2]),
        .I1(\oAxi_RData[24]_i_2 [14]),
        .I2(Q[3]),
        .I3(\timeout_counter_reg[31]_0 [24]),
        .I4(Q[1]),
        .I5(\oAxi_RData[24]_i_9_n_0 ),
        .O(\rReadAddr_reg[4]_2 ));
  LUT5 #(
    .INIT(32'hCFC1CFCD)) 
    \oAxi_RData[24]_i_9 
       (.I0(\buffer_address_reg[63]_0 [24]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(\buffer_address_reg[63]_0 [56]),
        .O(\oAxi_RData[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hBFBBAAAA)) 
    \oAxi_RData[25]_i_1 
       (.I0(\oAxi_RData_reg[9] ),
        .I1(\oAxi_RData_reg[25] ),
        .I2(\oAxi_RData[25]_i_3_n_0 ),
        .I3(\oAxi_RData[25]_i_4_n_0 ),
        .I4(\oAxi_RData_reg[0] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFBFFFFAAAAAAAA)) 
    \oAxi_RData[25]_i_3 
       (.I0(\oAxi_RData_reg[29] ),
        .I1(\buffer_address_reg[63]_0 [57]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(\oAxi_RData_reg[29]_0 ),
        .O(\oAxi_RData[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00AA00000000FC00)) 
    \oAxi_RData[25]_i_4 
       (.I0(\timeout_counter_reg[31]_0 [25]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [25]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(\oAxi_RData[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222AAAAAAAA)) 
    \oAxi_RData[26]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [58]),
        .I3(\oAxi_RData_reg[29]_1 ),
        .I4(\oAxi_RData[26]_i_2_n_0 ),
        .I5(\oAxi_RData_reg[26] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAAABBBFBBBFBBBF)) 
    \oAxi_RData[26]_i_2 
       (.I0(\oAxi_RData_reg[29] ),
        .I1(\oAxi_RData_reg[29]_1 ),
        .I2(\buffer_address_reg[63]_0 [26]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\timeout_counter_reg[31]_0 [26]),
        .I5(\oAxi_RData_reg[2] ),
        .O(\oAxi_RData[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222AAAAAAAA)) 
    \oAxi_RData[27]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [59]),
        .I3(\oAxi_RData_reg[29]_1 ),
        .I4(\oAxi_RData[27]_i_2_n_0 ),
        .I5(\oAxi_RData_reg[27] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAAAABBBFBBBFBBBF)) 
    \oAxi_RData[27]_i_2 
       (.I0(\oAxi_RData_reg[29] ),
        .I1(\oAxi_RData_reg[29]_1 ),
        .I2(\buffer_address_reg[63]_0 [27]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\timeout_counter_reg[31]_0 [27]),
        .I5(\oAxi_RData_reg[2] ),
        .O(\oAxi_RData[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222AAAAAAAA)) 
    \oAxi_RData[28]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [60]),
        .I3(\oAxi_RData_reg[29]_1 ),
        .I4(\oAxi_RData[28]_i_2_n_0 ),
        .I5(\oAxi_RData_reg[28] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAAAABBBFBBBFBBBF)) 
    \oAxi_RData[28]_i_2 
       (.I0(\oAxi_RData_reg[29] ),
        .I1(\oAxi_RData_reg[29]_1 ),
        .I2(\buffer_address_reg[63]_0 [28]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\timeout_counter_reg[31]_0 [28]),
        .I5(\oAxi_RData_reg[2] ),
        .O(\oAxi_RData[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222AAAAAAAA)) 
    \oAxi_RData[29]_i_1 
       (.I0(\oAxi_RData_reg[0] ),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [61]),
        .I3(\oAxi_RData_reg[29]_1 ),
        .I4(\oAxi_RData[29]_i_3_n_0 ),
        .I5(\oAxi_RData_reg[29]_2 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAAAABBBFBBBFBBBF)) 
    \oAxi_RData[29]_i_3 
       (.I0(\oAxi_RData_reg[29] ),
        .I1(\oAxi_RData_reg[29]_1 ),
        .I2(\buffer_address_reg[63]_0 [29]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\timeout_counter_reg[31]_0 [29]),
        .I5(\oAxi_RData_reg[2] ),
        .O(\oAxi_RData[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF8F8F8F)) 
    \oAxi_RData[2]_i_2 
       (.I0(\oAxi_RData_reg[2] ),
        .I1(data3[2]),
        .I2(\oAxi_RData_reg[29]_0 ),
        .I3(\buffer_address_reg[63]_0 [34]),
        .I4(\oAxi_RData_reg[29]_1 ),
        .I5(\oAxi_RData[2]_i_5_n_0 ),
        .O(\period_size_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAAAAABBBABBBABBB)) 
    \oAxi_RData[2]_i_5 
       (.I0(Q[4]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\oAxi_RData_reg[2] ),
        .I3(\timeout_counter_reg[31]_0 [2]),
        .I4(\buffer_address_reg[63]_0 [2]),
        .I5(\oAxi_RData_reg[29]_1 ),
        .O(\oAxi_RData[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hCCCCCECCCCCFCECC)) 
    \oAxi_RData[30]_i_4 
       (.I0(\timeout_counter_reg[31]_0 [30]),
        .I1(\oAxi_RData[30]_i_7_n_0 ),
        .I2(\oAxi_RData_reg[0]_0 ),
        .I3(Q[1]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\oAxi_RData[30]_i_8_n_0 ),
        .O(\timeout_counter_reg[30]_0 ));
  LUT6 #(
    .INIT(64'h1010100000001000)) 
    \oAxi_RData[30]_i_7 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(\buffer_address_reg[63]_0 [30]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\buffer_address_reg[63]_0 [62]),
        .O(\oAxi_RData[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \oAxi_RData[30]_i_8 
       (.I0(s2mm_slave_error),
        .I1(s2mm_decode_error),
        .I2(ctrl_reg[12]),
        .O(\oAxi_RData[30]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200000000)) 
    \oAxi_RData[31]_i_11 
       (.I0(\buffer_address_reg[63]_0 [31]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [63]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\oAxi_RData[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000AC0)) 
    \oAxi_RData[31]_i_6 
       (.I0(\timeout_counter_reg[31]_0 [31]),
        .I1(ioc_irq),
        .I2(\oAxi_RData_reg[29]_0 ),
        .I3(Q[1]),
        .I4(\oAxi_RData_reg[0]_0 ),
        .I5(\oAxi_RData[31]_i_11_n_0 ),
        .O(\timeout_counter_reg[31]_1 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[3]_i_10 
       (.I0(data3[3]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [3]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[3]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [35]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [3]),
        .I5(\oAxi_RData[3]_i_10_n_0 ),
        .O(\rReadAddr_reg[3] ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \oAxi_RData[4]_i_10 
       (.I0(\timeout_counter_reg[31]_0 [4]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(data3[4]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[4]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [36]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [4]),
        .I5(\oAxi_RData[4]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[5]_i_10 
       (.I0(data3[5]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [5]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABABAAAB)) 
    \oAxi_RData[5]_i_7 
       (.I0(\oAxi_RData_reg[15] ),
        .I1(\oAxi_RData[5]_i_9_n_0 ),
        .I2(\oAxi_RData[5]_i_10_n_0 ),
        .I3(\oAxi_RData[24]_i_2 [0]),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(Q[4]),
        .O(\transfer_count_read_reg[5] ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \oAxi_RData[5]_i_9 
       (.I0(\buffer_address_reg[63]_0 [5]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\buffer_address_reg[63]_0 [37]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\oAxi_RData[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[6]_i_10 
       (.I0(data3[6]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [6]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[6]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [38]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [6]),
        .I5(\oAxi_RData[6]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_1 ));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[7]_i_10 
       (.I0(data3[7]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [7]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[7]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [39]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [7]),
        .I5(\oAxi_RData[7]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_2 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \oAxi_RData[8]_i_10 
       (.I0(\timeout_counter_reg[31]_0 [8]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(data3[8]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h111F1111111F111F)) 
    \oAxi_RData[8]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\oAxi_RData[8]_i_9_n_0 ),
        .I3(Q[4]),
        .I4(\oAxi_RData_reg[15]_0 ),
        .I5(\oAxi_RData[24]_i_2 [1]),
        .O(\rReadAddr_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[8]_i_9 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [40]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [8]),
        .I5(\oAxi_RData[8]_i_10_n_0 ),
        .O(\oAxi_RData[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBAAABABBBAAABAAA)) 
    \oAxi_RData[9]_i_1 
       (.I0(\oAxi_RData_reg[9] ),
        .I1(\oAxi_RData_reg[9]_1 ),
        .I2(\oAxi_RData[9]_i_2_n_0 ),
        .I3(\oAxi_RData_reg[9]_0 ),
        .I4(\oAxi_RData_reg[9]_2 ),
        .I5(\oAxi_RData_reg[9]_3 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00B80000)) 
    \oAxi_RData[9]_i_10 
       (.I0(data3[9]),
        .I1(\oAxi_RData_reg[29]_0 ),
        .I2(\timeout_counter_reg[31]_0 [9]),
        .I3(Q[3]),
        .I4(Q[1]),
        .O(\oAxi_RData[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0100000011111111)) 
    \oAxi_RData[9]_i_2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(size_per_channel[9]),
        .I4(\oAxi_RData_reg[29]_0 ),
        .I5(\oAxi_RData_reg[9]_4 ),
        .O(\oAxi_RData[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10111000)) 
    \oAxi_RData[9]_i_6 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\buffer_address_reg[63]_0 [41]),
        .I3(\oAxi_RData_reg[29]_0 ),
        .I4(\buffer_address_reg[63]_0 [9]),
        .I5(\oAxi_RData[9]_i_10_n_0 ),
        .O(\rReadAddr_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFFFF4C4C30004C4C)) 
    oAxi_WReady_i_1
       (.I0(s_axi_lite_wvalid),
        .I1(stmWrite[1]),
        .I2(\BOTH_ENABLED.transaction_s2mm ),
        .I3(\FSM_sequential_stmWrite[1]_i_2_n_0 ),
        .I4(stmWrite[0]),
        .I5(s_axi_lite_wready_s2mm),
        .O(oAxi_WReady_i_1_n_0));
  FDRE oAxi_WReady_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(oAxi_WReady_i_1_n_0),
        .Q(s_axi_lite_wready_s2mm),
        .R(s_axi_lite_aresetn_0));
  FDRE \pcm_data_width_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[16]),
        .Q(\pcm_data_width_reg[2]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDSE \pcm_data_width_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[17]),
        .Q(\pcm_data_width_reg[2]_0 [1]),
        .S(ioc_irq_en_reg_0));
  FDRE \pcm_data_width_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[18]),
        .Q(\pcm_data_width_reg[2]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(data3[0]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(data3[10]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(data3[11]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(data3[12]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(data3[13]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(data3[14]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(data3[15]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(data3[1]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(data3[2]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(data3[3]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(data3[4]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(data3[5]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(data3[6]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(data3[7]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(data3[8]),
        .R(ioc_irq_en_reg_0));
  FDRE \period_size_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\no_of_periods[7]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(data3[9]),
        .R(ioc_irq_en_reg_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    \rWriteAddr[11]_i_1__0 
       (.I0(\BOTH_ENABLED.transaction_s2mm ),
        .I1(stmWrite[0]),
        .I2(s_axi_lite_awvalid),
        .I3(s_axi_lite_awaddr[8]),
        .I4(stmWrite[1]),
        .O(rWriteAddr));
  FDRE \rWriteAddr_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[0]),
        .Q(\rWriteAddr_reg_n_0_[0] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[10]),
        .Q(\rWriteAddr_reg_n_0_[10] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[11]),
        .Q(\rWriteAddr_reg_n_0_[11] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[1]),
        .Q(\rWriteAddr_reg_n_0_[1] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[2]),
        .Q(\rWriteAddr_reg_n_0_[2] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[3]),
        .Q(\rWriteAddr_reg_n_0_[3] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[4]),
        .Q(\rWriteAddr_reg_n_0_[4] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[5]),
        .Q(\rWriteAddr_reg_n_0_[5] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[6]),
        .Q(\rWriteAddr_reg_n_0_[6] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[7]),
        .Q(p_0_in0),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[8]),
        .Q(\rWriteAddr_reg_n_0_[8] ),
        .R(s_axi_lite_aresetn_0));
  FDRE \rWriteAddr_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rWriteAddr),
        .D(s_axi_lite_awaddr[9]),
        .Q(\rWriteAddr_reg_n_0_[9] ),
        .R(s_axi_lite_aresetn_0));
  FDRE reset_reg
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[1]),
        .Q(soft_reset_lite),
        .R(ioc_irq_en_reg_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    run_stop_i_1
       (.I0(run_stop_i_2_n_0),
        .I1(run_stop_i_3_n_0),
        .I2(\rWriteAddr_reg_n_0_[3] ),
        .I3(\rWriteAddr_reg_n_0_[5] ),
        .I4(\rWriteAddr_reg_n_0_[6] ),
        .O(timeout_irq_en));
  LUT5 #(
    .INIT(32'h00000001)) 
    run_stop_i_2
       (.I0(\rWriteAddr_reg_n_0_[10] ),
        .I1(\rWriteAddr_reg_n_0_[9] ),
        .I2(p_0_in0),
        .I3(\rWriteAddr_reg_n_0_[8] ),
        .I4(\rWriteAddr_reg_n_0_[11] ),
        .O(run_stop_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    run_stop_i_3
       (.I0(oAxi_BResp0),
        .I1(\rWriteAddr_reg_n_0_[2] ),
        .I2(\rWriteAddr_reg_n_0_[4] ),
        .I3(\rWriteAddr_reg_n_0_[0] ),
        .I4(\rWriteAddr_reg_n_0_[1] ),
        .O(run_stop_i_3_n_0));
  FDRE run_stop_reg
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[0]),
        .Q(start_dma_lite),
        .R(ioc_irq_en_reg_0));
  LUT3 #(
    .INIT(8'hF8)) 
    s2mm_decode_error_i_1
       (.I0(s2mm_status[0]),
        .I1(s2mm_status_valid),
        .I2(s2mm_decode_error),
        .O(s2mm_decode_error_i_1_n_0));
  FDRE s2mm_decode_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_decode_error_i_1_n_0),
        .Q(s2mm_decode_error),
        .R(ioc_irq_en_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    s2mm_slave_error_i_1
       (.I0(s2mm_status[1]),
        .I1(s2mm_status_valid),
        .I2(s2mm_slave_error),
        .O(s2mm_slave_error_i_1_n_0));
  FDRE s2mm_slave_error_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_slave_error_i_1_n_0),
        .Q(s2mm_slave_error),
        .R(ioc_irq_en_reg_0));
  LUT4 #(
    .INIT(16'hF888)) 
    s_axi_lite_awready_INST_0
       (.I0(s_axi_lite_awready_s2mm),
        .I1(\BOTH_ENABLED.transaction_s2mm ),
        .I2(s_axi_lite_awready_mm2s),
        .I3(\BOTH_ENABLED.transaction_mm2s ),
        .O(s_axi_lite_awready));
  LUT4 #(
    .INIT(16'hB888)) 
    \s_axi_lite_bresp[1]_INST_0 
       (.I0(s_axi_lite_bresp_s2mm),
        .I1(\BOTH_ENABLED.transaction_s2mm ),
        .I2(\BOTH_ENABLED.transaction_mm2s ),
        .I3(s_axi_lite_bresp_mm2s),
        .O(s_axi_lite_bresp));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    s_axi_lite_wready_INST_0
       (.I0(\BOTH_ENABLED.transaction_s2mm ),
        .I1(s_axi_lite_wready_s2mm),
        .I2(\BOTH_ENABLED.transaction_mm2s ),
        .I3(s_axi_lite_wready_mm2s),
        .O(s_axi_lite_wready));
  LUT5 #(
    .INIT(32'h80000000)) 
    \size_per_channel[15]_i_1 
       (.I0(run_stop_i_2_n_0),
        .I1(oAxi_BResp0),
        .I2(\rWriteAddr_reg_n_0_[2] ),
        .I3(\rWriteAddr_reg_n_0_[6] ),
        .I4(\oAxi_BResp[1]_i_3_n_0 ),
        .O(\size_per_channel[15]_i_1_n_0 ));
  FDRE \size_per_channel_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(size_per_channel[0]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\size_per_channel_reg[15]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\size_per_channel_reg[15]_0 [8]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\size_per_channel_reg[15]_0 [9]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\size_per_channel_reg[15]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\size_per_channel_reg[15]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\size_per_channel_reg[15]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(size_per_channel[1]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\size_per_channel_reg[15]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\size_per_channel_reg[15]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\size_per_channel_reg[15]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\size_per_channel_reg[15]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\size_per_channel_reg[15]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\size_per_channel_reg[15]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\size_per_channel_reg[15]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \size_per_channel_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\size_per_channel[15]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(size_per_channel[9]),
        .R(ioc_irq_en_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    start_dma_lite_r_i_1
       (.I0(start_dma_lite),
        .I1(ioc_irq_en_reg_0),
        .O(run_stop_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    start_dma_r_i_1
       (.I0(start_dma_lite),
        .I1(soft_reset_core),
        .I2(dest_arst),
        .I3(s_axis_s2mm_aresetn),
        .O(run_stop_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h000022F2)) 
    start_halt_i_1
       (.I0(soft_reset_lite),
        .I1(soft_reset_lite_r),
        .I2(start_dma_lite_r),
        .I3(start_dma_lite),
        .I4(halt_complete_dm),
        .O(start_halt0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \timeout_counter[31]_i_1 
       (.I0(run_stop_i_3_n_0),
        .I1(\rWriteAddr_reg_n_0_[5] ),
        .I2(\rWriteAddr_reg_n_0_[6] ),
        .I3(\rWriteAddr_reg_n_0_[3] ),
        .I4(run_stop_i_2_n_0),
        .O(\timeout_counter[31]_i_1_n_0 ));
  FDRE \timeout_counter_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[0]),
        .Q(\timeout_counter_reg[31]_0 [0]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[10]),
        .Q(\timeout_counter_reg[31]_0 [10]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[11]),
        .Q(\timeout_counter_reg[31]_0 [11]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[12]),
        .Q(\timeout_counter_reg[31]_0 [12]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[13]),
        .Q(\timeout_counter_reg[31]_0 [13]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[14]),
        .Q(\timeout_counter_reg[31]_0 [14]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[15]),
        .Q(\timeout_counter_reg[31]_0 [15]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[16]),
        .Q(\timeout_counter_reg[31]_0 [16]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[17]),
        .Q(\timeout_counter_reg[31]_0 [17]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[18]),
        .Q(\timeout_counter_reg[31]_0 [18]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[19]),
        .Q(\timeout_counter_reg[31]_0 [19]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[1]),
        .Q(\timeout_counter_reg[31]_0 [1]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[20]),
        .Q(\timeout_counter_reg[31]_0 [20]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[21]),
        .Q(\timeout_counter_reg[31]_0 [21]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[22]),
        .Q(\timeout_counter_reg[31]_0 [22]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[23]),
        .Q(\timeout_counter_reg[31]_0 [23]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[24]),
        .Q(\timeout_counter_reg[31]_0 [24]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[25]),
        .Q(\timeout_counter_reg[31]_0 [25]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[26]),
        .Q(\timeout_counter_reg[31]_0 [26]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[27]),
        .Q(\timeout_counter_reg[31]_0 [27]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[28]),
        .Q(\timeout_counter_reg[31]_0 [28]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[29]),
        .Q(\timeout_counter_reg[31]_0 [29]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[2]),
        .Q(\timeout_counter_reg[31]_0 [2]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[30]),
        .Q(\timeout_counter_reg[31]_0 [30]),
        .R(ioc_irq_en_reg_0));
  FDSE \timeout_counter_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[31]),
        .Q(\timeout_counter_reg[31]_0 [31]),
        .S(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[3]),
        .Q(\timeout_counter_reg[31]_0 [3]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[4]),
        .Q(\timeout_counter_reg[31]_0 [4]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[5]),
        .Q(\timeout_counter_reg[31]_0 [5]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[6]),
        .Q(\timeout_counter_reg[31]_0 [6]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[7]),
        .Q(\timeout_counter_reg[31]_0 [7]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[8]),
        .Q(\timeout_counter_reg[31]_0 [8]),
        .R(ioc_irq_en_reg_0));
  FDRE \timeout_counter_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(\timeout_counter[31]_i_1_n_0 ),
        .D(s_axi_lite_wdata[9]),
        .Q(\timeout_counter_reg[31]_0 [9]),
        .R(ioc_irq_en_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    timeout_err_i_1
       (.I0(timeout_err),
        .I1(timeout_err_0),
        .O(timeout_err_i_1_n_0));
  FDRE timeout_err_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(timeout_err_i_1_n_0),
        .Q(timeout_err_0),
        .R(ioc_irq_en_reg_0));
  FDSE timeout_irq_en_reg
       (.C(s_axi_lite_aclk),
        .CE(timeout_irq_en),
        .D(s_axi_lite_wdata[14]),
        .Q(ctrl_reg[14]),
        .S(ioc_irq_en_reg_0));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm_sync" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_sync
   (start_dma,
    timeout_err_reg,
    sel,
    S,
    DI,
    \CAPTURE_S2MM.timeout_count_reg[15]_0 ,
    \count_timeout_reg[15] ,
    \CAPTURE_S2MM.timeout_count_reg[23]_0 ,
    \count_timeout_reg[23] ,
    \CAPTURE_S2MM.timeout_count_reg[31]_0 ,
    \count_timeout_reg[31] ,
    SR,
    start_dma_r_reg_0,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_0 ,
    Q,
    \CAPTURE_S2MM.no_of_valid_channels_reg[0]_0 ,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_1 ,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 ,
    \CAPTURE_S2MM.pcm_data_width_reg[2]_0 ,
    \bytes_transferred_reg[5] ,
    \INTERLEAVED.current_address_reg[5] ,
    \bytes_reg[5] ,
    \CAPTURE_S2MM.period_size_reg[15]_0 ,
    \CAPTURE_S2MM.period_size_reg[15]_1 ,
    \CAPTURE_S2MM.period_size_reg[15]_2 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    soft_reset_core_reg,
    \CAPTURE_S2MM.no_of_valid_channels_reg[2]_0 ,
    soft_reset_core_reg_0,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 ,
    wr_en,
    \CAPTURE_S2MM.no_of_valid_channels_reg[1]_0 ,
    \wr_en_reg[1] ,
    \CAPTURE_S2MM.pcm_data_width_reg[1]_0 ,
    \INTERLEAVED.byte_count_reg[8] ,
    D,
    \INTERLEAVED.byte_count_reg[5] ,
    \INTERLEAVED.byte_count_reg[5]_0 ,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 ,
    \s_axis_s2mm_tid[3] ,
    E,
    \CAPTURE_S2MM.period_size_reg[11]_0 ,
    \CAPTURE_S2MM.period_size_reg[11]_1 ,
    \INTERLEAVED.period_count_reg[7] ,
    \CAPTURE_S2MM.no_of_periods_reg[2]_0 ,
    O,
    \bytes_reg[9] ,
    \bytes_reg[9]_0 ,
    \transfer_count_read_reg[4] ,
    \transfer_count_read_reg[9] ,
    \transfer_count_read_reg[9]_0 ,
    \bytes_transferred_reg[4] ,
    \bytes_transferred_reg[9] ,
    \bytes_transferred_reg[9]_0 ,
    \INTERLEAVED.current_address_reg[8] ,
    \bytes_reg[8] ,
    \bytes_transferred_reg[8] ,
    start_dma_r_reg_1,
    s_axis_s2mm_aclk,
    timeout_err,
    CO,
    s_axis_s2mm_tvalid,
    timeout_err_reg_0,
    count_timeout_reg,
    \periods_reg[7] ,
    \periods_reg[7]_0 ,
    s2mm_status_valid,
    \INTERLEAVED.count_datamover_data_reg ,
    byte_count0_carry__0,
    bytes_transferred_reg,
    dma_transfer_count,
    bytes_reg,
    \INTERLEAVED.current_address_reg[9]_i_2 ,
    transfer_count_read2,
    bytes_transferred0,
    \bytes_transferred_reg[3] ,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    \INTERLEAVED.rd_channel_reg[0] ,
    \INTERLEAVED.rd_channel_reg[0]_0 ,
    p_0_in5_in,
    \PCM_TO_PCM.strb_8 ,
    s_axis_s2mm_tid,
    \INTERLEAVED.current_address_reg[63] ,
    \INTERLEAVED.period_count[7]_i_4_0 ,
    \periods_reg[7]_1 ,
    \CAPTURE_S2MM.timeout_count_reg[0]_0 ,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ,
    \CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 ,
    \CAPTURE_S2MM.pcm_data_width_reg[2]_1 ,
    data3,
    \CAPTURE_S2MM.timeout_count_reg[31]_1 );
  output start_dma;
  output timeout_err_reg;
  output sel;
  output [3:0]S;
  output [3:0]DI;
  output [3:0]\CAPTURE_S2MM.timeout_count_reg[15]_0 ;
  output [3:0]\count_timeout_reg[15] ;
  output [3:0]\CAPTURE_S2MM.timeout_count_reg[23]_0 ;
  output [3:0]\count_timeout_reg[23] ;
  output [3:0]\CAPTURE_S2MM.timeout_count_reg[31]_0 ;
  output [3:0]\count_timeout_reg[31] ;
  output [0:0]SR;
  output start_dma_r_reg_0;
  output \CAPTURE_S2MM.no_of_valid_channels_reg[3]_0 ;
  output [0:0]Q;
  output [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[0]_0 ;
  output \CAPTURE_S2MM.no_of_valid_channels_reg[3]_1 ;
  output [2:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 ;
  output [2:0]\CAPTURE_S2MM.pcm_data_width_reg[2]_0 ;
  output [2:0]\bytes_transferred_reg[5] ;
  output [2:0]\INTERLEAVED.current_address_reg[5] ;
  output [2:0]\bytes_reg[5] ;
  output [1:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  output [15:0]\CAPTURE_S2MM.period_size_reg[15]_1 ;
  output [1:0]\CAPTURE_S2MM.period_size_reg[15]_2 ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output soft_reset_core_reg;
  output [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[2]_0 ;
  output [0:0]soft_reset_core_reg_0;
  output \CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 ;
  output wr_en;
  output \CAPTURE_S2MM.no_of_valid_channels_reg[1]_0 ;
  output \wr_en_reg[1] ;
  output \CAPTURE_S2MM.pcm_data_width_reg[1]_0 ;
  output [2:0]\INTERLEAVED.byte_count_reg[8] ;
  output [5:0]D;
  output [2:0]\INTERLEAVED.byte_count_reg[5] ;
  output [3:0]\INTERLEAVED.byte_count_reg[5]_0 ;
  output [1:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 ;
  output [1:0]\s_axis_s2mm_tid[3] ;
  output [0:0]E;
  output [3:0]\CAPTURE_S2MM.period_size_reg[11]_0 ;
  output [3:0]\CAPTURE_S2MM.period_size_reg[11]_1 ;
  output \INTERLEAVED.period_count_reg[7] ;
  output [2:0]\CAPTURE_S2MM.no_of_periods_reg[2]_0 ;
  output [2:0]O;
  output [0:0]\bytes_reg[9] ;
  output [3:0]\bytes_reg[9]_0 ;
  output [2:0]\transfer_count_read_reg[4] ;
  output [0:0]\transfer_count_read_reg[9] ;
  output [3:0]\transfer_count_read_reg[9]_0 ;
  output [2:0]\bytes_transferred_reg[4] ;
  output [0:0]\bytes_transferred_reg[9] ;
  output [3:0]\bytes_transferred_reg[9]_0 ;
  output [2:0]\INTERLEAVED.current_address_reg[8] ;
  output [2:0]\bytes_reg[8] ;
  output [2:0]\bytes_transferred_reg[8] ;
  input start_dma_r_reg_1;
  input s_axis_s2mm_aclk;
  input timeout_err;
  input [0:0]CO;
  input s_axis_s2mm_tvalid;
  input timeout_err_reg_0;
  input [31:0]count_timeout_reg;
  input [0:0]\periods_reg[7] ;
  input \periods_reg[7]_0 ;
  input s2mm_status_valid;
  input [3:0]\INTERLEAVED.count_datamover_data_reg ;
  input [6:0]byte_count0_carry__0;
  input [6:0]bytes_transferred_reg;
  input [6:0]dma_transfer_count;
  input [6:0]bytes_reg;
  input [5:0]\INTERLEAVED.current_address_reg[9]_i_2 ;
  input [12:0]transfer_count_read2;
  input [12:0]bytes_transferred0;
  input [0:0]\bytes_transferred_reg[3] ;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input \INTERLEAVED.rd_channel_reg[0] ;
  input [3:0]\INTERLEAVED.rd_channel_reg[0]_0 ;
  input p_0_in5_in;
  input [1:0]\PCM_TO_PCM.strb_8 ;
  input [3:0]s_axis_s2mm_tid;
  input [6:0]\INTERLEAVED.current_address_reg[63] ;
  input \INTERLEAVED.period_count[7]_i_4_0 ;
  input [4:0]\periods_reg[7]_1 ;
  input [0:0]\CAPTURE_S2MM.timeout_count_reg[0]_0 ;
  input [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ;
  input [3:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 ;
  input [2:0]\CAPTURE_S2MM.pcm_data_width_reg[2]_1 ;
  input [23:0]data3;
  input [31:0]\CAPTURE_S2MM.timeout_count_reg[31]_1 ;

  wire [2:0]\CAPTURE_S2MM.no_of_periods_reg[2]_0 ;
  wire [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[0]_0 ;
  wire \CAPTURE_S2MM.no_of_valid_channels_reg[1]_0 ;
  wire [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[2]_0 ;
  wire \CAPTURE_S2MM.no_of_valid_channels_reg[3]_0 ;
  wire \CAPTURE_S2MM.no_of_valid_channels_reg[3]_1 ;
  wire [2:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 ;
  wire \CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 ;
  wire [1:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 ;
  wire [0:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ;
  wire [3:0]\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 ;
  wire \CAPTURE_S2MM.pcm_data_width_reg[1]_0 ;
  wire [2:0]\CAPTURE_S2MM.pcm_data_width_reg[2]_0 ;
  wire [2:0]\CAPTURE_S2MM.pcm_data_width_reg[2]_1 ;
  wire [3:0]\CAPTURE_S2MM.period_size_reg[11]_0 ;
  wire [3:0]\CAPTURE_S2MM.period_size_reg[11]_1 ;
  wire [1:0]\CAPTURE_S2MM.period_size_reg[15]_0 ;
  wire [15:0]\CAPTURE_S2MM.period_size_reg[15]_1 ;
  wire [1:0]\CAPTURE_S2MM.period_size_reg[15]_2 ;
  wire [0:0]\CAPTURE_S2MM.timeout_count_reg[0]_0 ;
  wire [3:0]\CAPTURE_S2MM.timeout_count_reg[15]_0 ;
  wire [3:0]\CAPTURE_S2MM.timeout_count_reg[23]_0 ;
  wire [3:0]\CAPTURE_S2MM.timeout_count_reg[31]_0 ;
  wire [31:0]\CAPTURE_S2MM.timeout_count_reg[31]_1 ;
  wire [0:0]CO;
  wire [5:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [2:0]\INTERLEAVED.byte_count_reg[5] ;
  wire [3:0]\INTERLEAVED.byte_count_reg[5]_0 ;
  wire [2:0]\INTERLEAVED.byte_count_reg[8] ;
  wire \INTERLEAVED.count[3]_i_7_n_0 ;
  wire [3:0]\INTERLEAVED.count_datamover_data_reg ;
  wire [2:0]\INTERLEAVED.current_address_reg[5] ;
  wire [6:0]\INTERLEAVED.current_address_reg[63] ;
  wire [2:0]\INTERLEAVED.current_address_reg[8] ;
  wire [5:0]\INTERLEAVED.current_address_reg[9]_i_2 ;
  wire \INTERLEAVED.period_count[7]_i_4_0 ;
  wire \INTERLEAVED.period_count[7]_i_6_n_0 ;
  wire \INTERLEAVED.period_count[7]_i_7_n_0 ;
  wire \INTERLEAVED.period_count_reg[7] ;
  wire \INTERLEAVED.rd_channel_reg[0] ;
  wire [3:0]\INTERLEAVED.rd_channel_reg[0]_0 ;
  wire [2:0]O;
  wire [1:0]\PCM_TO_PCM.strb_8 ;
  wire [0:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [6:0]byte_count0_carry__0;
  wire byte_count0_carry_i_8_n_0;
  wire byte_count0_carry_i_9_n_0;
  wire \bytes[3]_i_3_n_0 ;
  wire \bytes[3]_i_4_n_0 ;
  wire \bytes[3]_i_5_n_0 ;
  wire \bytes[3]_i_6_n_0 ;
  wire \bytes[6]_i_2_n_0 ;
  wire \bytes[6]_i_3_n_0 ;
  wire \bytes[6]_i_4_n_0 ;
  wire \bytes[6]_i_5_n_0 ;
  wire [6:0]bytes_reg;
  wire \bytes_reg[3]_i_2_n_0 ;
  wire \bytes_reg[3]_i_2_n_1 ;
  wire \bytes_reg[3]_i_2_n_2 ;
  wire \bytes_reg[3]_i_2_n_3 ;
  wire [2:0]\bytes_reg[5] ;
  wire \bytes_reg[6]_i_1_n_1 ;
  wire \bytes_reg[6]_i_1_n_2 ;
  wire \bytes_reg[6]_i_1_n_3 ;
  wire [2:0]\bytes_reg[8] ;
  wire [0:0]\bytes_reg[9] ;
  wire [3:0]\bytes_reg[9]_0 ;
  wire [12:0]bytes_transferred0;
  wire \bytes_transferred[3]_i_3_n_0 ;
  wire \bytes_transferred[3]_i_4_n_0 ;
  wire \bytes_transferred[3]_i_5_n_0 ;
  wire \bytes_transferred[3]_i_6_n_0 ;
  wire \bytes_transferred[6]_i_2_n_0 ;
  wire \bytes_transferred[6]_i_3_n_0 ;
  wire \bytes_transferred[6]_i_4_n_0 ;
  wire \bytes_transferred[6]_i_5_n_0 ;
  wire [6:0]bytes_transferred_reg;
  wire [0:0]\bytes_transferred_reg[3] ;
  wire \bytes_transferred_reg[3]_i_2_n_0 ;
  wire \bytes_transferred_reg[3]_i_2_n_1 ;
  wire \bytes_transferred_reg[3]_i_2_n_2 ;
  wire \bytes_transferred_reg[3]_i_2_n_3 ;
  wire [2:0]\bytes_transferred_reg[4] ;
  wire [2:0]\bytes_transferred_reg[5] ;
  wire \bytes_transferred_reg[6]_i_1_n_1 ;
  wire \bytes_transferred_reg[6]_i_1_n_2 ;
  wire \bytes_transferred_reg[6]_i_1_n_3 ;
  wire [2:0]\bytes_transferred_reg[8] ;
  wire [0:0]\bytes_transferred_reg[9] ;
  wire [3:0]\bytes_transferred_reg[9]_0 ;
  wire [31:0]count_timeout_reg;
  wire [3:0]\count_timeout_reg[15] ;
  wire [3:0]\count_timeout_reg[23] ;
  wire [3:0]\count_timeout_reg[31] ;
  wire [23:0]data3;
  wire dest_arst;
  wire [6:0]dma_transfer_count;
  wire [7:3]no_of_periods;
  wire [3:1]no_of_valid_channels;
  wire p_0_in5_in;
  wire \periods[7]_i_10_n_0 ;
  wire \periods[7]_i_4_n_0 ;
  wire \periods[7]_i_5_n_0 ;
  wire \periods[7]_i_8_n_0 ;
  wire \periods[7]_i_9_n_0 ;
  wire [0:0]\periods_reg[7] ;
  wire \periods_reg[7]_0 ;
  wire [4:0]\periods_reg[7]_1 ;
  wire s2mm_status_valid;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [3:0]s_axis_s2mm_tid;
  wire [1:0]\s_axis_s2mm_tid[3] ;
  wire s_axis_s2mm_tvalid;
  wire sel;
  wire soft_reset_core;
  wire soft_reset_core_reg;
  wire [0:0]soft_reset_core_reg_0;
  wire start_dma;
  wire start_dma_r_reg_0;
  wire start_dma_r_reg_1;
  wire [31:0]timeout_count;
  wire timeout_err;
  wire timeout_err_reg;
  wire timeout_err_reg_0;
  wire [12:0]transfer_count_read2;
  wire \transfer_count_read[3]_i_2_n_0 ;
  wire \transfer_count_read[3]_i_3_n_0 ;
  wire \transfer_count_read[3]_i_4_n_0 ;
  wire \transfer_count_read[3]_i_5_n_0 ;
  wire \transfer_count_read[6]_i_2_n_0 ;
  wire \transfer_count_read[6]_i_3_n_0 ;
  wire \transfer_count_read[6]_i_4_n_0 ;
  wire \transfer_count_read[6]_i_5_n_0 ;
  wire \transfer_count_read_reg[3]_i_1_n_0 ;
  wire \transfer_count_read_reg[3]_i_1_n_1 ;
  wire \transfer_count_read_reg[3]_i_1_n_2 ;
  wire \transfer_count_read_reg[3]_i_1_n_3 ;
  wire [2:0]\transfer_count_read_reg[4] ;
  wire \transfer_count_read_reg[6]_i_1_n_1 ;
  wire \transfer_count_read_reg[6]_i_1_n_2 ;
  wire \transfer_count_read_reg[6]_i_1_n_3 ;
  wire [0:0]\transfer_count_read_reg[9] ;
  wire [3:0]\transfer_count_read_reg[9]_0 ;
  wire wr_en;
  wire \wr_en_reg[1] ;
  wire [0:0]\NLW_bytes_reg[3]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_bytes_transferred_reg[3]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_transfer_count_read_reg[3]_i_1_O_UNCONNECTED ;

  FDRE \CAPTURE_S2MM.no_of_periods_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[16]),
        .Q(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [0]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[17]),
        .Q(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [1]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[18]),
        .Q(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [2]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[19]),
        .Q(no_of_periods[3]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[20]),
        .Q(no_of_periods[4]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[21]),
        .Q(no_of_periods[5]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[22]),
        .Q(no_of_periods[6]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_periods_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[23]),
        .Q(no_of_periods[7]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_valid_channels_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 [0]),
        .Q(Q),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_valid_channels_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 [1]),
        .Q(no_of_valid_channels[1]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_valid_channels_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 [2]),
        .Q(no_of_valid_channels[2]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.no_of_valid_channels_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 [3]),
        .Q(no_of_valid_channels[3]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.pcm_data_width_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.pcm_data_width_reg[2]_1 [0]),
        .Q(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.pcm_data_width_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.pcm_data_width_reg[2]_1 [1]),
        .Q(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.pcm_data_width_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.pcm_data_width_reg[2]_1 [2]),
        .Q(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[0]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [0]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[10]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [10]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[11]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [11]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[12]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [12]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[13]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [13]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[14]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [14]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[15]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [15]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[1]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [1]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[2]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [2]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[3]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [3]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[4]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [4]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[5]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [5]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[6]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [6]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[7]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [7]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[8]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [8]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.period_size_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(data3[9]),
        .Q(\CAPTURE_S2MM.period_size_reg[15]_1 [9]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [0]),
        .Q(timeout_count[0]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [10]),
        .Q(timeout_count[10]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [11]),
        .Q(timeout_count[11]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [12]),
        .Q(timeout_count[12]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [13]),
        .Q(timeout_count[13]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [14]),
        .Q(timeout_count[14]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [15]),
        .Q(timeout_count[15]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [16]),
        .Q(timeout_count[16]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [17]),
        .Q(timeout_count[17]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [18]),
        .Q(timeout_count[18]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [19]),
        .Q(timeout_count[19]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [1]),
        .Q(timeout_count[1]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [20]),
        .Q(timeout_count[20]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [21]),
        .Q(timeout_count[21]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [22]),
        .Q(timeout_count[22]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [23]),
        .Q(timeout_count[23]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [24]),
        .Q(timeout_count[24]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [25]),
        .Q(timeout_count[25]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [26]),
        .Q(timeout_count[26]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [27]),
        .Q(timeout_count[27]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [28]),
        .Q(timeout_count[28]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [29]),
        .Q(timeout_count[29]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [2]),
        .Q(timeout_count[2]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [30]),
        .Q(timeout_count[30]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [31]),
        .Q(timeout_count[31]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [3]),
        .Q(timeout_count[3]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [4]),
        .Q(timeout_count[4]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [5]),
        .Q(timeout_count[5]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [6]),
        .Q(timeout_count[6]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [7]),
        .Q(timeout_count[7]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [8]),
        .Q(timeout_count[8]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  FDRE \CAPTURE_S2MM.timeout_count_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 ),
        .D(\CAPTURE_S2MM.timeout_count_reg[31]_1 [9]),
        .Q(timeout_count[9]),
        .R(\CAPTURE_S2MM.timeout_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \FIRST_LEVEL_BUFFERS[0].xpm_fifo_sync_inst_i_2 
       (.I0(p_0_in5_in),
        .I1(Q),
        .I2(no_of_valid_channels[3]),
        .I3(no_of_valid_channels[2]),
        .I4(no_of_valid_channels[1]),
        .O(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hAAA8)) 
    \FIRST_LEVEL_BUFFERS[1].xpm_fifo_sync_inst_i_1 
       (.I0(p_0_in5_in),
        .I1(no_of_valid_channels[1]),
        .I2(no_of_valid_channels[2]),
        .I3(no_of_valid_channels[3]),
        .O(\wr_en_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000AAA95556)) 
    \INTERLEAVED.count[3]_i_3 
       (.I0(no_of_valid_channels[3]),
        .I1(no_of_valid_channels[2]),
        .I2(Q),
        .I3(no_of_valid_channels[1]),
        .I4(\INTERLEAVED.rd_channel_reg[0]_0 [3]),
        .I5(\INTERLEAVED.count[3]_i_7_n_0 ),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \INTERLEAVED.count[3]_i_5 
       (.I0(start_dma),
        .I1(s_axis_s2mm_aresetn),
        .I2(dest_arst),
        .I3(soft_reset_core),
        .O(start_dma_r_reg_0));
  LUT6 #(
    .INIT(64'hFFFFF69F6FF6FFFF)) 
    \INTERLEAVED.count[3]_i_7 
       (.I0(no_of_valid_channels[2]),
        .I1(\INTERLEAVED.rd_channel_reg[0]_0 [2]),
        .I2(\INTERLEAVED.rd_channel_reg[0]_0 [1]),
        .I3(no_of_valid_channels[1]),
        .I4(Q),
        .I5(\INTERLEAVED.rd_channel_reg[0]_0 [0]),
        .O(\INTERLEAVED.count[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \INTERLEAVED.count_datamover_data0_carry__0_i_1 
       (.I0(Q),
        .I1(no_of_valid_channels[3]),
        .I2(no_of_valid_channels[2]),
        .I3(no_of_valid_channels[1]),
        .I4(\INTERLEAVED.count_datamover_data_reg [3]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0000096090090000)) 
    \INTERLEAVED.count_datamover_data0_carry_i_3 
       (.I0(no_of_valid_channels[2]),
        .I1(\INTERLEAVED.count_datamover_data_reg [2]),
        .I2(\INTERLEAVED.count_datamover_data_reg [1]),
        .I3(no_of_valid_channels[1]),
        .I4(Q),
        .I5(\INTERLEAVED.count_datamover_data_reg [0]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \INTERLEAVED.count_datamover_data0_carry_i_5 
       (.I0(no_of_valid_channels[1]),
        .I1(no_of_valid_channels[2]),
        .I2(no_of_valid_channels[3]),
        .I3(Q),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h5556)) 
    \INTERLEAVED.count_datamover_data0_carry_i_6 
       (.I0(no_of_valid_channels[3]),
        .I1(no_of_valid_channels[2]),
        .I2(Q),
        .I3(no_of_valid_channels[1]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA656A)) 
    \INTERLEAVED.current_address[5]_i_4 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [1]),
        .I1(Q),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(no_of_valid_channels[1]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I5(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\INTERLEAVED.current_address_reg[5] [1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \INTERLEAVED.period_count[7]_i_4 
       (.I0(\INTERLEAVED.current_address_reg[63] [6]),
        .I1(no_of_periods[7]),
        .I2(\INTERLEAVED.current_address_reg[63] [5]),
        .I3(no_of_periods[6]),
        .I4(\INTERLEAVED.period_count[7]_i_6_n_0 ),
        .I5(\INTERLEAVED.period_count[7]_i_7_n_0 ),
        .O(\INTERLEAVED.period_count_reg[7] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \INTERLEAVED.period_count[7]_i_6 
       (.I0(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [0]),
        .I1(\INTERLEAVED.period_count[7]_i_4_0 ),
        .I2(\INTERLEAVED.current_address_reg[63] [0]),
        .I3(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [1]),
        .I4(\INTERLEAVED.current_address_reg[63] [1]),
        .I5(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [2]),
        .O(\INTERLEAVED.period_count[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \INTERLEAVED.period_count[7]_i_7 
       (.I0(no_of_periods[3]),
        .I1(\INTERLEAVED.current_address_reg[63] [2]),
        .I2(\INTERLEAVED.current_address_reg[63] [4]),
        .I3(no_of_periods[5]),
        .I4(\INTERLEAVED.current_address_reg[63] [3]),
        .I5(no_of_periods[4]),
        .O(\INTERLEAVED.period_count[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    \INTERLEAVED.rd_channel[3]_i_1 
       (.I0(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 ),
        .I1(soft_reset_core),
        .I2(dest_arst),
        .I3(s_axis_s2mm_aresetn),
        .I4(\INTERLEAVED.rd_channel_reg[0] ),
        .O(soft_reset_core_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h11010111)) 
    \INTERLEAVED.second_level_xpm_fifo_buffer_i_3 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\PCM_TO_PCM.strb_8 [0]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(\PCM_TO_PCM.strb_8 [1]),
        .O(\CAPTURE_S2MM.pcm_data_width_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h000000B8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(no_of_valid_channels[1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I5(Q),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFB8000000B8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(no_of_valid_channels[2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[3]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I5(no_of_valid_channels[1]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFFF80008)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I4(no_of_valid_channels[2]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h02AA)) 
    byte_count0_carry__0_i_1
       (.I0(byte_count0_carry__0[5]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(no_of_valid_channels[3]),
        .O(\INTERLEAVED.byte_count_reg[8] [2]));
  LUT6 #(
    .INIT(64'h2220222A222A222A)) 
    byte_count0_carry__0_i_2
       (.I0(byte_count0_carry__0[4]),
        .I1(no_of_valid_channels[2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[3]),
        .O(\INTERLEAVED.byte_count_reg[8] [1]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    byte_count0_carry__0_i_3
       (.I0(byte_count0_carry__0[3]),
        .I1(no_of_valid_channels[1]),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[3]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[2]),
        .O(\INTERLEAVED.byte_count_reg[8] [0]));
  LUT5 #(
    .INIT(32'h5700A8FF)) 
    byte_count0_carry__0_i_5
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(byte_count0_carry__0[5]),
        .I4(byte_count0_carry__0[6]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 [2]));
  LUT6 #(
    .INIT(64'h50CFF030AF300FCF)) 
    byte_count0_carry__0_i_6
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I1(no_of_valid_channels[2]),
        .I2(byte_count0_carry__0[4]),
        .I3(byte_count0_carry_i_8_n_0),
        .I4(no_of_valid_channels[3]),
        .I5(byte_count0_carry__0[5]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 [1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    byte_count0_carry__0_i_7
       (.I0(D[3]),
        .I1(byte_count0_carry__0[3]),
        .I2(byte_count0_carry__0[4]),
        .I3(D[4]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 [0]));
  LUT6 #(
    .INIT(64'h020202A2A2A202A2)) 
    byte_count0_carry_i_1
       (.I0(byte_count0_carry__0[2]),
        .I1(Q),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[1]),
        .O(\INTERLEAVED.byte_count_reg[5] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA202A)) 
    byte_count0_carry_i_2
       (.I0(byte_count0_carry__0[1]),
        .I1(Q),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(no_of_valid_channels[1]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I5(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\INTERLEAVED.byte_count_reg[5] [1]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    byte_count0_carry_i_3
       (.I0(byte_count0_carry__0[0]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(\INTERLEAVED.byte_count_reg[5] [0]));
  LUT4 #(
    .INIT(16'hB44B)) 
    byte_count0_carry_i_4
       (.I0(D[2]),
        .I1(byte_count0_carry__0[2]),
        .I2(D[3]),
        .I3(byte_count0_carry__0[3]),
        .O(\INTERLEAVED.byte_count_reg[5]_0 [3]));
  LUT4 #(
    .INIT(16'h7887)) 
    byte_count0_carry_i_5
       (.I0(byte_count0_carry_i_9_n_0),
        .I1(byte_count0_carry__0[1]),
        .I2(D[2]),
        .I3(byte_count0_carry__0[2]),
        .O(\INTERLEAVED.byte_count_reg[5]_0 [2]));
  LUT6 #(
    .INIT(64'h337BFF3FCC8400C0)) 
    byte_count0_carry_i_6
       (.I0(byte_count0_carry__0[0]),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .I5(byte_count0_carry__0[1]),
        .O(\INTERLEAVED.byte_count_reg[5]_0 [1]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    byte_count0_carry_i_7
       (.I0(byte_count0_carry__0[0]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(\INTERLEAVED.byte_count_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h1)) 
    byte_count0_carry_i_8
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(byte_count0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'hEEEFFFEF)) 
    byte_count0_carry_i_9
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(byte_count0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \bytes[3]_i_1 
       (.I0(s2mm_status_valid),
        .I1(\periods_reg[7] ),
        .I2(soft_reset_core),
        .I3(dest_arst),
        .I4(s_axis_s2mm_aresetn),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bytes[3]_i_3 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\bytes[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \bytes[3]_i_4 
       (.I0(Q),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[1]),
        .I5(bytes_reg[2]),
        .O(\bytes[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47000000B8)) 
    \bytes[3]_i_5 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I5(bytes_reg[1]),
        .O(\bytes[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \bytes[3]_i_6 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(Q),
        .I4(bytes_reg[0]),
        .O(\bytes[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \bytes[6]_i_2 
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .O(\bytes[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \bytes[6]_i_3 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(no_of_valid_channels[3]),
        .I3(bytes_reg[5]),
        .O(\bytes[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h54575757ABA8A8A8)) 
    \bytes[6]_i_4 
       (.I0(no_of_valid_channels[2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[3]),
        .I5(bytes_reg[4]),
        .O(\bytes[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \bytes[6]_i_5 
       (.I0(no_of_valid_channels[1]),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[3]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[2]),
        .I5(bytes_reg[3]),
        .O(\bytes[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\bytes_reg[3]_i_2_n_0 ,\bytes_reg[3]_i_2_n_1 ,\bytes_reg[3]_i_2_n_2 ,\bytes_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],bytes_reg[1],\bytes[3]_i_3_n_0 ,1'b0}),
        .O({O,\NLW_bytes_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\bytes[3]_i_4_n_0 ,\bytes[3]_i_5_n_0 ,\bytes[3]_i_6_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_reg[6]_i_1 
       (.CI(\bytes_reg[3]_i_2_n_0 ),
        .CO({\bytes_reg[9] ,\bytes_reg[6]_i_1_n_1 ,\bytes_reg[6]_i_1_n_2 ,\bytes_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes[6]_i_2_n_0 ,D[4:3]}),
        .O(\bytes_reg[9]_0 ),
        .S({bytes_reg[6],\bytes[6]_i_3_n_0 ,\bytes[6]_i_4_n_0 ,\bytes[6]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \bytes_transferred[3]_i_1 
       (.I0(\bytes_transferred_reg[3] ),
        .I1(s2mm_status_valid),
        .I2(soft_reset_core),
        .I3(dest_arst),
        .I4(s_axis_s2mm_aresetn),
        .I5(start_dma),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bytes_transferred[3]_i_3 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\bytes_transferred[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \bytes_transferred[3]_i_4 
       (.I0(Q),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[1]),
        .I5(bytes_transferred_reg[2]),
        .O(\bytes_transferred[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47000000B8)) 
    \bytes_transferred[3]_i_5 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I5(bytes_transferred_reg[1]),
        .O(\bytes_transferred[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \bytes_transferred[3]_i_6 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(Q),
        .I4(bytes_transferred_reg[0]),
        .O(\bytes_transferred[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \bytes_transferred[6]_i_2 
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .O(\bytes_transferred[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \bytes_transferred[6]_i_3 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(no_of_valid_channels[3]),
        .I3(bytes_transferred_reg[5]),
        .O(\bytes_transferred[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h54575757ABA8A8A8)) 
    \bytes_transferred[6]_i_4 
       (.I0(no_of_valid_channels[2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[3]),
        .I5(bytes_transferred_reg[4]),
        .O(\bytes_transferred[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \bytes_transferred[6]_i_5 
       (.I0(no_of_valid_channels[1]),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[3]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[2]),
        .I5(bytes_transferred_reg[3]),
        .O(\bytes_transferred[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\bytes_transferred_reg[3]_i_2_n_0 ,\bytes_transferred_reg[3]_i_2_n_1 ,\bytes_transferred_reg[3]_i_2_n_2 ,\bytes_transferred_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],bytes_transferred_reg[1],\bytes_transferred[3]_i_3_n_0 ,1'b0}),
        .O({\bytes_transferred_reg[4] ,\NLW_bytes_transferred_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\bytes_transferred[3]_i_4_n_0 ,\bytes_transferred[3]_i_5_n_0 ,\bytes_transferred[3]_i_6_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bytes_transferred_reg[6]_i_1 
       (.CI(\bytes_transferred_reg[3]_i_2_n_0 ),
        .CO({\bytes_transferred_reg[9] ,\bytes_transferred_reg[6]_i_1_n_1 ,\bytes_transferred_reg[6]_i_1_n_2 ,\bytes_transferred_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\bytes_transferred[6]_i_2_n_0 ,D[4:3]}),
        .O(\bytes_transferred_reg[9]_0 ),
        .S({bytes_transferred_reg[6],\bytes_transferred[6]_i_3_n_0 ,\bytes_transferred[6]_i_4_n_0 ,\bytes_transferred[6]_i_5_n_0 }));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/INTERLEAVED.current_address[5]_i_3 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [2]),
        .I1(Q),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[1]),
        .O(\INTERLEAVED.current_address_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/INTERLEAVED.current_address[5]_i_5 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [0]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(\INTERLEAVED.current_address_reg[5] [0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_3 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [5]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(no_of_valid_channels[3]),
        .O(\INTERLEAVED.current_address_reg[8] [2]));
  LUT6 #(
    .INIT(64'h6665666A666A666A)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_4 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [4]),
        .I1(no_of_valid_channels[2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[3]),
        .O(\INTERLEAVED.current_address_reg[8] [1]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/INTERLEAVED.current_address[9]_i_5 
       (.I0(\INTERLEAVED.current_address_reg[9]_i_2 [3]),
        .I1(no_of_valid_channels[1]),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[3]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[2]),
        .O(\INTERLEAVED.current_address_reg[8] [0]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/i__carry_i_10 
       (.I0(bytes_transferred_reg[3]),
        .I1(no_of_valid_channels[1]),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[3]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[2]),
        .O(\bytes_transferred_reg[8] [0]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/i__carry_i_11 
       (.I0(bytes_transferred_reg[2]),
        .I1(Q),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[1]),
        .O(\bytes_transferred_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/i__carry_i_13 
       (.I0(bytes_transferred_reg[0]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(\bytes_transferred_reg[5] [0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/i__carry_i_8 
       (.I0(bytes_transferred_reg[5]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(no_of_valid_channels[3]),
        .O(\bytes_transferred_reg[8] [2]));
  LUT6 #(
    .INIT(64'h6665666A666A666A)) 
    \command_generator_1/i__carry_i_9 
       (.I0(bytes_transferred_reg[4]),
        .I1(no_of_valid_channels[2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[3]),
        .O(\bytes_transferred_reg[8] [1]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/transfer_count_read1_carry_i_10 
       (.I0(bytes_reg[3]),
        .I1(no_of_valid_channels[1]),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[3]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[2]),
        .O(\bytes_reg[8] [0]));
  LUT6 #(
    .INIT(64'h565656A6A6A656A6)) 
    \command_generator_1/transfer_count_read1_carry_i_11 
       (.I0(bytes_reg[2]),
        .I1(Q),
        .I2(byte_count0_carry_i_8_n_0),
        .I3(no_of_valid_channels[2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[1]),
        .O(\bytes_reg[5] [2]));
  LUT5 #(
    .INIT(32'hAAA9AAAA)) 
    \command_generator_1/transfer_count_read1_carry_i_13 
       (.I0(bytes_reg[0]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(Q),
        .O(\bytes_reg[5] [0]));
  LUT4 #(
    .INIT(16'h56AA)) 
    \command_generator_1/transfer_count_read1_carry_i_8 
       (.I0(bytes_reg[5]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(no_of_valid_channels[3]),
        .O(\bytes_reg[8] [2]));
  LUT6 #(
    .INIT(64'h6665666A666A666A)) 
    \command_generator_1/transfer_count_read1_carry_i_9 
       (.I0(bytes_reg[4]),
        .I1(no_of_valid_channels[2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I5(no_of_valid_channels[3]),
        .O(\bytes_reg[8] [1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_timeout[0]_i_2 
       (.I0(CO),
        .O(sel));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1
       (.I0(\CAPTURE_S2MM.period_size_reg[15]_1 [15]),
        .I1(bytes_transferred0[12]),
        .O(\CAPTURE_S2MM.period_size_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry__0_i_2
       (.I0(bytes_transferred0[11]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [14]),
        .I2(bytes_transferred0[10]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [13]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [12]),
        .I5(bytes_transferred0[9]),
        .O(\CAPTURE_S2MM.period_size_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA656A)) 
    i__carry_i_12
       (.I0(bytes_transferred_reg[1]),
        .I1(Q),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(no_of_valid_channels[1]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I5(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\bytes_transferred_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1__0
       (.I0(bytes_transferred0[8]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [11]),
        .I2(bytes_transferred0[7]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [10]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [9]),
        .I5(bytes_transferred0[6]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_1 [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2__0
       (.I0(bytes_transferred0[5]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [8]),
        .I2(bytes_transferred0[4]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [7]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [6]),
        .I5(bytes_transferred0[3]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_1 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3
       (.I0(s_axis_s2mm_tid[3]),
        .I1(no_of_valid_channels[3]),
        .I2(s_axis_s2mm_tid[2]),
        .I3(no_of_valid_channels[2]),
        .O(\s_axis_s2mm_tid[3] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3__0
       (.I0(bytes_transferred0[2]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [5]),
        .I2(bytes_transferred0[1]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [4]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [3]),
        .I5(bytes_transferred0[0]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_1 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4
       (.I0(s_axis_s2mm_tid[1]),
        .I1(no_of_valid_channels[1]),
        .I2(s_axis_s2mm_tid[0]),
        .I3(Q),
        .O(\s_axis_s2mm_tid[3] [0]));
  LUT3 #(
    .INIT(8'h01)) 
    i__carry_i_4__0
       (.I0(\CAPTURE_S2MM.period_size_reg[15]_1 [1]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [2]),
        .I2(\CAPTURE_S2MM.period_size_reg[15]_1 [0]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_1 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_7
       (.I0(no_of_valid_channels[3]),
        .I1(s_axis_s2mm_tid[3]),
        .I2(no_of_valid_channels[2]),
        .I3(s_axis_s2mm_tid[2]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_8
       (.I0(no_of_valid_channels[1]),
        .I1(s_axis_s2mm_tid[1]),
        .I2(Q),
        .I3(s_axis_s2mm_tid[0]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 [0]));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    period_interrupt_i_1
       (.I0(soft_reset_core),
        .I1(dest_arst),
        .I2(s_axis_s2mm_aresetn),
        .I3(start_dma),
        .I4(\bytes_transferred_reg[3] ),
        .I5(s2mm_status_valid),
        .O(soft_reset_core_reg));
  LUT6 #(
    .INIT(64'h00200000FFFFFFFF)) 
    \periods[7]_i_1 
       (.I0(\periods_reg[7] ),
        .I1(\periods[7]_i_4_n_0 ),
        .I2(\periods[7]_i_5_n_0 ),
        .I3(\periods_reg[7]_0 ),
        .I4(s2mm_status_valid),
        .I5(start_dma_r_reg_0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    \periods[7]_i_10 
       (.I0(\periods_reg[7]_1 [0]),
        .I1(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [0]),
        .I3(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [2]),
        .I4(no_of_periods[3]),
        .O(\periods[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \periods[7]_i_2 
       (.I0(\periods_reg[7] ),
        .I1(s2mm_status_valid),
        .O(E));
  LUT5 #(
    .INIT(32'hF96F6FF6)) 
    \periods[7]_i_4 
       (.I0(\periods_reg[7]_1 [4]),
        .I1(no_of_periods[7]),
        .I2(no_of_periods[6]),
        .I3(\periods[7]_i_8_n_0 ),
        .I4(\periods_reg[7]_1 [3]),
        .O(\periods[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000061080861)) 
    \periods[7]_i_5 
       (.I0(\periods_reg[7]_1 [1]),
        .I1(\periods[7]_i_9_n_0 ),
        .I2(no_of_periods[4]),
        .I3(\periods_reg[7]_1 [2]),
        .I4(no_of_periods[5]),
        .I5(\periods[7]_i_10_n_0 ),
        .O(\periods[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \periods[7]_i_8 
       (.I0(no_of_periods[4]),
        .I1(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [0]),
        .I3(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [1]),
        .I4(no_of_periods[3]),
        .I5(no_of_periods[5]),
        .O(\periods[7]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \periods[7]_i_9 
       (.I0(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [2]),
        .I1(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.no_of_periods_reg[2]_0 [1]),
        .I3(no_of_periods[3]),
        .O(\periods[7]_i_9_n_0 ));
  FDRE start_dma_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(start_dma_r_reg_1),
        .Q(start_dma),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    start_reading_i_3
       (.I0(no_of_valid_channels[3]),
        .I1(no_of_valid_channels[2]),
        .I2(no_of_valid_channels[1]),
        .O(\CAPTURE_S2MM.no_of_valid_channels_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__0_i_1
       (.I0(count_timeout_reg[15]),
        .I1(timeout_count[15]),
        .I2(count_timeout_reg[14]),
        .I3(timeout_count[14]),
        .O(\count_timeout_reg[15] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__0_i_2
       (.I0(count_timeout_reg[13]),
        .I1(timeout_count[13]),
        .I2(count_timeout_reg[12]),
        .I3(timeout_count[12]),
        .O(\count_timeout_reg[15] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__0_i_3
       (.I0(count_timeout_reg[11]),
        .I1(timeout_count[11]),
        .I2(count_timeout_reg[10]),
        .I3(timeout_count[10]),
        .O(\count_timeout_reg[15] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__0_i_4
       (.I0(count_timeout_reg[9]),
        .I1(timeout_count[9]),
        .I2(count_timeout_reg[8]),
        .I3(timeout_count[8]),
        .O(\count_timeout_reg[15] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__0_i_5
       (.I0(timeout_count[15]),
        .I1(count_timeout_reg[15]),
        .I2(timeout_count[14]),
        .I3(count_timeout_reg[14]),
        .O(\CAPTURE_S2MM.timeout_count_reg[15]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__0_i_6
       (.I0(timeout_count[13]),
        .I1(count_timeout_reg[13]),
        .I2(timeout_count[12]),
        .I3(count_timeout_reg[12]),
        .O(\CAPTURE_S2MM.timeout_count_reg[15]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__0_i_7
       (.I0(timeout_count[11]),
        .I1(count_timeout_reg[11]),
        .I2(timeout_count[10]),
        .I3(count_timeout_reg[10]),
        .O(\CAPTURE_S2MM.timeout_count_reg[15]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__0_i_8
       (.I0(timeout_count[9]),
        .I1(count_timeout_reg[9]),
        .I2(timeout_count[8]),
        .I3(count_timeout_reg[8]),
        .O(\CAPTURE_S2MM.timeout_count_reg[15]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__1_i_1
       (.I0(count_timeout_reg[23]),
        .I1(timeout_count[23]),
        .I2(count_timeout_reg[22]),
        .I3(timeout_count[22]),
        .O(\count_timeout_reg[23] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__1_i_2
       (.I0(count_timeout_reg[21]),
        .I1(timeout_count[21]),
        .I2(count_timeout_reg[20]),
        .I3(timeout_count[20]),
        .O(\count_timeout_reg[23] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__1_i_3
       (.I0(count_timeout_reg[19]),
        .I1(timeout_count[19]),
        .I2(count_timeout_reg[18]),
        .I3(timeout_count[18]),
        .O(\count_timeout_reg[23] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__1_i_4
       (.I0(count_timeout_reg[17]),
        .I1(timeout_count[17]),
        .I2(count_timeout_reg[16]),
        .I3(timeout_count[16]),
        .O(\count_timeout_reg[23] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__1_i_5
       (.I0(timeout_count[23]),
        .I1(count_timeout_reg[23]),
        .I2(timeout_count[22]),
        .I3(count_timeout_reg[22]),
        .O(\CAPTURE_S2MM.timeout_count_reg[23]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__1_i_6
       (.I0(timeout_count[21]),
        .I1(count_timeout_reg[21]),
        .I2(timeout_count[20]),
        .I3(count_timeout_reg[20]),
        .O(\CAPTURE_S2MM.timeout_count_reg[23]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__1_i_7
       (.I0(timeout_count[19]),
        .I1(count_timeout_reg[19]),
        .I2(timeout_count[18]),
        .I3(count_timeout_reg[18]),
        .O(\CAPTURE_S2MM.timeout_count_reg[23]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__1_i_8
       (.I0(timeout_count[17]),
        .I1(count_timeout_reg[17]),
        .I2(timeout_count[16]),
        .I3(count_timeout_reg[16]),
        .O(\CAPTURE_S2MM.timeout_count_reg[23]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__2_i_1
       (.I0(count_timeout_reg[31]),
        .I1(timeout_count[31]),
        .I2(count_timeout_reg[30]),
        .I3(timeout_count[30]),
        .O(\count_timeout_reg[31] [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__2_i_2
       (.I0(count_timeout_reg[29]),
        .I1(timeout_count[29]),
        .I2(count_timeout_reg[28]),
        .I3(timeout_count[28]),
        .O(\count_timeout_reg[31] [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__2_i_3
       (.I0(count_timeout_reg[27]),
        .I1(timeout_count[27]),
        .I2(count_timeout_reg[26]),
        .I3(timeout_count[26]),
        .O(\count_timeout_reg[31] [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry__2_i_4
       (.I0(count_timeout_reg[25]),
        .I1(timeout_count[25]),
        .I2(count_timeout_reg[24]),
        .I3(timeout_count[24]),
        .O(\count_timeout_reg[31] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__2_i_5
       (.I0(timeout_count[31]),
        .I1(count_timeout_reg[31]),
        .I2(timeout_count[30]),
        .I3(count_timeout_reg[30]),
        .O(\CAPTURE_S2MM.timeout_count_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__2_i_6
       (.I0(timeout_count[29]),
        .I1(count_timeout_reg[29]),
        .I2(timeout_count[28]),
        .I3(count_timeout_reg[28]),
        .O(\CAPTURE_S2MM.timeout_count_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__2_i_7
       (.I0(timeout_count[27]),
        .I1(count_timeout_reg[27]),
        .I2(timeout_count[26]),
        .I3(count_timeout_reg[26]),
        .O(\CAPTURE_S2MM.timeout_count_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry__2_i_8
       (.I0(timeout_count[25]),
        .I1(count_timeout_reg[25]),
        .I2(timeout_count[24]),
        .I3(count_timeout_reg[24]),
        .O(\CAPTURE_S2MM.timeout_count_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry_i_1
       (.I0(count_timeout_reg[7]),
        .I1(timeout_count[7]),
        .I2(count_timeout_reg[6]),
        .I3(timeout_count[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry_i_2
       (.I0(count_timeout_reg[5]),
        .I1(timeout_count[5]),
        .I2(count_timeout_reg[4]),
        .I3(timeout_count[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry_i_3
       (.I0(count_timeout_reg[3]),
        .I1(timeout_count[3]),
        .I2(count_timeout_reg[2]),
        .I3(timeout_count[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    timeout_err0_carry_i_4
       (.I0(count_timeout_reg[1]),
        .I1(timeout_count[1]),
        .I2(count_timeout_reg[0]),
        .I3(timeout_count[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry_i_5
       (.I0(timeout_count[7]),
        .I1(count_timeout_reg[7]),
        .I2(timeout_count[6]),
        .I3(count_timeout_reg[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry_i_6
       (.I0(timeout_count[5]),
        .I1(count_timeout_reg[5]),
        .I2(timeout_count[4]),
        .I3(count_timeout_reg[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry_i_7
       (.I0(timeout_count[3]),
        .I1(count_timeout_reg[3]),
        .I2(timeout_count[2]),
        .I3(count_timeout_reg[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    timeout_err0_carry_i_8
       (.I0(timeout_count[1]),
        .I1(count_timeout_reg[1]),
        .I2(timeout_count[0]),
        .I3(count_timeout_reg[0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h0000AAEA)) 
    timeout_err_i_1
       (.I0(timeout_err),
        .I1(CO),
        .I2(start_dma),
        .I3(s_axis_s2mm_tvalid),
        .I4(timeout_err_reg_0),
        .O(timeout_err_reg));
  LUT2 #(
    .INIT(4'h9)) 
    transfer_count_read1_carry__0_i_1
       (.I0(\CAPTURE_S2MM.period_size_reg[15]_1 [15]),
        .I1(transfer_count_read2[12]),
        .O(\CAPTURE_S2MM.period_size_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry__0_i_2
       (.I0(transfer_count_read2[11]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [14]),
        .I2(transfer_count_read2[10]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [13]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [12]),
        .I5(transfer_count_read2[9]),
        .O(\CAPTURE_S2MM.period_size_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_1
       (.I0(transfer_count_read2[8]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [11]),
        .I2(transfer_count_read2[6]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [9]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [10]),
        .I5(transfer_count_read2[7]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_0 [3]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA656A)) 
    transfer_count_read1_carry_i_12
       (.I0(bytes_reg[1]),
        .I1(Q),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(no_of_valid_channels[1]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I5(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\bytes_reg[5] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_2
       (.I0(transfer_count_read2[5]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [8]),
        .I2(transfer_count_read2[4]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [7]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [6]),
        .I5(transfer_count_read2[3]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    transfer_count_read1_carry_i_3
       (.I0(transfer_count_read2[2]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [5]),
        .I2(transfer_count_read2[1]),
        .I3(\CAPTURE_S2MM.period_size_reg[15]_1 [4]),
        .I4(\CAPTURE_S2MM.period_size_reg[15]_1 [3]),
        .I5(transfer_count_read2[0]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h01)) 
    transfer_count_read1_carry_i_4
       (.I0(\CAPTURE_S2MM.period_size_reg[15]_1 [1]),
        .I1(\CAPTURE_S2MM.period_size_reg[15]_1 [2]),
        .I2(\CAPTURE_S2MM.period_size_reg[15]_1 [0]),
        .O(\CAPTURE_S2MM.period_size_reg[11]_0 [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \transfer_count_read[3]_i_2 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .O(\transfer_count_read[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \transfer_count_read[3]_i_3 
       (.I0(Q),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[1]),
        .I5(dma_transfer_count[2]),
        .O(\transfer_count_read[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF47000000B8)) 
    \transfer_count_read[3]_i_4 
       (.I0(Q),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I2(no_of_valid_channels[1]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I4(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I5(dma_transfer_count[1]),
        .O(\transfer_count_read[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFEFF0100)) 
    \transfer_count_read[3]_i_5 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I3(Q),
        .I4(dma_transfer_count[0]),
        .O(\transfer_count_read[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hA8)) 
    \transfer_count_read[6]_i_2 
       (.I0(no_of_valid_channels[3]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .O(\transfer_count_read[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \transfer_count_read[6]_i_3 
       (.I0(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(no_of_valid_channels[3]),
        .I3(dma_transfer_count[5]),
        .O(\transfer_count_read[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h54575757ABA8A8A8)) 
    \transfer_count_read[6]_i_4 
       (.I0(no_of_valid_channels[2]),
        .I1(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [1]),
        .I2(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [2]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[3]),
        .I5(dma_transfer_count[4]),
        .O(\transfer_count_read[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h111DDD1DEEE222E2)) 
    \transfer_count_read[6]_i_5 
       (.I0(no_of_valid_channels[1]),
        .I1(byte_count0_carry_i_8_n_0),
        .I2(no_of_valid_channels[3]),
        .I3(\CAPTURE_S2MM.pcm_data_width_reg[2]_0 [0]),
        .I4(no_of_valid_channels[2]),
        .I5(dma_transfer_count[3]),
        .O(\transfer_count_read[6]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\transfer_count_read_reg[3]_i_1_n_0 ,\transfer_count_read_reg[3]_i_1_n_1 ,\transfer_count_read_reg[3]_i_1_n_2 ,\transfer_count_read_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({D[2],dma_transfer_count[1],\transfer_count_read[3]_i_2_n_0 ,1'b0}),
        .O({\transfer_count_read_reg[4] ,\NLW_transfer_count_read_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\transfer_count_read[3]_i_3_n_0 ,\transfer_count_read[3]_i_4_n_0 ,\transfer_count_read[3]_i_5_n_0 ,1'b0}));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \transfer_count_read_reg[6]_i_1 
       (.CI(\transfer_count_read_reg[3]_i_1_n_0 ),
        .CO({\transfer_count_read_reg[9] ,\transfer_count_read_reg[6]_i_1_n_1 ,\transfer_count_read_reg[6]_i_1_n_2 ,\transfer_count_read_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\transfer_count_read[6]_i_2_n_0 ,D[4:3]}),
        .O(\transfer_count_read_reg[9]_0 ),
        .S({dma_transfer_count[6],\transfer_count_read[6]_i_3_n_0 ,\transfer_count_read[6]_i_4_n_0 ,\transfer_count_read[6]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "audio_formatter_v1_0_9_s2mm_top" *) 
module design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_top
   (start_dma_lite_r1,
    s_axi_lite_bvalid_s2mm,
    s_axi_lite_wready,
    D,
    \size_per_channel_reg[15] ,
    \rReadAddr_reg[4] ,
    \rReadAddr_reg[4]_0 ,
    \transfer_count_read_reg[5] ,
    \rReadAddr_reg[4]_1 ,
    \rReadAddr_reg[4]_2 ,
    \rReadAddr_reg[4]_3 ,
    \rReadAddr_reg[4]_4 ,
    \rReadAddr_reg[4]_5 ,
    \rReadAddr_reg[4]_6 ,
    \rReadAddr_reg[4]_7 ,
    \transfer_count_read_reg[14] ,
    \rReadAddr_reg[8] ,
    \transfer_count_read_reg[20] ,
    \transfer_count_read_reg[22] ,
    \rReadAddr_reg[4]_8 ,
    \period_size_reg[2] ,
    \timeout_counter_reg[30] ,
    \timeout_counter_reg[31] ,
    irq_s2mm,
    s_axi_lite_awready,
    s_axi_lite_bresp,
    \rReadAddr_reg[2] ,
    \rReadAddr_reg[2]_0 ,
    oAxi_BValid_reg,
    \rReadAddr_reg[2]_1 ,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wdata,
    m_axi_s2mm_bready,
    s_axis_s2mm_tready,
    m_axi_s2mm_wlast,
    s_axi_lite_wdata,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s_axi_lite_aresetn,
    \BOTH_ENABLED.transaction_s2mm ,
    \BOTH_ENABLED.transaction_mm2s ,
    s_axi_lite_wready_mm2s,
    s_axi_lite_wvalid,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_aresetn,
    dest_arst,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    \oAxi_RData_reg[0] ,
    \oAxi_RData_reg[19] ,
    Q,
    \oAxi_RData_reg[21] ,
    \oAxi_RData_reg[18] ,
    \oAxi_RData_reg[17] ,
    \oAxi_RData_reg[16] ,
    \oAxi_RData_reg[16]_0 ,
    \oAxi_RData_reg[21]_0 ,
    \oAxi_RData_reg[21]_1 ,
    \oAxi_RData_reg[9] ,
    \oAxi_RData_reg[25] ,
    \oAxi_RData_reg[29] ,
    \oAxi_RData_reg[29]_0 ,
    \oAxi_RData_reg[29]_1 ,
    \oAxi_RData_reg[26] ,
    \oAxi_RData_reg[2] ,
    \oAxi_RData_reg[27] ,
    \oAxi_RData_reg[28] ,
    \oAxi_RData_reg[29]_2 ,
    \oAxi_RData_reg[9]_0 ,
    \oAxi_RData_reg[1] ,
    \oAxi_RData_reg[0]_0 ,
    \oAxi_RData_reg[0]_1 ,
    \oAxi_RData_reg[9]_1 ,
    \oAxi_RData_reg[9]_2 ,
    \oAxi_RData_reg[1]_0 ,
    \oAxi_RData_reg[0]_2 ,
    \oAxi_RData_reg[15] ,
    \oAxi_RData_reg[15]_0 ,
    \oAxi_RData_reg[14] ,
    \oAxi_RData_reg[15]_1 ,
    s_axi_lite_awready_mm2s,
    s_axi_lite_bresp_mm2s,
    m_axi_s2mm_awready,
    s_axi_lite_bready,
    s_axi_lite_bvalid_mm2s,
    \oAxi_RData_reg[9]_3 ,
    m_axi_s2mm_bresp,
    s_axis_s2mm_tid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bvalid,
    s_axis_s2mm_tdata);
  output start_dma_lite_r1;
  output s_axi_lite_bvalid_s2mm;
  output s_axi_lite_wready;
  output [12:0]D;
  output [12:0]\size_per_channel_reg[15] ;
  output \rReadAddr_reg[4] ;
  output \rReadAddr_reg[4]_0 ;
  output \transfer_count_read_reg[5] ;
  output \rReadAddr_reg[4]_1 ;
  output \rReadAddr_reg[4]_2 ;
  output \rReadAddr_reg[4]_3 ;
  output \rReadAddr_reg[4]_4 ;
  output \rReadAddr_reg[4]_5 ;
  output \rReadAddr_reg[4]_6 ;
  output \rReadAddr_reg[4]_7 ;
  output \transfer_count_read_reg[14] ;
  output \rReadAddr_reg[8] ;
  output \transfer_count_read_reg[20] ;
  output \transfer_count_read_reg[22] ;
  output \rReadAddr_reg[4]_8 ;
  output \period_size_reg[2] ;
  output \timeout_counter_reg[30] ;
  output \timeout_counter_reg[31] ;
  output irq_s2mm;
  output s_axi_lite_awready;
  output [0:0]s_axi_lite_bresp;
  output \rReadAddr_reg[2] ;
  output \rReadAddr_reg[2]_0 ;
  output oAxi_BValid_reg;
  output \rReadAddr_reg[2]_1 ;
  output m_axi_s2mm_wvalid;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output [31:0]m_axi_s2mm_wdata;
  output m_axi_s2mm_bready;
  output s_axis_s2mm_tready;
  output m_axi_s2mm_wlast;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s_axi_lite_aresetn;
  input \BOTH_ENABLED.transaction_s2mm ;
  input \BOTH_ENABLED.transaction_mm2s ;
  input s_axi_lite_wready_mm2s;
  input s_axi_lite_wvalid;
  input s_axis_s2mm_tvalid;
  input s_axis_s2mm_aresetn;
  input dest_arst;
  input s_axi_lite_awvalid;
  input [11:0]s_axi_lite_awaddr;
  input \oAxi_RData_reg[0] ;
  input \oAxi_RData_reg[19] ;
  input [4:0]Q;
  input \oAxi_RData_reg[21] ;
  input \oAxi_RData_reg[18] ;
  input \oAxi_RData_reg[17] ;
  input \oAxi_RData_reg[16] ;
  input \oAxi_RData_reg[16]_0 ;
  input \oAxi_RData_reg[21]_0 ;
  input \oAxi_RData_reg[21]_1 ;
  input \oAxi_RData_reg[9] ;
  input \oAxi_RData_reg[25] ;
  input \oAxi_RData_reg[29] ;
  input \oAxi_RData_reg[29]_0 ;
  input \oAxi_RData_reg[29]_1 ;
  input \oAxi_RData_reg[26] ;
  input \oAxi_RData_reg[2] ;
  input \oAxi_RData_reg[27] ;
  input \oAxi_RData_reg[28] ;
  input \oAxi_RData_reg[29]_2 ;
  input \oAxi_RData_reg[9]_0 ;
  input \oAxi_RData_reg[1] ;
  input \oAxi_RData_reg[0]_0 ;
  input \oAxi_RData_reg[0]_1 ;
  input \oAxi_RData_reg[9]_1 ;
  input \oAxi_RData_reg[9]_2 ;
  input \oAxi_RData_reg[1]_0 ;
  input \oAxi_RData_reg[0]_2 ;
  input \oAxi_RData_reg[15] ;
  input \oAxi_RData_reg[15]_0 ;
  input \oAxi_RData_reg[14] ;
  input \oAxi_RData_reg[15]_1 ;
  input s_axi_lite_awready_mm2s;
  input [0:0]s_axi_lite_bresp_mm2s;
  input m_axi_s2mm_awready;
  input s_axi_lite_bready;
  input s_axi_lite_bvalid_mm2s;
  input \oAxi_RData_reg[9]_3 ;
  input [1:0]m_axi_s2mm_bresp;
  input [7:0]s_axis_s2mm_tid;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_bvalid;
  input [31:0]s_axis_s2mm_tdata;

  wire \BOTH_ENABLED.transaction_mm2s ;
  wire \BOTH_ENABLED.transaction_s2mm ;
  wire [12:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0 ;
  wire \INTERLEAVED.cmd_valid_i_1_n_0 ;
  wire \INTERLEAVED.write_to_buffer_i_1_n_0 ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_pushed ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_reg_empty ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_ld_xfer_reg ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_pop_input_reg ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_reg_empty ;
  wire [82:82]\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/p_0_in3_in ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full ;
  wire [0:0]\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ;
  wire [0:0]\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_mstr2addr_burst ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stat2wsc_status_ready ;
  wire \I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_wsc2stat_status_valid ;
  wire \I_DATAMOVER_S2MM/sig_cmd_stat_rst_user_reg_n_cdc_from ;
  wire \I_DATAMOVER_S2MM/sig_cmd_type_slice ;
  wire \I_DATAMOVER_S2MM/sig_s_h_halt_reg ;
  wire [1:0]\PCM_TO_PCM.strb_8 ;
  wire [4:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire [63:0]buffer_start_address_lite;
  wire [15:3]\buffering_1/INTERLEAVED.count_datamover_data_reg ;
  wire [3:0]\buffering_1/INTERLEAVED.rd_channel_reg ;
  wire [1:0]\buffering_1/empty ;
  wire \buffering_1/p_0_in5_in ;
  wire \buffering_1/rst0 ;
  wire \buffering_1/rst01_out ;
  wire \buffering_1/start_reading ;
  wire \buffering_1/start_reading0 ;
  wire \buffering_1/start_reading_r ;
  wire \buffering_1/wr_en_r_0 ;
  wire \buffering_1/wr_en_r_1 ;
  wire [9:3]\command_generator_1/byte_count ;
  wire [9:3]\command_generator_1/bytes_reg ;
  wire [15:3]\command_generator_1/bytes_transferred0 ;
  wire \command_generator_1/bytes_transferred00_out ;
  wire [9:3]\command_generator_1/bytes_transferred_reg ;
  wire [7:3]\command_generator_1/periods_reg ;
  wire \command_generator_1/start_dma_r ;
  wire \command_generator_1/transfer_count_read1 ;
  wire [15:3]\command_generator_1/transfer_count_read2 ;
  wire \count_timeout[0]_i_4_n_0 ;
  wire [31:0]count_timeout_reg;
  wire \count_timeout_reg[0]_i_3_n_0 ;
  wire \count_timeout_reg[0]_i_3_n_1 ;
  wire \count_timeout_reg[0]_i_3_n_2 ;
  wire \count_timeout_reg[0]_i_3_n_3 ;
  wire \count_timeout_reg[0]_i_3_n_4 ;
  wire \count_timeout_reg[0]_i_3_n_5 ;
  wire \count_timeout_reg[0]_i_3_n_6 ;
  wire \count_timeout_reg[0]_i_3_n_7 ;
  wire \count_timeout_reg[12]_i_1_n_0 ;
  wire \count_timeout_reg[12]_i_1_n_1 ;
  wire \count_timeout_reg[12]_i_1_n_2 ;
  wire \count_timeout_reg[12]_i_1_n_3 ;
  wire \count_timeout_reg[12]_i_1_n_4 ;
  wire \count_timeout_reg[12]_i_1_n_5 ;
  wire \count_timeout_reg[12]_i_1_n_6 ;
  wire \count_timeout_reg[12]_i_1_n_7 ;
  wire \count_timeout_reg[16]_i_1_n_0 ;
  wire \count_timeout_reg[16]_i_1_n_1 ;
  wire \count_timeout_reg[16]_i_1_n_2 ;
  wire \count_timeout_reg[16]_i_1_n_3 ;
  wire \count_timeout_reg[16]_i_1_n_4 ;
  wire \count_timeout_reg[16]_i_1_n_5 ;
  wire \count_timeout_reg[16]_i_1_n_6 ;
  wire \count_timeout_reg[16]_i_1_n_7 ;
  wire \count_timeout_reg[20]_i_1_n_0 ;
  wire \count_timeout_reg[20]_i_1_n_1 ;
  wire \count_timeout_reg[20]_i_1_n_2 ;
  wire \count_timeout_reg[20]_i_1_n_3 ;
  wire \count_timeout_reg[20]_i_1_n_4 ;
  wire \count_timeout_reg[20]_i_1_n_5 ;
  wire \count_timeout_reg[20]_i_1_n_6 ;
  wire \count_timeout_reg[20]_i_1_n_7 ;
  wire \count_timeout_reg[24]_i_1_n_0 ;
  wire \count_timeout_reg[24]_i_1_n_1 ;
  wire \count_timeout_reg[24]_i_1_n_2 ;
  wire \count_timeout_reg[24]_i_1_n_3 ;
  wire \count_timeout_reg[24]_i_1_n_4 ;
  wire \count_timeout_reg[24]_i_1_n_5 ;
  wire \count_timeout_reg[24]_i_1_n_6 ;
  wire \count_timeout_reg[24]_i_1_n_7 ;
  wire \count_timeout_reg[28]_i_1_n_1 ;
  wire \count_timeout_reg[28]_i_1_n_2 ;
  wire \count_timeout_reg[28]_i_1_n_3 ;
  wire \count_timeout_reg[28]_i_1_n_4 ;
  wire \count_timeout_reg[28]_i_1_n_5 ;
  wire \count_timeout_reg[28]_i_1_n_6 ;
  wire \count_timeout_reg[28]_i_1_n_7 ;
  wire \count_timeout_reg[4]_i_1_n_0 ;
  wire \count_timeout_reg[4]_i_1_n_1 ;
  wire \count_timeout_reg[4]_i_1_n_2 ;
  wire \count_timeout_reg[4]_i_1_n_3 ;
  wire \count_timeout_reg[4]_i_1_n_4 ;
  wire \count_timeout_reg[4]_i_1_n_5 ;
  wire \count_timeout_reg[4]_i_1_n_6 ;
  wire \count_timeout_reg[4]_i_1_n_7 ;
  wire \count_timeout_reg[8]_i_1_n_0 ;
  wire \count_timeout_reg[8]_i_1_n_1 ;
  wire \count_timeout_reg[8]_i_1_n_2 ;
  wire \count_timeout_reg[8]_i_1_n_3 ;
  wire \count_timeout_reg[8]_i_1_n_4 ;
  wire \count_timeout_reg[8]_i_1_n_5 ;
  wire \count_timeout_reg[8]_i_1_n_6 ;
  wire \count_timeout_reg[8]_i_1_n_7 ;
  wire [23:0]data3;
  wire dest_arst;
  wire [24:3]dma_transfer_count;
  wire halt_complete_dm;
  wire halted;
  wire halted0;
  wire ioc_irq_pulse;
  wire irq_s2mm;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire m_axi_s2mm_wvalid;
  wire [2:0]no_of_periods;
  wire [0:0]no_of_valid_channels;
  wire oAxi_BValid_reg;
  wire \oAxi_RData_reg[0] ;
  wire \oAxi_RData_reg[0]_0 ;
  wire \oAxi_RData_reg[0]_1 ;
  wire \oAxi_RData_reg[0]_2 ;
  wire \oAxi_RData_reg[14] ;
  wire \oAxi_RData_reg[15] ;
  wire \oAxi_RData_reg[15]_0 ;
  wire \oAxi_RData_reg[15]_1 ;
  wire \oAxi_RData_reg[16] ;
  wire \oAxi_RData_reg[16]_0 ;
  wire \oAxi_RData_reg[17] ;
  wire \oAxi_RData_reg[18] ;
  wire \oAxi_RData_reg[19] ;
  wire \oAxi_RData_reg[1] ;
  wire \oAxi_RData_reg[1]_0 ;
  wire \oAxi_RData_reg[21] ;
  wire \oAxi_RData_reg[21]_0 ;
  wire \oAxi_RData_reg[21]_1 ;
  wire \oAxi_RData_reg[25] ;
  wire \oAxi_RData_reg[26] ;
  wire \oAxi_RData_reg[27] ;
  wire \oAxi_RData_reg[28] ;
  wire \oAxi_RData_reg[29] ;
  wire \oAxi_RData_reg[29]_0 ;
  wire \oAxi_RData_reg[29]_1 ;
  wire \oAxi_RData_reg[29]_2 ;
  wire \oAxi_RData_reg[2] ;
  wire \oAxi_RData_reg[9] ;
  wire \oAxi_RData_reg[9]_0 ;
  wire \oAxi_RData_reg[9]_1 ;
  wire \oAxi_RData_reg[9]_2 ;
  wire \oAxi_RData_reg[9]_3 ;
  wire p_0_in__0;
  wire [2:0]pcm_data_width;
  wire [15:0]period_size;
  wire \period_size_reg[2] ;
  wire \rReadAddr_reg[2] ;
  wire \rReadAddr_reg[2]_0 ;
  wire \rReadAddr_reg[2]_1 ;
  wire \rReadAddr_reg[4] ;
  wire \rReadAddr_reg[4]_0 ;
  wire \rReadAddr_reg[4]_1 ;
  wire \rReadAddr_reg[4]_2 ;
  wire \rReadAddr_reg[4]_3 ;
  wire \rReadAddr_reg[4]_4 ;
  wire \rReadAddr_reg[4]_5 ;
  wire \rReadAddr_reg[4]_6 ;
  wire \rReadAddr_reg[4]_7 ;
  wire \rReadAddr_reg[4]_8 ;
  wire \rReadAddr_reg[8] ;
  wire reset_s2mm_n_11;
  wire reset_s2mm_n_5;
  wire reset_s2mm_n_6;
  wire reset_s2mm_n_7;
  wire reset_s2mm_n_8;
  wire s2mm_cdc_1_n_1;
  wire s2mm_cdc_1_n_10;
  wire s2mm_cdc_1_n_100;
  wire s2mm_cdc_1_n_101;
  wire s2mm_cdc_1_n_102;
  wire s2mm_cdc_1_n_103;
  wire s2mm_cdc_1_n_104;
  wire s2mm_cdc_1_n_105;
  wire s2mm_cdc_1_n_106;
  wire s2mm_cdc_1_n_107;
  wire s2mm_cdc_1_n_108;
  wire s2mm_cdc_1_n_109;
  wire s2mm_cdc_1_n_11;
  wire s2mm_cdc_1_n_110;
  wire s2mm_cdc_1_n_111;
  wire s2mm_cdc_1_n_112;
  wire s2mm_cdc_1_n_113;
  wire s2mm_cdc_1_n_114;
  wire s2mm_cdc_1_n_115;
  wire s2mm_cdc_1_n_119;
  wire s2mm_cdc_1_n_12;
  wire s2mm_cdc_1_n_120;
  wire s2mm_cdc_1_n_121;
  wire s2mm_cdc_1_n_122;
  wire s2mm_cdc_1_n_123;
  wire s2mm_cdc_1_n_124;
  wire s2mm_cdc_1_n_125;
  wire s2mm_cdc_1_n_126;
  wire s2mm_cdc_1_n_127;
  wire s2mm_cdc_1_n_128;
  wire s2mm_cdc_1_n_129;
  wire s2mm_cdc_1_n_13;
  wire s2mm_cdc_1_n_130;
  wire s2mm_cdc_1_n_131;
  wire s2mm_cdc_1_n_132;
  wire s2mm_cdc_1_n_133;
  wire s2mm_cdc_1_n_134;
  wire s2mm_cdc_1_n_135;
  wire s2mm_cdc_1_n_136;
  wire s2mm_cdc_1_n_137;
  wire s2mm_cdc_1_n_138;
  wire s2mm_cdc_1_n_139;
  wire s2mm_cdc_1_n_14;
  wire s2mm_cdc_1_n_140;
  wire s2mm_cdc_1_n_141;
  wire s2mm_cdc_1_n_142;
  wire s2mm_cdc_1_n_143;
  wire s2mm_cdc_1_n_144;
  wire s2mm_cdc_1_n_145;
  wire s2mm_cdc_1_n_146;
  wire s2mm_cdc_1_n_147;
  wire s2mm_cdc_1_n_148;
  wire s2mm_cdc_1_n_149;
  wire s2mm_cdc_1_n_15;
  wire s2mm_cdc_1_n_150;
  wire s2mm_cdc_1_n_151;
  wire s2mm_cdc_1_n_16;
  wire s2mm_cdc_1_n_17;
  wire s2mm_cdc_1_n_18;
  wire s2mm_cdc_1_n_19;
  wire s2mm_cdc_1_n_20;
  wire s2mm_cdc_1_n_21;
  wire s2mm_cdc_1_n_22;
  wire s2mm_cdc_1_n_23;
  wire s2mm_cdc_1_n_24;
  wire s2mm_cdc_1_n_25;
  wire s2mm_cdc_1_n_26;
  wire s2mm_cdc_1_n_27;
  wire s2mm_cdc_1_n_28;
  wire s2mm_cdc_1_n_29;
  wire s2mm_cdc_1_n_3;
  wire s2mm_cdc_1_n_30;
  wire s2mm_cdc_1_n_31;
  wire s2mm_cdc_1_n_32;
  wire s2mm_cdc_1_n_33;
  wire s2mm_cdc_1_n_34;
  wire s2mm_cdc_1_n_35;
  wire s2mm_cdc_1_n_36;
  wire s2mm_cdc_1_n_37;
  wire s2mm_cdc_1_n_39;
  wire s2mm_cdc_1_n_4;
  wire s2mm_cdc_1_n_40;
  wire s2mm_cdc_1_n_41;
  wire s2mm_cdc_1_n_42;
  wire s2mm_cdc_1_n_43;
  wire s2mm_cdc_1_n_47;
  wire s2mm_cdc_1_n_48;
  wire s2mm_cdc_1_n_49;
  wire s2mm_cdc_1_n_5;
  wire s2mm_cdc_1_n_50;
  wire s2mm_cdc_1_n_51;
  wire s2mm_cdc_1_n_52;
  wire s2mm_cdc_1_n_53;
  wire s2mm_cdc_1_n_54;
  wire s2mm_cdc_1_n_55;
  wire s2mm_cdc_1_n_56;
  wire s2mm_cdc_1_n_57;
  wire s2mm_cdc_1_n_6;
  wire s2mm_cdc_1_n_7;
  wire s2mm_cdc_1_n_74;
  wire s2mm_cdc_1_n_75;
  wire s2mm_cdc_1_n_76;
  wire s2mm_cdc_1_n_77;
  wire s2mm_cdc_1_n_78;
  wire s2mm_cdc_1_n_79;
  wire s2mm_cdc_1_n_8;
  wire s2mm_cdc_1_n_80;
  wire s2mm_cdc_1_n_81;
  wire s2mm_cdc_1_n_83;
  wire s2mm_cdc_1_n_85;
  wire s2mm_cdc_1_n_86;
  wire s2mm_cdc_1_n_87;
  wire s2mm_cdc_1_n_88;
  wire s2mm_cdc_1_n_9;
  wire s2mm_cdc_1_n_95;
  wire s2mm_cdc_1_n_96;
  wire s2mm_cdc_1_n_97;
  wire s2mm_cdc_1_n_98;
  wire s2mm_cdc_1_n_99;
  wire [40:3]s2mm_cmd_data;
  wire s2mm_cmd_ready;
  wire s2mm_cmd_valid;
  wire s2mm_logic_1_n_115;
  wire s2mm_logic_1_n_117;
  wire s2mm_logic_1_n_118;
  wire s2mm_logic_1_n_119;
  wire s2mm_logic_1_n_120;
  wire s2mm_logic_1_n_121;
  wire s2mm_logic_1_n_122;
  wire s2mm_logic_1_n_123;
  wire s2mm_logic_1_n_124;
  wire s2mm_logic_1_n_125;
  wire s2mm_logic_1_n_66;
  wire s2mm_logic_1_n_79;
  wire s2mm_logic_1_n_86;
  wire s2mm_logic_1_n_89;
  wire s2mm_logic_1_n_90;
  wire s2mm_logic_1_n_91;
  wire s2mm_logic_1_n_92;
  wire s2mm_logic_1_n_97;
  wire s2mm_registers_1_n_117;
  wire s2mm_registers_1_n_118;
  wire s2mm_registers_1_n_120;
  wire s2mm_registers_1_n_121;
  wire s2mm_registers_1_n_123;
  wire s2mm_registers_1_n_124;
  wire s2mm_registers_1_n_125;
  wire s2mm_registers_1_n_164;
  wire s2mm_registers_1_n_165;
  wire s2mm_registers_1_n_166;
  wire s2mm_registers_1_n_167;
  wire s2mm_registers_1_n_169;
  wire s2mm_registers_1_n_170;
  wire s2mm_registers_1_n_171;
  wire s2mm_registers_1_n_172;
  wire s2mm_registers_1_n_3;
  wire [6:5]s2mm_status;
  wire s2mm_status_valid;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire [11:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awready_mm2s;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [0:0]s_axi_lite_bresp;
  wire [0:0]s_axi_lite_bresp_mm2s;
  wire s_axi_lite_bvalid_mm2s;
  wire s_axi_lite_bvalid_s2mm;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wready_mm2s;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [31:0]s_axis_s2mm_tdata;
  wire [7:0]s_axis_s2mm_tid;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tvalid;
  wire sel;
  wire sig_addr_valid_reg_i_1_n_0;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_input_burst_type_reg_i_1_n_0;
  wire sig_input_reg_empty_i_1_n_0;
  wire sig_last_dbeat_i_1_n_0;
  wire sig_last_reg_out_i_2_n_0;
  wire sig_last_skid_reg_i_1_n_0;
  wire [12:0]\size_per_channel_reg[15] ;
  wire soft_reset_core;
  wire soft_reset_lite;
  wire soft_reset_lite_r;
  wire start_dma;
  wire start_dma_lite_r;
  wire start_dma_lite_r1;
  wire start_dma_pos;
  wire start_dma_r_i_1__0_n_0;
  wire start_halt0;
  wire start_reading_i_1_n_0;
  wire [31:0]timeout_counter;
  wire \timeout_counter_reg[30] ;
  wire \timeout_counter_reg[31] ;
  wire timeout_err;
  wire timeout_err0;
  wire timeout_err0_carry__0_n_0;
  wire timeout_err0_carry__0_n_1;
  wire timeout_err0_carry__0_n_2;
  wire timeout_err0_carry__0_n_3;
  wire timeout_err0_carry__1_n_0;
  wire timeout_err0_carry__1_n_1;
  wire timeout_err0_carry__1_n_2;
  wire timeout_err0_carry__1_n_3;
  wire timeout_err0_carry__2_n_1;
  wire timeout_err0_carry__2_n_2;
  wire timeout_err0_carry__2_n_3;
  wire timeout_err0_carry_n_0;
  wire timeout_err0_carry_n_1;
  wire timeout_err0_carry_n_2;
  wire timeout_err0_carry_n_3;
  wire \transfer_count_read_reg[14] ;
  wire \transfer_count_read_reg[20] ;
  wire \transfer_count_read_reg[22] ;
  wire \transfer_count_read_reg[5] ;
  wire [3:3]\NLW_count_timeout_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_timeout_err0_carry_O_UNCONNECTED;
  wire [3:0]NLW_timeout_err0_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_timeout_err0_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_timeout_err0_carry__2_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7070FA70)) 
    \INTERLEAVED.cmd_valid_i_1 
       (.I0(\command_generator_1/start_dma_r ),
        .I1(s2mm_cmd_ready),
        .I2(s2mm_cmd_valid),
        .I3(\buffering_1/start_reading ),
        .I4(\buffering_1/start_reading_r ),
        .O(\INTERLEAVED.cmd_valid_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \INTERLEAVED.write_to_buffer_i_1 
       (.I0(s2mm_logic_1_n_66),
        .I1(soft_reset_core),
        .I2(dest_arst),
        .I3(s_axis_s2mm_aresetn),
        .O(\INTERLEAVED.write_to_buffer_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s2mm_cmd_valid),
        .I1(s2mm_cmd_ready),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_wsc2stat_status_valid ),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stat2wsc_status_ready ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .I3(s2mm_status_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \count_timeout[0]_i_4 
       (.I0(count_timeout_reg[0]),
        .O(\count_timeout[0]_i_4_n_0 ));
  FDRE \count_timeout_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[0]_i_3_n_7 ),
        .Q(count_timeout_reg[0]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\count_timeout_reg[0]_i_3_n_0 ,\count_timeout_reg[0]_i_3_n_1 ,\count_timeout_reg[0]_i_3_n_2 ,\count_timeout_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\count_timeout_reg[0]_i_3_n_4 ,\count_timeout_reg[0]_i_3_n_5 ,\count_timeout_reg[0]_i_3_n_6 ,\count_timeout_reg[0]_i_3_n_7 }),
        .S({count_timeout_reg[3:1],\count_timeout[0]_i_4_n_0 }));
  FDRE \count_timeout_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[8]_i_1_n_5 ),
        .Q(count_timeout_reg[10]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[8]_i_1_n_4 ),
        .Q(count_timeout_reg[11]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[12]_i_1_n_7 ),
        .Q(count_timeout_reg[12]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[12]_i_1 
       (.CI(\count_timeout_reg[8]_i_1_n_0 ),
        .CO({\count_timeout_reg[12]_i_1_n_0 ,\count_timeout_reg[12]_i_1_n_1 ,\count_timeout_reg[12]_i_1_n_2 ,\count_timeout_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[12]_i_1_n_4 ,\count_timeout_reg[12]_i_1_n_5 ,\count_timeout_reg[12]_i_1_n_6 ,\count_timeout_reg[12]_i_1_n_7 }),
        .S(count_timeout_reg[15:12]));
  FDRE \count_timeout_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[12]_i_1_n_6 ),
        .Q(count_timeout_reg[13]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[12]_i_1_n_5 ),
        .Q(count_timeout_reg[14]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[12]_i_1_n_4 ),
        .Q(count_timeout_reg[15]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[16]_i_1_n_7 ),
        .Q(count_timeout_reg[16]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[16]_i_1 
       (.CI(\count_timeout_reg[12]_i_1_n_0 ),
        .CO({\count_timeout_reg[16]_i_1_n_0 ,\count_timeout_reg[16]_i_1_n_1 ,\count_timeout_reg[16]_i_1_n_2 ,\count_timeout_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[16]_i_1_n_4 ,\count_timeout_reg[16]_i_1_n_5 ,\count_timeout_reg[16]_i_1_n_6 ,\count_timeout_reg[16]_i_1_n_7 }),
        .S(count_timeout_reg[19:16]));
  FDRE \count_timeout_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[16]_i_1_n_6 ),
        .Q(count_timeout_reg[17]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[16]_i_1_n_5 ),
        .Q(count_timeout_reg[18]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[16]_i_1_n_4 ),
        .Q(count_timeout_reg[19]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[0]_i_3_n_6 ),
        .Q(count_timeout_reg[1]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[20]_i_1_n_7 ),
        .Q(count_timeout_reg[20]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[20]_i_1 
       (.CI(\count_timeout_reg[16]_i_1_n_0 ),
        .CO({\count_timeout_reg[20]_i_1_n_0 ,\count_timeout_reg[20]_i_1_n_1 ,\count_timeout_reg[20]_i_1_n_2 ,\count_timeout_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[20]_i_1_n_4 ,\count_timeout_reg[20]_i_1_n_5 ,\count_timeout_reg[20]_i_1_n_6 ,\count_timeout_reg[20]_i_1_n_7 }),
        .S(count_timeout_reg[23:20]));
  FDRE \count_timeout_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[20]_i_1_n_6 ),
        .Q(count_timeout_reg[21]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[20]_i_1_n_5 ),
        .Q(count_timeout_reg[22]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[20]_i_1_n_4 ),
        .Q(count_timeout_reg[23]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[24]_i_1_n_7 ),
        .Q(count_timeout_reg[24]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[24]_i_1 
       (.CI(\count_timeout_reg[20]_i_1_n_0 ),
        .CO({\count_timeout_reg[24]_i_1_n_0 ,\count_timeout_reg[24]_i_1_n_1 ,\count_timeout_reg[24]_i_1_n_2 ,\count_timeout_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[24]_i_1_n_4 ,\count_timeout_reg[24]_i_1_n_5 ,\count_timeout_reg[24]_i_1_n_6 ,\count_timeout_reg[24]_i_1_n_7 }),
        .S(count_timeout_reg[27:24]));
  FDRE \count_timeout_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[24]_i_1_n_6 ),
        .Q(count_timeout_reg[25]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[24]_i_1_n_5 ),
        .Q(count_timeout_reg[26]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[24]_i_1_n_4 ),
        .Q(count_timeout_reg[27]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[28]_i_1_n_7 ),
        .Q(count_timeout_reg[28]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[28]_i_1 
       (.CI(\count_timeout_reg[24]_i_1_n_0 ),
        .CO({\NLW_count_timeout_reg[28]_i_1_CO_UNCONNECTED [3],\count_timeout_reg[28]_i_1_n_1 ,\count_timeout_reg[28]_i_1_n_2 ,\count_timeout_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[28]_i_1_n_4 ,\count_timeout_reg[28]_i_1_n_5 ,\count_timeout_reg[28]_i_1_n_6 ,\count_timeout_reg[28]_i_1_n_7 }),
        .S(count_timeout_reg[31:28]));
  FDRE \count_timeout_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[28]_i_1_n_6 ),
        .Q(count_timeout_reg[29]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[0]_i_3_n_5 ),
        .Q(count_timeout_reg[2]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[28]_i_1_n_5 ),
        .Q(count_timeout_reg[30]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[28]_i_1_n_4 ),
        .Q(count_timeout_reg[31]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[0]_i_3_n_4 ),
        .Q(count_timeout_reg[3]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[4]_i_1_n_7 ),
        .Q(count_timeout_reg[4]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[4]_i_1 
       (.CI(\count_timeout_reg[0]_i_3_n_0 ),
        .CO({\count_timeout_reg[4]_i_1_n_0 ,\count_timeout_reg[4]_i_1_n_1 ,\count_timeout_reg[4]_i_1_n_2 ,\count_timeout_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[4]_i_1_n_4 ,\count_timeout_reg[4]_i_1_n_5 ,\count_timeout_reg[4]_i_1_n_6 ,\count_timeout_reg[4]_i_1_n_7 }),
        .S(count_timeout_reg[7:4]));
  FDRE \count_timeout_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[4]_i_1_n_6 ),
        .Q(count_timeout_reg[5]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[4]_i_1_n_5 ),
        .Q(count_timeout_reg[6]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[4]_i_1_n_4 ),
        .Q(count_timeout_reg[7]),
        .R(reset_s2mm_n_5));
  FDRE \count_timeout_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[8]_i_1_n_7 ),
        .Q(count_timeout_reg[8]),
        .R(reset_s2mm_n_5));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_timeout_reg[8]_i_1 
       (.CI(\count_timeout_reg[4]_i_1_n_0 ),
        .CO({\count_timeout_reg[8]_i_1_n_0 ,\count_timeout_reg[8]_i_1_n_1 ,\count_timeout_reg[8]_i_1_n_2 ,\count_timeout_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_timeout_reg[8]_i_1_n_4 ,\count_timeout_reg[8]_i_1_n_5 ,\count_timeout_reg[8]_i_1_n_6 ,\count_timeout_reg[8]_i_1_n_7 }),
        .S(count_timeout_reg[11:8]));
  FDRE \count_timeout_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sel),
        .D(\count_timeout_reg[8]_i_1_n_6 ),
        .Q(count_timeout_reg[9]),
        .R(reset_s2mm_n_5));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_reset reset_s2mm
       (.SR(\buffering_1/rst01_out ),
        .\arststages_ff_reg[1] (reset_s2mm_n_6),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .halted(halted),
        .halted0(halted0),
        .halted_reg_0(start_dma_lite_r1),
        .p_0_in__0(p_0_in__0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_aresetn_0(\buffering_1/rst0 ),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sig_s_h_halt_reg(\I_DATAMOVER_S2MM/sig_s_h_halt_reg ),
        .soft_reset_clr_reg_0(reset_s2mm_n_7),
        .soft_reset_core(soft_reset_core),
        .soft_reset_core_reg_0(reset_s2mm_n_8),
        .soft_reset_lite(soft_reset_lite),
        .soft_reset_lite_r(soft_reset_lite_r),
        .start_dma(start_dma),
        .start_dma_lite_r(start_dma_lite_r),
        .start_dma_lite_r_reg_0(s2mm_registers_1_n_3),
        .start_dma_r_reg(reset_s2mm_n_5),
        .start_halt0(start_halt0),
        .start_halt_reg_0(reset_s2mm_n_11));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_sync s2mm_cdc_1
       (.\CAPTURE_S2MM.no_of_periods_reg[2]_0 (no_of_periods),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[0]_0 (s2mm_cdc_1_n_39),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[1]_0 (s2mm_cdc_1_n_83),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[2]_0 (s2mm_cdc_1_n_79),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_0 (s2mm_cdc_1_n_37),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_1 (s2mm_cdc_1_n_40),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_2 ({s2mm_cdc_1_n_41,s2mm_cdc_1_n_42,s2mm_cdc_1_n_43}),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_3 (s2mm_cdc_1_n_81),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_4 ({s2mm_cdc_1_n_102,s2mm_cdc_1_n_103}),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_5 (start_dma_pos),
        .\CAPTURE_S2MM.no_of_valid_channels_reg[3]_6 ({s2mm_registers_1_n_164,s2mm_registers_1_n_165,s2mm_registers_1_n_166,s2mm_registers_1_n_167}),
        .\CAPTURE_S2MM.pcm_data_width_reg[1]_0 (s2mm_cdc_1_n_85),
        .\CAPTURE_S2MM.pcm_data_width_reg[2]_0 (pcm_data_width),
        .\CAPTURE_S2MM.pcm_data_width_reg[2]_1 ({s2mm_registers_1_n_169,s2mm_registers_1_n_170,s2mm_registers_1_n_171}),
        .\CAPTURE_S2MM.period_size_reg[11]_0 ({s2mm_cdc_1_n_107,s2mm_cdc_1_n_108,s2mm_cdc_1_n_109,s2mm_cdc_1_n_110}),
        .\CAPTURE_S2MM.period_size_reg[11]_1 ({s2mm_cdc_1_n_111,s2mm_cdc_1_n_112,s2mm_cdc_1_n_113,s2mm_cdc_1_n_114}),
        .\CAPTURE_S2MM.period_size_reg[15]_0 ({s2mm_cdc_1_n_56,s2mm_cdc_1_n_57}),
        .\CAPTURE_S2MM.period_size_reg[15]_1 (period_size),
        .\CAPTURE_S2MM.period_size_reg[15]_2 ({s2mm_cdc_1_n_74,s2mm_cdc_1_n_75}),
        .\CAPTURE_S2MM.timeout_count_reg[0]_0 (\buffering_1/rst0 ),
        .\CAPTURE_S2MM.timeout_count_reg[15]_0 ({s2mm_cdc_1_n_11,s2mm_cdc_1_n_12,s2mm_cdc_1_n_13,s2mm_cdc_1_n_14}),
        .\CAPTURE_S2MM.timeout_count_reg[23]_0 ({s2mm_cdc_1_n_19,s2mm_cdc_1_n_20,s2mm_cdc_1_n_21,s2mm_cdc_1_n_22}),
        .\CAPTURE_S2MM.timeout_count_reg[31]_0 ({s2mm_cdc_1_n_27,s2mm_cdc_1_n_28,s2mm_cdc_1_n_29,s2mm_cdc_1_n_30}),
        .\CAPTURE_S2MM.timeout_count_reg[31]_1 (timeout_counter),
        .CO(timeout_err0),
        .D(s2mm_cmd_data[8:3]),
        .DI({s2mm_cdc_1_n_7,s2mm_cdc_1_n_8,s2mm_cdc_1_n_9,s2mm_cdc_1_n_10}),
        .E(s2mm_cdc_1_n_106),
        .\INTERLEAVED.byte_count_reg[5] ({s2mm_cdc_1_n_95,s2mm_cdc_1_n_96,s2mm_cdc_1_n_97}),
        .\INTERLEAVED.byte_count_reg[5]_0 ({s2mm_cdc_1_n_98,s2mm_cdc_1_n_99,s2mm_cdc_1_n_100,s2mm_cdc_1_n_101}),
        .\INTERLEAVED.byte_count_reg[8] ({s2mm_cdc_1_n_86,s2mm_cdc_1_n_87,s2mm_cdc_1_n_88}),
        .\INTERLEAVED.count_datamover_data_reg ({\buffering_1/INTERLEAVED.count_datamover_data_reg [15],\buffering_1/INTERLEAVED.count_datamover_data_reg [5:3]}),
        .\INTERLEAVED.current_address_reg[5] ({s2mm_cdc_1_n_50,s2mm_cdc_1_n_51,s2mm_cdc_1_n_52}),
        .\INTERLEAVED.current_address_reg[63] ({s2mm_logic_1_n_118,s2mm_logic_1_n_119,s2mm_logic_1_n_120,s2mm_logic_1_n_121,s2mm_logic_1_n_122,s2mm_logic_1_n_123,s2mm_logic_1_n_124}),
        .\INTERLEAVED.current_address_reg[8] ({s2mm_cdc_1_n_143,s2mm_cdc_1_n_144,s2mm_cdc_1_n_145}),
        .\INTERLEAVED.current_address_reg[9]_i_2 (s2mm_cmd_data[40:35]),
        .\INTERLEAVED.period_count[7]_i_4_0 (s2mm_logic_1_n_125),
        .\INTERLEAVED.period_count_reg[7] (s2mm_cdc_1_n_115),
        .\INTERLEAVED.rd_channel_reg[0] (s2mm_logic_1_n_66),
        .\INTERLEAVED.rd_channel_reg[0]_0 (\buffering_1/INTERLEAVED.rd_channel_reg ),
        .O({s2mm_cdc_1_n_119,s2mm_cdc_1_n_120,s2mm_cdc_1_n_121}),
        .\PCM_TO_PCM.strb_8 (\PCM_TO_PCM.strb_8 ),
        .Q(no_of_valid_channels),
        .S({s2mm_cdc_1_n_3,s2mm_cdc_1_n_4,s2mm_cdc_1_n_5,s2mm_cdc_1_n_6}),
        .SR(s2mm_cdc_1_n_35),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (s2mm_cdc_1_n_76),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (s2mm_cdc_1_n_77),
        .byte_count0_carry__0(\command_generator_1/byte_count ),
        .bytes_reg(\command_generator_1/bytes_reg ),
        .\bytes_reg[5] ({s2mm_cdc_1_n_53,s2mm_cdc_1_n_54,s2mm_cdc_1_n_55}),
        .\bytes_reg[8] ({s2mm_cdc_1_n_146,s2mm_cdc_1_n_147,s2mm_cdc_1_n_148}),
        .\bytes_reg[9] (s2mm_cdc_1_n_122),
        .\bytes_reg[9]_0 ({s2mm_cdc_1_n_123,s2mm_cdc_1_n_124,s2mm_cdc_1_n_125,s2mm_cdc_1_n_126}),
        .bytes_transferred0(\command_generator_1/bytes_transferred0 ),
        .bytes_transferred_reg(\command_generator_1/bytes_transferred_reg ),
        .\bytes_transferred_reg[3] (\command_generator_1/bytes_transferred00_out ),
        .\bytes_transferred_reg[4] ({s2mm_cdc_1_n_135,s2mm_cdc_1_n_136,s2mm_cdc_1_n_137}),
        .\bytes_transferred_reg[5] ({s2mm_cdc_1_n_47,s2mm_cdc_1_n_48,s2mm_cdc_1_n_49}),
        .\bytes_transferred_reg[8] ({s2mm_cdc_1_n_149,s2mm_cdc_1_n_150,s2mm_cdc_1_n_151}),
        .\bytes_transferred_reg[9] (s2mm_cdc_1_n_138),
        .\bytes_transferred_reg[9]_0 ({s2mm_cdc_1_n_139,s2mm_cdc_1_n_140,s2mm_cdc_1_n_141,s2mm_cdc_1_n_142}),
        .count_timeout_reg(count_timeout_reg),
        .\count_timeout_reg[15] ({s2mm_cdc_1_n_15,s2mm_cdc_1_n_16,s2mm_cdc_1_n_17,s2mm_cdc_1_n_18}),
        .\count_timeout_reg[23] ({s2mm_cdc_1_n_23,s2mm_cdc_1_n_24,s2mm_cdc_1_n_25,s2mm_cdc_1_n_26}),
        .\count_timeout_reg[31] ({s2mm_cdc_1_n_31,s2mm_cdc_1_n_32,s2mm_cdc_1_n_33,s2mm_cdc_1_n_34}),
        .data3(data3),
        .dest_arst(dest_arst),
        .dma_transfer_count(dma_transfer_count[9:3]),
        .p_0_in5_in(\buffering_1/p_0_in5_in ),
        .\periods_reg[7] (\command_generator_1/transfer_count_read1 ),
        .\periods_reg[7]_0 (s2mm_logic_1_n_117),
        .\periods_reg[7]_1 (\command_generator_1/periods_reg ),
        .s2mm_status_valid(s2mm_status_valid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_tid(s_axis_s2mm_tid[3:0]),
        .\s_axis_s2mm_tid[3] ({s2mm_cdc_1_n_104,s2mm_cdc_1_n_105}),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .sel(sel),
        .soft_reset_core(soft_reset_core),
        .soft_reset_core_reg(s2mm_cdc_1_n_78),
        .soft_reset_core_reg_0(s2mm_cdc_1_n_80),
        .start_dma(start_dma),
        .start_dma_r_reg_0(s2mm_cdc_1_n_36),
        .start_dma_r_reg_1(s2mm_registers_1_n_172),
        .timeout_err(timeout_err),
        .timeout_err_reg(s2mm_cdc_1_n_1),
        .timeout_err_reg_0(reset_s2mm_n_6),
        .transfer_count_read2(\command_generator_1/transfer_count_read2 ),
        .\transfer_count_read_reg[4] ({s2mm_cdc_1_n_127,s2mm_cdc_1_n_128,s2mm_cdc_1_n_129}),
        .\transfer_count_read_reg[9] (s2mm_cdc_1_n_130),
        .\transfer_count_read_reg[9]_0 ({s2mm_cdc_1_n_131,s2mm_cdc_1_n_132,s2mm_cdc_1_n_133,s2mm_cdc_1_n_134}),
        .wr_en(\buffering_1/wr_en_r_0 ),
        .\wr_en_reg[1] (\buffering_1/wr_en_r_1 ));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm s2mm_logic_1
       (.\CAPTURE_S2MM.period_size_reg[15] (\command_generator_1/transfer_count_read1 ),
        .\CAPTURE_S2MM.period_size_reg[15]_0 (\command_generator_1/bytes_transferred00_out ),
        .D(s2mm_cmd_data[8:3]),
        .E(s2mm_logic_1_n_91),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0 ),
        .\INFERRED_GEN.cnt_i_reg[0] (s2mm_logic_1_n_115),
        .\INTERLEAVED.byte_count_reg[10] ({s2mm_cdc_1_n_86,s2mm_cdc_1_n_87,s2mm_cdc_1_n_88}),
        .\INTERLEAVED.byte_count_reg[10]_0 ({s2mm_cdc_1_n_41,s2mm_cdc_1_n_42,s2mm_cdc_1_n_43}),
        .\INTERLEAVED.byte_count_reg[15] (period_size),
        .\INTERLEAVED.byte_count_reg[6] ({s2mm_cdc_1_n_95,s2mm_cdc_1_n_96,s2mm_cdc_1_n_97}),
        .\INTERLEAVED.byte_count_reg[6]_0 ({s2mm_cdc_1_n_98,s2mm_cdc_1_n_99,s2mm_cdc_1_n_100,s2mm_cdc_1_n_101}),
        .\INTERLEAVED.cmd_valid_reg (\INTERLEAVED.cmd_valid_i_1_n_0 ),
        .\INTERLEAVED.count_datamover_data0_carry (s2mm_cdc_1_n_37),
        .\INTERLEAVED.count_datamover_data0_carry_0 (s2mm_cdc_1_n_83),
        .\INTERLEAVED.count_datamover_data0_carry__0 (s2mm_cdc_1_n_79),
        .\INTERLEAVED.count_datamover_data_reg[0] (s2mm_cdc_1_n_39),
        .\INTERLEAVED.count_datamover_data_reg[15] ({\buffering_1/INTERLEAVED.count_datamover_data_reg [15],\buffering_1/INTERLEAVED.count_datamover_data_reg [5:3]}),
        .\INTERLEAVED.count_reg[0] (s2mm_cdc_1_n_81),
        .\INTERLEAVED.current_address_reg[0] (\buffering_1/rst01_out ),
        .\INTERLEAVED.current_address_reg[5] ({s2mm_cdc_1_n_50,s2mm_cdc_1_n_51,s2mm_cdc_1_n_52}),
        .\INTERLEAVED.current_address_reg[63] (s2mm_cdc_1_n_115),
        .\INTERLEAVED.current_address_reg[63]_0 (buffer_start_address_lite),
        .\INTERLEAVED.current_address_reg[8] (s2mm_cmd_data[40:35]),
        .\INTERLEAVED.current_address_reg[9] ({s2mm_cdc_1_n_143,s2mm_cdc_1_n_144,s2mm_cdc_1_n_145}),
        .\INTERLEAVED.period_count_reg[0] (s2mm_logic_1_n_125),
        .\INTERLEAVED.period_count_reg[5] (s2mm_cdc_1_n_36),
        .\INTERLEAVED.period_count_reg[7] ({s2mm_logic_1_n_118,s2mm_logic_1_n_119,s2mm_logic_1_n_120,s2mm_logic_1_n_121,s2mm_logic_1_n_122,s2mm_logic_1_n_123,s2mm_logic_1_n_124}),
        .\INTERLEAVED.rd_channel_reg[0] (s2mm_cdc_1_n_80),
        .\INTERLEAVED.rd_channel_reg[3] (\buffering_1/INTERLEAVED.rd_channel_reg ),
        .\INTERLEAVED.rd_en_r_reg (s2mm_logic_1_n_66),
        .\INTERLEAVED.write_to_buffer_reg (\INTERLEAVED.write_to_buffer_i_1_n_0 ),
        .O({s2mm_cdc_1_n_119,s2mm_cdc_1_n_120,s2mm_cdc_1_n_121}),
        .\PCM_TO_PCM.strb_8 (\PCM_TO_PCM.strb_8 ),
        .\PCM_TO_PCM.strb_8_reg[0]_0 (s2mm_cdc_1_n_85),
        .Q(\command_generator_1/byte_count ),
        .SR(\buffering_1/rst0 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\I_DATAMOVER_S2MM/sig_cmd_type_slice ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (s2mm_logic_1_n_89),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .\bytes_reg[13] (s2mm_cdc_1_n_122),
        .\bytes_reg[3] (s2mm_cdc_1_n_77),
        .\bytes_reg[9] (\command_generator_1/bytes_reg ),
        .\bytes_reg[9]_0 ({s2mm_cdc_1_n_123,s2mm_cdc_1_n_124,s2mm_cdc_1_n_125,s2mm_cdc_1_n_126}),
        .bytes_transferred0(\command_generator_1/bytes_transferred0 ),
        .\bytes_transferred0_inferred__0/i__carry__0 ({s2mm_cdc_1_n_111,s2mm_cdc_1_n_112,s2mm_cdc_1_n_113,s2mm_cdc_1_n_114}),
        .\bytes_transferred_reg[13] (s2mm_cdc_1_n_138),
        .\bytes_transferred_reg[3] (s2mm_cdc_1_n_76),
        .\bytes_transferred_reg[3]_0 ({s2mm_cdc_1_n_74,s2mm_cdc_1_n_75}),
        .\bytes_transferred_reg[5] ({s2mm_cdc_1_n_135,s2mm_cdc_1_n_136,s2mm_cdc_1_n_137}),
        .\bytes_transferred_reg[9] (\command_generator_1/bytes_transferred_reg ),
        .\bytes_transferred_reg[9]_0 ({s2mm_cdc_1_n_139,s2mm_cdc_1_n_140,s2mm_cdc_1_n_141,s2mm_cdc_1_n_142}),
        .\count_value_i_reg[3] (\buffering_1/wr_en_r_1 ),
        .dest_arst(dest_arst),
        .empty(\buffering_1/empty ),
        .halt_complete_dm(halt_complete_dm),
        .i__carry_i_2__0({s2mm_cdc_1_n_149,s2mm_cdc_1_n_150,s2mm_cdc_1_n_151}),
        .i__carry_i_3__0({s2mm_cdc_1_n_47,s2mm_cdc_1_n_48,s2mm_cdc_1_n_49}),
        .ioc_irq_pulse(ioc_irq_pulse),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wready_0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en ),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .\oAxi_RData_reg[10] (s2mm_registers_1_n_124),
        .\oAxi_RData_reg[11] (s2mm_registers_1_n_125),
        .\oAxi_RData_reg[3] (Q[4:2]),
        .\oAxi_RData_reg[3]_0 (\oAxi_RData_reg[15] ),
        .\oAxi_RData_reg[3]_1 (s2mm_registers_1_n_117),
        .\oAxi_RData_reg[4] (s2mm_registers_1_n_118),
        .\oAxi_RData_reg[6] (s2mm_registers_1_n_120),
        .\oAxi_RData_reg[7] (s2mm_registers_1_n_121),
        .\oAxi_RData_reg[9] (s2mm_registers_1_n_123),
        .out(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/p_0_in3_in ),
        .p_0_in5_in(\buffering_1/p_0_in5_in ),
        .p_0_in__0(p_0_in__0),
        .period_interrupt_reg(s2mm_cdc_1_n_78),
        .\periods_reg[0] (s2mm_logic_1_n_117),
        .\periods_reg[0]_0 (s2mm_cdc_1_n_106),
        .\periods_reg[7] (\command_generator_1/periods_reg ),
        .\periods_reg[7]_0 (s2mm_cdc_1_n_35),
        .\periods_reg[7]_1 ({s2mm_cdc_1_n_56,s2mm_cdc_1_n_57}),
        .\periods_reg[7]_2 (no_of_periods),
        .\rReadAddr_reg[4] (\rReadAddr_reg[4] ),
        .\rReadAddr_reg[4]_0 (\rReadAddr_reg[4]_0 ),
        .\rReadAddr_reg[4]_1 (\rReadAddr_reg[4]_1 ),
        .\rReadAddr_reg[4]_2 (\rReadAddr_reg[4]_2 ),
        .\rReadAddr_reg[4]_3 (s2mm_logic_1_n_86),
        .\rReadAddr_reg[4]_4 (\rReadAddr_reg[4]_4 ),
        .\rReadAddr_reg[4]_5 (\rReadAddr_reg[4]_5 ),
        .s2mm_cmd_ready(s2mm_cmd_ready),
        .s2mm_cmd_valid(s2mm_cmd_valid),
        .s2mm_status(s2mm_status),
        .s2mm_status_valid(s2mm_status_valid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tid(s_axis_s2mm_tid),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_tready_reg({s2mm_cdc_1_n_104,s2mm_cdc_1_n_105}),
        .s_axis_tready_reg_0({s2mm_cdc_1_n_102,s2mm_cdc_1_n_103}),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_i_1_n_0),
        .sig_calc2dm_calc_err(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ),
        .sig_calc_error_pushed(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_pushed ),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_i_1_n_0),
        .sig_calc_error_reg_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_i_1_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(\I_DATAMOVER_S2MM/sig_cmd_stat_rst_user_reg_n_cdc_from ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(reset_s2mm_n_8),
        .sig_data2wsc_cmd_cmplt_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .\sig_data_skid_reg_reg[24] (pcm_data_width),
        .\sig_dbeat_cntr_reg[3] (s2mm_logic_1_n_92),
        .sig_dqual_reg_empty_reg(s2mm_logic_1_n_90),
        .sig_dqual_reg_empty_reg_0(s2mm_logic_1_n_97),
        .sig_dqual_reg_full(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full ),
        .sig_init_done(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_input_burst_type_reg_reg(sig_input_burst_type_reg_i_1_n_0),
        .sig_input_reg_empty(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_reg_empty ),
        .sig_input_reg_empty_reg(sig_input_reg_empty_i_1_n_0),
        .sig_last_dbeat_reg(s2mm_logic_1_n_79),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_1_n_0),
        .sig_last_reg_out_reg(sig_last_reg_out_i_2_n_0),
        .sig_last_skid_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg ),
        .sig_last_skid_reg_reg(sig_last_skid_reg_i_1_n_0),
        .sig_ld_xfer_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_ld_xfer_reg ),
        .sig_mstr2addr_burst(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_mstr2addr_burst ),
        .sig_push_input_reg14_out(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out ),
        .sig_reset_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .sig_s_h_halt_reg(\I_DATAMOVER_S2MM/sig_s_h_halt_reg ),
        .sig_s_h_halt_reg_reg(reset_s2mm_n_11),
        .sig_sm_pop_input_reg(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_pop_input_reg ),
        .sig_stat2wsc_status_ready(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stat2wsc_status_ready ),
        .sig_wsc2stat_status_valid(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_wsc2stat_status_valid ),
        .sig_xfer_reg_empty(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_reg_empty ),
        .soft_reset_core(soft_reset_core),
        .start_dma(start_dma),
        .start_dma_r(\command_generator_1/start_dma_r ),
        .start_dma_r_reg(start_dma_r_i_1__0_n_0),
        .start_reading(\buffering_1/start_reading ),
        .start_reading0(\buffering_1/start_reading0 ),
        .start_reading_r(\buffering_1/start_reading_r ),
        .start_reading_reg(start_reading_i_1_n_0),
        .start_reading_reg_0(s2mm_cdc_1_n_40),
        .start_reading_reg_1(no_of_valid_channels),
        .transfer_count_read1_carry__0({s2mm_cdc_1_n_107,s2mm_cdc_1_n_108,s2mm_cdc_1_n_109,s2mm_cdc_1_n_110}),
        .transfer_count_read1_carry_i_2({s2mm_cdc_1_n_146,s2mm_cdc_1_n_147,s2mm_cdc_1_n_148}),
        .transfer_count_read1_carry_i_3({s2mm_cdc_1_n_53,s2mm_cdc_1_n_54,s2mm_cdc_1_n_55}),
        .transfer_count_read2(\command_generator_1/transfer_count_read2 ),
        .\transfer_count_read_reg[13] (s2mm_cdc_1_n_130),
        .\transfer_count_read_reg[24] ({dma_transfer_count[24:12],dma_transfer_count[9:3]}),
        .\transfer_count_read_reg[5] ({s2mm_cdc_1_n_127,s2mm_cdc_1_n_128,s2mm_cdc_1_n_129}),
        .\transfer_count_read_reg[9] ({s2mm_cdc_1_n_131,s2mm_cdc_1_n_132,s2mm_cdc_1_n_133,s2mm_cdc_1_n_134}),
        .wr_en(\buffering_1/wr_en_r_0 ));
  design_1_audio_formatter_0_1_audio_formatter_v1_0_9_s2mm_registers s2mm_registers_1
       (.\BOTH_ENABLED.transaction_mm2s (\BOTH_ENABLED.transaction_mm2s ),
        .\BOTH_ENABLED.transaction_s2mm (\BOTH_ENABLED.transaction_s2mm ),
        .D(D),
        .Q(Q),
        .\buffer_address_reg[63]_0 (buffer_start_address_lite),
        .data3(data3),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .halted(halted),
        .halted0(halted0),
        .ioc_irq_en_reg_0(reset_s2mm_n_7),
        .ioc_irq_pulse(ioc_irq_pulse),
        .irq_s2mm(irq_s2mm),
        .\no_of_valid_channels_reg[3]_0 ({s2mm_registers_1_n_164,s2mm_registers_1_n_165,s2mm_registers_1_n_166,s2mm_registers_1_n_167}),
        .oAxi_BValid_reg_0(oAxi_BValid_reg),
        .\oAxi_RData[24]_i_2 ({dma_transfer_count[24:12],dma_transfer_count[8],dma_transfer_count[5]}),
        .\oAxi_RData_reg[0] (\oAxi_RData_reg[0] ),
        .\oAxi_RData_reg[0]_0 (\oAxi_RData_reg[0]_0 ),
        .\oAxi_RData_reg[0]_1 (\oAxi_RData_reg[0]_1 ),
        .\oAxi_RData_reg[0]_2 (\oAxi_RData_reg[0]_2 ),
        .\oAxi_RData_reg[14] (\oAxi_RData_reg[14] ),
        .\oAxi_RData_reg[15] (\oAxi_RData_reg[15]_0 ),
        .\oAxi_RData_reg[15]_0 (\oAxi_RData_reg[15] ),
        .\oAxi_RData_reg[15]_1 (\oAxi_RData_reg[15]_1 ),
        .\oAxi_RData_reg[16] (\oAxi_RData_reg[16] ),
        .\oAxi_RData_reg[16]_0 (\oAxi_RData_reg[16]_0 ),
        .\oAxi_RData_reg[17] (\oAxi_RData_reg[17] ),
        .\oAxi_RData_reg[18] (\oAxi_RData_reg[18] ),
        .\oAxi_RData_reg[19] (\oAxi_RData_reg[19] ),
        .\oAxi_RData_reg[1] (\oAxi_RData_reg[1] ),
        .\oAxi_RData_reg[1]_0 (\oAxi_RData_reg[1]_0 ),
        .\oAxi_RData_reg[21] (\oAxi_RData_reg[21] ),
        .\oAxi_RData_reg[21]_0 (\oAxi_RData_reg[21]_0 ),
        .\oAxi_RData_reg[21]_1 (\oAxi_RData_reg[21]_1 ),
        .\oAxi_RData_reg[25] (\oAxi_RData_reg[25] ),
        .\oAxi_RData_reg[26] (\oAxi_RData_reg[26] ),
        .\oAxi_RData_reg[27] (\oAxi_RData_reg[27] ),
        .\oAxi_RData_reg[28] (\oAxi_RData_reg[28] ),
        .\oAxi_RData_reg[29] (\oAxi_RData_reg[29] ),
        .\oAxi_RData_reg[29]_0 (\oAxi_RData_reg[29]_0 ),
        .\oAxi_RData_reg[29]_1 (\oAxi_RData_reg[29]_1 ),
        .\oAxi_RData_reg[29]_2 (\oAxi_RData_reg[29]_2 ),
        .\oAxi_RData_reg[2] (\oAxi_RData_reg[2] ),
        .\oAxi_RData_reg[9] (\oAxi_RData_reg[9] ),
        .\oAxi_RData_reg[9]_0 (\oAxi_RData_reg[9]_0 ),
        .\oAxi_RData_reg[9]_1 (\oAxi_RData_reg[9]_1 ),
        .\oAxi_RData_reg[9]_2 (s2mm_logic_1_n_86),
        .\oAxi_RData_reg[9]_3 (\oAxi_RData_reg[9]_2 ),
        .\oAxi_RData_reg[9]_4 (\oAxi_RData_reg[9]_3 ),
        .\pcm_data_width_reg[2]_0 ({s2mm_registers_1_n_169,s2mm_registers_1_n_170,s2mm_registers_1_n_171}),
        .\period_size_reg[2]_0 (\period_size_reg[2] ),
        .\rReadAddr_reg[2] (\rReadAddr_reg[2] ),
        .\rReadAddr_reg[2]_0 (\rReadAddr_reg[2]_0 ),
        .\rReadAddr_reg[2]_1 (\rReadAddr_reg[2]_1 ),
        .\rReadAddr_reg[3] (s2mm_registers_1_n_117),
        .\rReadAddr_reg[3]_0 (s2mm_registers_1_n_118),
        .\rReadAddr_reg[3]_1 (s2mm_registers_1_n_120),
        .\rReadAddr_reg[3]_2 (s2mm_registers_1_n_121),
        .\rReadAddr_reg[3]_3 (s2mm_registers_1_n_123),
        .\rReadAddr_reg[3]_4 (s2mm_registers_1_n_124),
        .\rReadAddr_reg[3]_5 (s2mm_registers_1_n_125),
        .\rReadAddr_reg[4] (\rReadAddr_reg[4]_3 ),
        .\rReadAddr_reg[4]_0 (\rReadAddr_reg[4]_6 ),
        .\rReadAddr_reg[4]_1 (\rReadAddr_reg[4]_7 ),
        .\rReadAddr_reg[4]_2 (\rReadAddr_reg[4]_8 ),
        .\rReadAddr_reg[8] (\rReadAddr_reg[8] ),
        .run_stop_reg_0(s2mm_registers_1_n_3),
        .run_stop_reg_1(start_dma_pos),
        .run_stop_reg_2(s2mm_registers_1_n_172),
        .s2mm_status(s2mm_status),
        .s2mm_status_valid(s2mm_status_valid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_aresetn_0(start_dma_lite_r1),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awready_mm2s(s_axi_lite_awready_mm2s),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bresp_mm2s(s_axi_lite_bresp_mm2s),
        .s_axi_lite_bvalid_mm2s(s_axi_lite_bvalid_mm2s),
        .s_axi_lite_bvalid_s2mm(s_axi_lite_bvalid_s2mm),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wready_mm2s(s_axi_lite_wready_mm2s),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .\size_per_channel_reg[15]_0 (\size_per_channel_reg[15] ),
        .soft_reset_core(soft_reset_core),
        .soft_reset_lite(soft_reset_lite),
        .soft_reset_lite_r(soft_reset_lite_r),
        .start_dma(start_dma),
        .start_dma_lite_r(start_dma_lite_r),
        .start_halt0(start_halt0),
        .\timeout_counter_reg[30]_0 (\timeout_counter_reg[30] ),
        .\timeout_counter_reg[31]_0 (timeout_counter),
        .\timeout_counter_reg[31]_1 (\timeout_counter_reg[31] ),
        .timeout_err(timeout_err),
        .\transfer_count_read_reg[14] (\transfer_count_read_reg[14] ),
        .\transfer_count_read_reg[20] (\transfer_count_read_reg[20] ),
        .\transfer_count_read_reg[22] (\transfer_count_read_reg[22] ),
        .\transfer_count_read_reg[5] (\transfer_count_read_reg[5] ));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_aq_fifo_data_out ),
        .O(sig_addr_valid_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_ld_xfer_reg ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_xfer_reg_empty ),
        .I3(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_pushed ),
        .O(sig_calc_error_pushed_i_1_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_calc_error_reg_i_1
       (.I0(s2mm_logic_1_n_89),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_calc2dm_calc_err ),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    sig_input_burst_type_reg_i_1
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_mstr2addr_burst ),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out ),
        .I2(\I_DATAMOVER_S2MM/sig_cmd_type_slice ),
        .I3(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .I4(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_pushed ),
        .I5(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(sig_input_burst_type_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFF2)) 
    sig_input_reg_empty_i_1
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_input_reg_empty ),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg14_out ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg ),
        .I3(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_calc_error_pushed ),
        .I4(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_pop_input_reg ),
        .O(sig_input_reg_empty_i_1_n_0));
  LUT6 #(
    .INIT(64'hABFF0000AB000000)) 
    sig_last_dbeat_i_1
       (.I0(s2mm_logic_1_n_90),
        .I1(s2mm_logic_1_n_97),
        .I2(s2mm_logic_1_n_115),
        .I3(s2mm_logic_1_n_91),
        .I4(\I_DATAMOVER_S2MM/sig_cmd_stat_rst_user_reg_n_cdc_from ),
        .I5(s2mm_logic_1_n_79),
        .O(sig_last_dbeat_i_1_n_0));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    sig_last_reg_out_i_2
       (.I0(s2mm_logic_1_n_92),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/p_0_in3_in ),
        .I3(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg ),
        .I4(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en ),
        .I5(m_axi_s2mm_wlast),
        .O(sig_last_reg_out_i_2_n_0));
  LUT5 #(
    .INIT(32'hE2220000)) 
    sig_last_skid_reg_i_1
       (.I0(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_last_skid_reg ),
        .I1(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/p_0_in3_in ),
        .I2(\I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dqual_reg_full ),
        .I3(s2mm_logic_1_n_92),
        .I4(\I_DATAMOVER_S2MM/sig_cmd_stat_rst_user_reg_n_cdc_from ),
        .O(sig_last_skid_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    start_dma_r_i_1__0
       (.I0(start_dma),
        .I1(soft_reset_core),
        .I2(dest_arst),
        .I3(s_axis_s2mm_aresetn),
        .O(start_dma_r_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFBFAAAA)) 
    start_reading_i_1
       (.I0(\buffering_1/start_reading0 ),
        .I1(\buffering_1/empty [1]),
        .I2(\buffering_1/empty [0]),
        .I3(s2mm_logic_1_n_66),
        .I4(\buffering_1/start_reading ),
        .O(start_reading_i_1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 timeout_err0_carry
       (.CI(1'b0),
        .CO({timeout_err0_carry_n_0,timeout_err0_carry_n_1,timeout_err0_carry_n_2,timeout_err0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({s2mm_cdc_1_n_7,s2mm_cdc_1_n_8,s2mm_cdc_1_n_9,s2mm_cdc_1_n_10}),
        .O(NLW_timeout_err0_carry_O_UNCONNECTED[3:0]),
        .S({s2mm_cdc_1_n_3,s2mm_cdc_1_n_4,s2mm_cdc_1_n_5,s2mm_cdc_1_n_6}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 timeout_err0_carry__0
       (.CI(timeout_err0_carry_n_0),
        .CO({timeout_err0_carry__0_n_0,timeout_err0_carry__0_n_1,timeout_err0_carry__0_n_2,timeout_err0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({s2mm_cdc_1_n_15,s2mm_cdc_1_n_16,s2mm_cdc_1_n_17,s2mm_cdc_1_n_18}),
        .O(NLW_timeout_err0_carry__0_O_UNCONNECTED[3:0]),
        .S({s2mm_cdc_1_n_11,s2mm_cdc_1_n_12,s2mm_cdc_1_n_13,s2mm_cdc_1_n_14}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 timeout_err0_carry__1
       (.CI(timeout_err0_carry__0_n_0),
        .CO({timeout_err0_carry__1_n_0,timeout_err0_carry__1_n_1,timeout_err0_carry__1_n_2,timeout_err0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({s2mm_cdc_1_n_23,s2mm_cdc_1_n_24,s2mm_cdc_1_n_25,s2mm_cdc_1_n_26}),
        .O(NLW_timeout_err0_carry__1_O_UNCONNECTED[3:0]),
        .S({s2mm_cdc_1_n_19,s2mm_cdc_1_n_20,s2mm_cdc_1_n_21,s2mm_cdc_1_n_22}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 timeout_err0_carry__2
       (.CI(timeout_err0_carry__1_n_0),
        .CO({timeout_err0,timeout_err0_carry__2_n_1,timeout_err0_carry__2_n_2,timeout_err0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({s2mm_cdc_1_n_31,s2mm_cdc_1_n_32,s2mm_cdc_1_n_33,s2mm_cdc_1_n_34}),
        .O(NLW_timeout_err0_carry__2_O_UNCONNECTED[3:0]),
        .S({s2mm_cdc_1_n_27,s2mm_cdc_1_n_28,s2mm_cdc_1_n_29,s2mm_cdc_1_n_30}));
  FDRE timeout_err_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_cdc_1_n_1),
        .Q(timeout_err),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_audio_formatter_0_1_axi_datamover
   (E,
    m_axi_s2mm_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    SR,
    sig_s_h_halt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_sm_pop_input_reg,
    sig_calc_error_reg_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_dqual_reg_full_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    in,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_last_dbeat_reg,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    soft_reset_core_reg,
    rd_en0,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_calc_error_reg_reg_0,
    sig_dqual_reg_empty_reg_1,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \USE_SINGLE_REG.sig_push_regfifo ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_wready_0,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    s2mm_status,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    s_axis_s2mm_aclk,
    sig_s_h_halt_reg_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_addr_valid_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_input_burst_type_reg_reg,
    sig_calc_error_reg_reg_1,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_skid_reg_reg,
    sig_last_reg_out_reg,
    CO,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    start_dma,
    m_axi_s2mm_awready,
    \sig_dbeat_cntr_reg[7] ,
    m_axi_s2mm_wready,
    data_valid,
    \INTERLEAVED.count_datamover_data_reg[0] ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] );
  output [0:0]E;
  output m_axi_s2mm_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]SR;
  output sig_s_h_halt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [0:0]sig_data2wsc_cmd_cmplt_reg;
  output sig_sm_pop_input_reg;
  output [0:0]sig_calc_error_reg_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_dqual_reg_full_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [1:0]in;
  output sig_input_reg_empty_reg;
  output sig_calc_error_pushed_reg;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output sig_last_dbeat_reg;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output soft_reset_core_reg;
  output rd_en0;
  output sig_dqual_reg_empty_reg;
  output [0:0]sig_dqual_reg_empty_reg_0;
  output \sig_dbeat_cntr_reg[3] ;
  output [0:0]sig_calc_error_reg_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output \USE_SINGLE_REG.sig_push_regfifo ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output m_axi_s2mm_bready;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]m_axi_s2mm_wready_0;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]s2mm_status;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input s_axis_s2mm_aclk;
  input sig_s_h_halt_reg_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_addr_valid_reg_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_input_burst_type_reg_reg;
  input sig_calc_error_reg_reg_1;
  input sig_input_reg_empty_reg_0;
  input sig_calc_error_pushed_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_skid_reg_reg;
  input sig_last_reg_out_reg;
  input [0:0]CO;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input start_dma;
  input m_axi_s2mm_awready;
  input \sig_dbeat_cntr_reg[7] ;
  input m_axi_s2mm_wready;
  input data_valid;
  input \INTERLEAVED.count_datamover_data_reg[0] ;
  input [31:0]D;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;
  input [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INTERLEAVED.count_datamover_data_reg[0] ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_push_regfifo ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire data_valid;
  wire dest_arst;
  wire halt_complete_dm;
  wire [1:0]in;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [0:0]m_axi_s2mm_wready_0;
  wire m_axi_s2mm_wvalid;
  (* DONT_TOUCH *) wire n_0_0;
  wire rd_en0;
  wire [1:0]s2mm_status;
  (* DONT_TOUCH *) wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_pushed_reg_0;
  wire [0:0]sig_calc_error_reg_reg;
  wire [0:0]sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_data2wsc_cmd_cmplt_reg;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty_reg;
  wire [0:0]sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full_reg;
  wire sig_init_done;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_reg_empty_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_reg;
  wire sig_ld_xfer_reg;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_sm_pop_input_reg;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire soft_reset_core_reg;
  wire start_dma;

  design_1_audio_formatter_0_1_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.CO(CO),
        .D(D),
        .E(sig_dqual_reg_empty_reg_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INTERLEAVED.count_datamover_data_reg[0] (\INTERLEAVED.count_datamover_data_reg[0] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_push_regfifo ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .data_valid(data_valid),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wready_0(m_axi_s2mm_wready_0),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(E),
        .rd_en0(rd_en0),
        .s2mm_status(s2mm_status),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg_0),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(in[1]),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_0),
        .sig_calc_error_reg_reg_2(sig_calc_error_reg_reg_1),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg(SR),
        .sig_input_burst_type_reg_reg(in[0]),
        .sig_input_burst_type_reg_reg_0(sig_input_burst_type_reg_reg),
        .sig_input_reg_empty_reg(sig_input_reg_empty_reg),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_last_skid_reg_reg(sig_last_skid_reg_reg),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty),
        .soft_reset_core(soft_reset_core),
        .soft_reset_core_reg(soft_reset_core_reg),
        .start_dma(start_dma));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module design_1_audio_formatter_0_1_axi_datamover__parameterized0
   (sig_rst2all_stop_request,
    SS,
    sig_rd_sts_reg_full_reg,
    sig_sm_pop_input_reg,
    out,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    in,
    E,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    m_axi_mm2s_rready,
    sig_halt_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \PCM_MEM_TO_BUFFER.count_reg[0] ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_0 ,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    mm2s_status,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    reset_gen,
    m_axis_mm2s_aclk,
    sig_s_h_halt_reg_reg,
    sig_addr_valid_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_input_burst_type_reg_reg,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    m_axi_mm2s_rvalid,
    \PCM_MEM_TO_BUFFER.data_reg[31] ,
    m_axi_mm2s_rlast,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    \PCM_MEM_TO_BUFFER.count_reg[0]_1 ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_2 ,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    \PCM_MEM_TO_BUFFER.count_reg[1] ,
    wr_en,
    D);
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output sig_rd_sts_reg_full_reg;
  output sig_sm_pop_input_reg;
  output [0:0]out;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output [1:0]in;
  output [0:0]E;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_input_reg_empty_reg;
  output sig_calc_error_pushed_reg;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  output m_axi_mm2s_rready;
  output sig_halt_reg_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output \PCM_MEM_TO_BUFFER.count_reg[0] ;
  output \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]mm2s_status;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  input reset_gen;
  input m_axis_mm2s_aclk;
  input sig_s_h_halt_reg_reg;
  input sig_addr_valid_reg_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_input_burst_type_reg_reg;
  input sig_input_reg_empty_reg_0;
  input sig_calc_error_pushed_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input m_axi_mm2s_rvalid;
  input \PCM_MEM_TO_BUFFER.data_reg[31] ;
  input m_axi_mm2s_rlast;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input \PCM_MEM_TO_BUFFER.count_reg[1] ;
  input wr_en;
  input [69:0]D;

  wire [69:0]D;
  wire [0:0]E;
  wire \PCM_MEM_TO_BUFFER.count_reg[0] ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[1] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[31] ;
  wire [0:0]SS;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire dest_arst;
  wire halt_complete_dm;
  wire [1:0]in;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  (* DONT_TOUCH *) wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [1:0]mm2s_status;
  (* DONT_TOUCH *) wire n_0_0;
  wire [0:0]out;
  wire reset_gen;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_pushed_reg_0;
  wire [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_halt_reg_reg;
  wire sig_init_done;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_reg_empty_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_ld_xfer_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_rd_sts_reg_full_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sm_pop_input_reg;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire wr_en;

  design_1_audio_formatter_0_1_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D(D),
        .\PCM_MEM_TO_BUFFER.count_reg[0] (\PCM_MEM_TO_BUFFER.count_reg[0] ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_0 (\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_1 (\PCM_MEM_TO_BUFFER.count_reg[0]_1 ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_2 (\PCM_MEM_TO_BUFFER.count_reg[0]_2 ),
        .\PCM_MEM_TO_BUFFER.count_reg[1] (\PCM_MEM_TO_BUFFER.count_reg[1] ),
        .\PCM_MEM_TO_BUFFER.data_reg[31] (\PCM_MEM_TO_BUFFER.data_reg[31] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .dest_arst(dest_arst),
        .halt_complete_dm(halt_complete_dm),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .mm2s_status(mm2s_status),
        .out(out),
        .reset_gen(reset_gen),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_pushed_reg(sig_calc_error_pushed_reg),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg_0),
        .sig_calc_error_reg_reg(in[1]),
        .sig_calc_error_reg_reg_0(E),
        .sig_coelsc_cmd_cmplt_reg_reg(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_init_done(sig_init_done),
        .sig_init_reg_reg(SS),
        .sig_input_burst_type_reg_reg(in[0]),
        .sig_input_burst_type_reg_reg_0(sig_input_burst_type_reg_reg),
        .sig_input_reg_empty_reg(sig_input_reg_empty_reg),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg_0),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_rd_sts_reg_full_reg(sig_rd_sts_reg_full_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty),
        .soft_reset_core(soft_reset_core),
        .wr_en(wr_en));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_addr_cntl
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_calc_error_reg_reg_0,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    SR,
    s_axis_s2mm_aclk,
    sig_addr_valid_reg_reg_0,
    sig_init_done_reg,
    sig_data2all_tlast_error,
    sig_halt_reg,
    sig_posted_to_axi_2_reg_0,
    m_axi_s2mm_awready,
    FIFO_Full_reg_0,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]sig_calc_error_reg_reg_0;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_addr_valid_reg_reg_0;
  input sig_init_done_reg;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input sig_posted_to_axi_2_reg_0;
  input m_axi_s2mm_awready;
  input FIFO_Full_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire [0:0]SR;
  wire [73:0]in;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire s_axis_s2mm_aclk;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire [79:4]sig_aq_fifo_data_out;
  wire [0:0]sig_calc_error_reg_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[63]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_posted_to_axi_2_reg_0;
  wire sig_push_addr_reg1_out;

  assign out = sig_posted_to_axi;
  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized3 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .SR(SR),
        .in(in),
        .out({sig_calc_error_reg_reg_0,sig_aq_fifo_data_out[79],sig_aq_fifo_data_out[77],sig_aq_fifo_data_out[75:4]}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg_0),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[63]_i_1__0 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_s2mm_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_posted_to_axi_2_reg_0),
        .O(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awaddr[32]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awaddr[33]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awaddr[34]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awaddr[35]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_s2mm_awaddr[36]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_s2mm_awaddr[37]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[42]),
        .Q(m_axi_s2mm_awaddr[38]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[43]),
        .Q(m_axi_s2mm_awaddr[39]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awaddr[40]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awaddr[41]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_s2mm_awaddr[42]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awaddr[43]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[48]),
        .Q(m_axi_s2mm_awaddr[44]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[49]),
        .Q(m_axi_s2mm_awaddr[45]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(m_axi_s2mm_awaddr[46]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[51]),
        .Q(m_axi_s2mm_awaddr[47]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[52]),
        .Q(m_axi_s2mm_awaddr[48]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[53]),
        .Q(m_axi_s2mm_awaddr[49]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[54]),
        .Q(m_axi_s2mm_awaddr[50]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[55]),
        .Q(m_axi_s2mm_awaddr[51]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[56]),
        .Q(m_axi_s2mm_awaddr[52]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[57]),
        .Q(m_axi_s2mm_awaddr[53]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[58]),
        .Q(m_axi_s2mm_awaddr[54]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[59]),
        .Q(m_axi_s2mm_awaddr[55]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[60]),
        .Q(m_axi_s2mm_awaddr[56]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[61]),
        .Q(m_axi_s2mm_awaddr[57]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[62]),
        .Q(m_axi_s2mm_awaddr[58]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[63]),
        .Q(m_axi_s2mm_awaddr[59]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[64]),
        .Q(m_axi_s2mm_awaddr[60]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[65]),
        .Q(m_axi_s2mm_awaddr[61]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[66]),
        .Q(m_axi_s2mm_awaddr[62]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[67]),
        .Q(m_axi_s2mm_awaddr[63]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[79]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[68]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[69]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[70]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[71]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[72]),
        .Q(m_axi_s2mm_awlen[4]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[73]),
        .Q(m_axi_s2mm_awlen[5]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[74]),
        .Q(m_axi_s2mm_awlen[6]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[75]),
        .Q(m_axi_s2mm_awlen[7]),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[77]),
        .Q(m_axi_s2mm_awsize),
        .R(\sig_next_addr_reg[63]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_addr_cntl__parameterized0
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2rsc_calc_error,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_inhibit_rdy_n_reg,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    sig_addr_valid_reg_reg_0,
    sig_init_done_reg,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2rsc_calc_error;
  output [0:0]sig_calc_error_reg_reg_0;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_inhibit_rdy_n_reg;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input sig_addr_valid_reg_reg_0;
  input sig_init_done_reg;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ;
  wire [73:0]in;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axis_mm2s_aclk;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_reg_0;
  wire [79:4]sig_aq_fifo_data_out;
  wire [0:0]sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_addr_reg0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized3_26 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .in(in),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out({sig_calc_error_reg_reg_0,sig_aq_fifo_data_out[79],sig_aq_fifo_data_out[77],sig_aq_fifo_data_out[75:4]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_addr_valid_reg_reg_0),
        .Q(m_axi_mm2s_arvalid),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_next_addr_reg0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \sig_next_addr_reg[63]_i_1 
       (.I0(sig_addr_reg_full),
        .I1(m_axi_mm2s_arready),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_araddr[32]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_araddr[33]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_araddr[34]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_mm2s_araddr[35]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[40]),
        .Q(m_axi_mm2s_araddr[36]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[41]),
        .Q(m_axi_mm2s_araddr[37]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[42]),
        .Q(m_axi_mm2s_araddr[38]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[43]),
        .Q(m_axi_mm2s_araddr[39]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_araddr[40]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_araddr[41]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[46]),
        .Q(m_axi_mm2s_araddr[42]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_araddr[43]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[48]),
        .Q(m_axi_mm2s_araddr[44]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[49]),
        .Q(m_axi_mm2s_araddr[45]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(m_axi_mm2s_araddr[46]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[51]),
        .Q(m_axi_mm2s_araddr[47]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[52]),
        .Q(m_axi_mm2s_araddr[48]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[53]),
        .Q(m_axi_mm2s_araddr[49]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[54]),
        .Q(m_axi_mm2s_araddr[50]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[55]),
        .Q(m_axi_mm2s_araddr[51]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[56]),
        .Q(m_axi_mm2s_araddr[52]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[57]),
        .Q(m_axi_mm2s_araddr[53]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[58]),
        .Q(m_axi_mm2s_araddr[54]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[59]),
        .Q(m_axi_mm2s_araddr[55]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[60]),
        .Q(m_axi_mm2s_araddr[56]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[61]),
        .Q(m_axi_mm2s_araddr[57]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[62]),
        .Q(m_axi_mm2s_araddr[58]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[63]),
        .Q(m_axi_mm2s_araddr[59]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[64]),
        .Q(m_axi_mm2s_araddr[60]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[65]),
        .Q(m_axi_mm2s_araddr[61]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[66]),
        .Q(m_axi_mm2s_araddr[62]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[67]),
        .Q(m_axi_mm2s_araddr[63]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[79]),
        .Q(m_axi_mm2s_arburst),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[68]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[69]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[70]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[71]),
        .Q(m_axi_mm2s_arlen[3]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[72]),
        .Q(m_axi_mm2s_arlen[4]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[73]),
        .Q(m_axi_mm2s_arlen[5]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[74]),
        .Q(m_axi_mm2s_arlen[6]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[75]),
        .Q(m_axi_mm2s_arlen[7]),
        .R(sig_next_addr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[77]),
        .Q(m_axi_mm2s_arsize),
        .R(sig_next_addr_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_5 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_audio_formatter_0_1_axi_datamover_cmd_status
   (SR,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    Q,
    E,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    s2mm_status,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    s_axis_s2mm_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_init_done_reg,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ,
    sig_wsc2stat_status);
  output [0:0]SR;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [70:0]Q;
  output [0:0]E;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output [1:0]s2mm_status;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input s_axis_s2mm_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input sig_init_done_reg;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  input [1:0]sig_wsc2stat_status;

  wire [0:0]E;
  wire I_CMD_FIFO_n_80;
  wire [70:0]Q;
  wire [0:0]SR;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [1:0]s2mm_status;
  wire s_axis_s2mm_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire [1:0]sig_wsc2stat_status;

  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 (sig_init_done_reg),
        .s2mm_status(s2mm_status),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_CMD_FIFO_n_80),
        .sig_wsc2stat_status(sig_wsc2stat_status));
  design_1_audio_formatter_0_1_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_1 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(I_CMD_FIFO_n_80),
        .sig_init_reg2_reg_4(sig_init_reg2_reg_2),
        .sig_init_reg_reg_0(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module design_1_audio_formatter_0_1_axi_datamover_cmd_status_21
   (SS,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    Q,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    mm2s_status,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done_1,
    sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    D,
    sig_rsc2stat_status);
  output [0:0]SS;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output [70:0]Q;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [1:0]mm2s_status;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done_1;
  input sig_init_done_2;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input [69:0]D;
  input [1:0]sig_rsc2stat_status;

  wire [69:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_77;
  wire [70:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axis_mm2s_aclk;
  wire [1:0]mm2s_status;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire [1:0]sig_rsc2stat_status;
  wire sig_stream_rst;

  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized0_24 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_status(mm2s_status),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(I_CMD_FIFO_n_77),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_stream_rst(sig_stream_rst));
  design_1_audio_formatter_0_1_axi_datamover_fifo_25 I_CMD_FIFO
       (.D(D),
        .E(E),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_FIFO_n_77),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg_reg_0(SS),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo
   (sig_init_reg_reg_0,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    Q,
    E,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    sig_init_reg2_reg_4,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ,
    s_axis_s2mm_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_1 ,
    sig_init_done_reg_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done,
    sig_init_done_4,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 );
  output sig_init_reg_reg_0;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output [70:0]Q;
  output [0:0]E;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output sig_init_reg2_reg_4;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  input s_axis_s2mm_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_1 ;
  input sig_init_done_reg_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done;
  input sig_init_done_4;
  input [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;

  wire [0:0]E;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [70:0]Q;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire s_axis_s2mm_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_i_1_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg2_reg_4;
  wire sig_init_reg_reg_0;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_1 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[6]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [6]),
        .Q(Q[7]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [7]),
        .Q(Q[8]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [8]),
        .Q(Q[9]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [9]),
        .Q(Q[10]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [10]),
        .Q(Q[11]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [11]),
        .Q(Q[12]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [12]),
        .Q(Q[13]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [13]),
        .Q(Q[14]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [0]),
        .Q(Q[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [14]),
        .Q(Q[15]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [15]),
        .Q(Q[16]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [16]),
        .Q(Q[17]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [17]),
        .Q(Q[18]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [18]),
        .Q(Q[19]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [19]),
        .Q(Q[20]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [20]),
        .Q(Q[21]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [21]),
        .Q(Q[22]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [22]),
        .Q(Q[23]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [23]),
        .Q(Q[24]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [1]),
        .Q(Q[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [24]),
        .Q(Q[25]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [25]),
        .Q(Q[26]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [26]),
        .Q(Q[27]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [27]),
        .Q(Q[28]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [28]),
        .Q(Q[29]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [29]),
        .Q(Q[30]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [30]),
        .Q(Q[31]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [31]),
        .Q(Q[32]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [32]),
        .Q(Q[33]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [33]),
        .Q(Q[34]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [2]),
        .Q(Q[2]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [34]),
        .Q(Q[35]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [35]),
        .Q(Q[36]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [36]),
        .Q(Q[37]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [37]),
        .Q(Q[38]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [38]),
        .Q(Q[39]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [39]),
        .Q(Q[40]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [40]),
        .Q(Q[41]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [41]),
        .Q(Q[42]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [42]),
        .Q(Q[43]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [43]),
        .Q(Q[44]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [3]),
        .Q(Q[3]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [44]),
        .Q(Q[45]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [45]),
        .Q(Q[46]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [46]),
        .Q(Q[47]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [47]),
        .Q(Q[48]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [48]),
        .Q(Q[49]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [49]),
        .Q(Q[50]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [50]),
        .Q(Q[51]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [51]),
        .Q(Q[52]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [52]),
        .Q(Q[53]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [53]),
        .Q(Q[54]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [4]),
        .Q(Q[4]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [54]),
        .Q(Q[55]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [55]),
        .Q(Q[56]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [56]),
        .Q(Q[57]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [57]),
        .Q(Q[58]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [58]),
        .Q(Q[59]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [59]),
        .Q(Q[60]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [60]),
        .Q(Q[61]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [61]),
        .Q(Q[62]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [62]),
        .Q(Q[63]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [63]),
        .Q(Q[64]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [5]),
        .Q(Q[5]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [64]),
        .Q(Q[65]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [65]),
        .Q(Q[66]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [66]),
        .Q(Q[67]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [67]),
        .Q(Q[68]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [68]),
        .Q(Q[69]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95]_0 [69]),
        .Q(Q[70]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_3),
        .O(sig_init_reg2_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_init_done_reg_0),
        .I3(sig_init_done_4),
        .O(sig_init_reg2_reg_4));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo_25
   (sig_init_reg_reg_0,
    sig_init_done_0,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    Q,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_1,
    sig_init_done_2,
    D);
  output sig_init_reg_reg_0;
  output sig_init_done_0;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  output [70:0]Q;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_1;
  input sig_init_done_2;
  input [69:0]D;

  wire [69:0]D;
  wire [0:0]E;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire [70:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axis_mm2s_aclk;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_i_1__8_n_0;
  wire sig_init_reg_reg_0;
  wire sig_stream_rst;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[95]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 ),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[60]),
        .Q(Q[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[61]),
        .Q(Q[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[62]),
        .Q(Q[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[63]),
        .Q(Q[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[64]),
        .Q(Q[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[65]),
        .Q(Q[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[66]),
        .Q(Q[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[67]),
        .Q(Q[68]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[68]),
        .Q(Q[69]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(D[69]),
        .Q(Q[70]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_1
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__5
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done),
        .I2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__6
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_1),
        .I2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__7
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_2),
        .I2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    sig_init_done_i_1__8
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_init_done_0),
        .I2(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .I3(sig_init_reg_reg_0),
        .O(sig_init_done_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__8_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    s2mm_status,
    sig_init_done_reg_0,
    s_axis_s2mm_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ,
    sig_wsc2stat_status);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [1:0]s2mm_status;
  input sig_init_done_reg_0;
  input s_axis_s2mm_aclk;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  input [1:0]sig_wsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ;
  wire [1:0]s2mm_status;
  wire s_axis_s2mm_aclk;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [1:0]sig_wsc2stat_status;

  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_wsc2stat_status[0]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .I3(s2mm_status[0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_wsc2stat_status[1]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .I3(s2mm_status[1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(s2mm_status[0]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(s2mm_status[1]),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_1 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized0_24
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    mm2s_status,
    sig_init_done_reg_0,
    m_axis_mm2s_aclk,
    sig_stream_rst,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ,
    sig_rsc2stat_status);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output [1:0]mm2s_status;
  input sig_init_done_reg_0;
  input m_axis_mm2s_aclk;
  input sig_stream_rst;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  input [1:0]sig_rsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axis_mm2s_aclk;
  wire [1:0]mm2s_status;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [1:0]sig_rsc2stat_status;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .I3(mm2s_status[0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .I3(mm2s_status[1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(mm2s_status[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(mm2s_status[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2000)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I3(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized1
   (sig_init_done,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    SR,
    s_axis_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wsc2stat_status,
    m_axi_s2mm_bready_0,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output sig_init_done;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]sig_wsc2stat_status;
  input m_axi_s2mm_bready_0;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire [1:0]sig_wsc2stat_status;

  design_1_audio_formatter_0_1_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wsc2stat_status(sig_wsc2stat_status));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done_0,
    sig_push_coelsc_reg,
    E,
    D,
    sig_inhibit_rdy_n_reg_0,
    out,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    SR,
    s_axis_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg;
  output sig_init_done_0;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]D;
  output sig_inhibit_rdy_n_reg_0;
  output [1:0]out;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire [1:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  design_1_audio_formatter_0_1_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_inhibit_rdy_n_reg_0,
    sig_push_addr_reg1_out,
    out,
    SR,
    s_axis_s2mm_aclk,
    sig_init_done_reg_0,
    sig_data2all_tlast_error,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_posted_to_axi_2_reg,
    FIFO_Full_reg_1,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output sig_inhibit_rdy_n_reg_0;
  output sig_push_addr_reg1_out;
  output [74:0]out;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_posted_to_axi_2_reg;
  input FIFO_Full_reg_1;
  input sig_mstr2addr_cmd_valid;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [0:0]SR;
  wire [73:0]in;
  wire [74:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;

  design_1_audio_formatter_0_1_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(FIFO_Full_reg_1),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_push_addr_reg1_out),
        .SR(SR),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized3_26
   (FIFO_Full_reg,
    sig_init_done,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    sig_halt_reg_reg,
    out,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    sig_init_done_reg_0,
    FIFO_Full_reg_0,
    sig_data2addr_stop_req,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output sig_halt_reg_reg;
  output [74:0]out;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input sig_init_done_reg_0;
  input FIFO_Full_reg_0;
  input sig_data2addr_stop_req;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [73:0]in;
  wire m_axis_mm2s_aclk;
  wire [74:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  design_1_audio_formatter_0_1_srl_fifo_f__parameterized1_27 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .in(in),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_1),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized4
   (FIFO_Full_reg,
    sig_init_done,
    sig_dqual_reg_empty_reg,
    sig_halt_reg_reg,
    E,
    sig_s_ready_out_reg,
    sig_next_calc_error_reg_reg,
    sel,
    sig_inhibit_rdy_n_reg_0,
    D,
    sig_calc_error_reg_reg,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    SR,
    s_axis_s2mm_aclk,
    sig_init_done_reg_0,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    out,
    sig_last_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_calc_error_reg_i_3,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg_i_3_0,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_halt_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[7]_1 ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    sig_next_sequential_reg,
    sig_next_calc_error_reg,
    \sig_dbeat_cntr_reg[7]_2 ,
    \sig_dbeat_cntr_reg[7]_3 ,
    sig_wdc_status_going_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_dqual_reg_empty_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output [0:0]sig_s_ready_out_reg;
  output sig_next_calc_error_reg_reg;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [7:0]sig_calc_error_reg_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input out;
  input sig_last_dbeat_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input sig_next_calc_error_reg_i_3;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_reg_0;
  input sig_halt_reg;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_next_calc_error_reg;
  input \sig_dbeat_cntr_reg[7]_2 ;
  input \sig_dbeat_cntr_reg[7]_3 ;
  input sig_wdc_status_going_full;
  input [15:0]sig_next_calc_error_reg_reg_0;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [7:0]sig_calc_error_reg_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire \sig_dbeat_cntr_reg[7]_2 ;
  wire \sig_dbeat_cntr_reg[7]_3 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3;
  wire sig_next_calc_error_reg_i_3_0;
  wire sig_next_calc_error_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_wdc_status_going_full;

  design_1_audio_formatter_0_1_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SR(SR),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .\sig_dbeat_cntr_reg[7]_1 (\sig_dbeat_cntr_reg[7]_1 ),
        .\sig_dbeat_cntr_reg[7]_2 (\sig_dbeat_cntr_reg[7]_2 ),
        .\sig_dbeat_cntr_reg[7]_3 (\sig_dbeat_cntr_reg[7]_3 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3(sig_next_calc_error_reg_i_3),
        .sig_next_calc_error_reg_i_3_0(sig_next_calc_error_reg_i_3_0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_wdc_status_going_full(sig_wdc_status_going_full));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized5
   (FIFO_Full_reg,
    sig_init_done,
    sig_clr_dqual_reg,
    sig_push_dqual_reg,
    sig_halt_reg_reg,
    E,
    sig_last_dbeat_reg,
    sig_inhibit_rdy_n_reg_0,
    D,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    sig_init_done_reg_0,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_last_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_empty_reg_3,
    sig_dqual_reg_empty_reg_4,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_next_cmd_cmplt_reg_i_3_0,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_clr_dqual_reg;
  output sig_push_dqual_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output sig_last_dbeat_reg;
  output sig_inhibit_rdy_n_reg_0;
  output [7:0]D;
  output [2:0]out;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_last_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_empty_reg_3;
  input sig_dqual_reg_empty_reg_4;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [10:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [7:0]Q;
  wire dest_arst;
  wire [10:0]in;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_empty_reg_4;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_stream_rst;
  wire soft_reset_core;

  design_1_audio_formatter_0_1_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .dest_arst(dest_arst),
        .in(in),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_dqual_reg(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_empty_reg_4(sig_dqual_reg_empty_reg_4),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset_core(soft_reset_core));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module design_1_audio_formatter_0_1_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    sig_init_reg_reg,
    sig_rd_sts_reg_full_reg,
    sig_sm_pop_input_reg,
    out,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_input_burst_type_reg_reg,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_coelsc_cmd_cmplt_reg_reg,
    m_axi_mm2s_rready,
    sig_halt_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    \PCM_MEM_TO_BUFFER.count_reg[0] ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_0 ,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    mm2s_status,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    reset_gen,
    m_axis_mm2s_aclk,
    sig_s_h_halt_reg_reg,
    sig_addr_valid_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    sig_input_burst_type_reg_reg_0,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    m_axi_mm2s_rvalid,
    \PCM_MEM_TO_BUFFER.data_reg[31] ,
    m_axi_mm2s_rlast,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    \PCM_MEM_TO_BUFFER.count_reg[0]_1 ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_2 ,
    m_axi_mm2s_rresp,
    m_axi_mm2s_arready,
    \PCM_MEM_TO_BUFFER.count_reg[1] ,
    wr_en,
    D);
  output sig_rst2all_stop_request;
  output sig_init_reg_reg;
  output sig_rd_sts_reg_full_reg;
  output sig_sm_pop_input_reg;
  output [0:0]out;
  output [0:0]m_axi_mm2s_arsize;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_input_burst_type_reg_reg;
  output sig_input_reg_empty_reg;
  output sig_calc_error_pushed_reg;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  output m_axi_mm2s_rready;
  output sig_halt_reg_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output \PCM_MEM_TO_BUFFER.count_reg[0] ;
  output \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]mm2s_status;
  output [63:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  input reset_gen;
  input m_axis_mm2s_aclk;
  input sig_s_h_halt_reg_reg;
  input sig_addr_valid_reg_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input sig_input_burst_type_reg_reg_0;
  input sig_input_reg_empty_reg_0;
  input sig_calc_error_pushed_reg_0;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input m_axi_mm2s_rvalid;
  input \PCM_MEM_TO_BUFFER.data_reg[31] ;
  input m_axi_mm2s_rlast;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_arready;
  input \PCM_MEM_TO_BUFFER.count_reg[1] ;
  input wr_en;
  input [69:0]D;

  wire [69:0]D;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire I_ADDR_CNTL_n_1;
  wire I_ADDR_CNTL_n_10;
  wire \I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_CMD_STATUS_n_7;
  wire I_CMD_STATUS_n_70;
  wire I_CMD_STATUS_n_71;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_80;
  wire I_CMD_STATUS_n_81;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_PCC_n_10;
  wire I_MSTR_PCC_n_3;
  wire I_MSTR_PCC_n_4;
  wire I_MSTR_PCC_n_5;
  wire I_MSTR_PCC_n_6;
  wire I_MSTR_PCC_n_7;
  wire I_MSTR_PCC_n_8;
  wire I_MSTR_PCC_n_84;
  wire I_MSTR_PCC_n_9;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_10;
  wire \PCM_MEM_TO_BUFFER.count_reg[0] ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[1] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[31] ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [15:0]data;
  wire dest_arst;
  wire halt_complete_dm;
  wire [63:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [7:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [0:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [1:0]mm2s_status;
  wire [0:0]out;
  wire reset_gen;
  wire sig_addr2data_addr_posted;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire [8:3]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_coelsc_cmd_cmplt_reg_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_init_done;
  wire sig_init_reg_reg;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_burst_type_reg_reg_0;
  wire sig_input_reg_empty_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_ld_xfer_reg;
  wire [63:2]sig_mstr2addr_addr;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire [1:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_rd_sts_reg_full_reg;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sm_pop_input_reg;
  wire sig_stream_rst;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire wr_en;

  design_1_audio_formatter_0_1_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .in({sig_calc_error_reg_reg,sig_input_burst_type_reg_reg,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9,I_MSTR_PCC_n_10,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(sig_addr2data_addr_posted),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg_0(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg_0(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_ADDR_CNTL_n_10),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_80),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  design_1_audio_formatter_0_1_axi_datamover_cmd_status_21 I_CMD_STATUS
       (.D(D),
        .E(\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,data,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70,I_CMD_STATUS_n_71,\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,sig_cmd2mstr_command}),
        .SS(sig_init_reg_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (I_CMD_STATUS_n_7),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (sig_rd_sts_reg_full_reg),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_MSTR_PCC_n_84),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_status(mm2s_status),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_CMD_STATUS_n_80),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_CMD_STATUS_n_81),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_stream_rst(sig_stream_rst));
  design_1_audio_formatter_0_1_axi_datamover_pcc__parameterized0 I_MSTR_PCC
       (.E(sig_calc_error_reg_reg_0),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,data,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70,I_CMD_STATUS_n_71,sig_cmd2mstr_command}),
        .SS(sig_init_reg_reg),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo ),
        .in({sig_calc_error_reg_reg,sig_input_burst_type_reg_reg,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9,I_MSTR_PCC_n_10,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg),
        .sig_calc_error_pushed_reg_1(sig_calc_error_pushed_reg_0),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential}),
        .sig_calc_error_reg_reg_1(I_CMD_STATUS_n_7),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_84),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_input_burst_type_reg_reg_0(sig_input_burst_type_reg_reg_0),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg),
        .sig_input_reg_empty_reg_1(sig_input_reg_empty_reg_0),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_10),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty));
  design_1_audio_formatter_0_1_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .\PCM_MEM_TO_BUFFER.count_reg[0] (\PCM_MEM_TO_BUFFER.count_reg[0] ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_0 (\PCM_MEM_TO_BUFFER.count_reg[0]_0 ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_1 (\PCM_MEM_TO_BUFFER.count_reg[0]_1 ),
        .\PCM_MEM_TO_BUFFER.count_reg[0]_2 (\PCM_MEM_TO_BUFFER.count_reg[0]_2 ),
        .\PCM_MEM_TO_BUFFER.count_reg[1] (\PCM_MEM_TO_BUFFER.count_reg[1] ),
        .\PCM_MEM_TO_BUFFER.data_reg[31] (\PCM_MEM_TO_BUFFER.data_reg[31] ),
        .dest_arst(dest_arst),
        .in({sig_calc_error_reg_reg,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,I_MSTR_PCC_n_3,I_MSTR_PCC_n_4,I_MSTR_PCC_n_5,I_MSTR_PCC_n_6,I_MSTR_PCC_n_7,I_MSTR_PCC_n_8,I_MSTR_PCC_n_9,I_MSTR_PCC_n_10}),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .out(sig_addr2data_addr_posted),
        .reset_gen(reset_gen),
        .\sig_addr_posted_cntr_reg[0]_0 (I_RD_DATA_CNTL_n_10),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_cmd_cmplt_reg_reg_0(sig_coelsc_cmd_cmplt_reg_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_rd_sts_reg_full_reg),
        .sig_dqual_reg_empty_reg_3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_81),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status[6]),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset_core(soft_reset_core),
        .wr_en(wr_en));
  design_1_audio_formatter_0_1_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_reg_empty_reg_0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .sig_rd_sts_reg_full_reg_0(sig_rd_sts_reg_full_reg),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status));
  design_1_audio_formatter_0_1_axi_datamover_reset_22 I_RESET
       (.halt_complete_dm(halt_complete_dm),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .reset_gen(reset_gen),
        .sig_addr2rsc_calc_error(sig_addr2rsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg_0(I_RD_DATA_CNTL_n_10),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_audio_formatter_0_1_axi_datamover_pcc
   (sig_sm_pop_input_reg,
    in,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    E,
    sig_mstr2data_sequential,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    sig_calc_error_reg_reg_0,
    SR,
    s_axis_s2mm_aclk,
    sig_input_burst_type_reg_reg_0,
    sig_calc_error_reg_reg_1,
    sig_input_reg_empty_reg_1,
    sig_calc_error_pushed_reg_1,
    Q,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n_0,
    sig_cmd2data_valid_reg_0);
  output sig_sm_pop_input_reg;
  output [73:0]in;
  output sig_input_reg_empty_reg_0;
  output sig_calc_error_pushed_reg_0;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output [0:0]E;
  output sig_mstr2data_sequential;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output [5:0]sig_calc_error_reg_reg_0;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_input_burst_type_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input sig_input_reg_empty_reg_1;
  input sig_calc_error_pushed_reg_1;
  input [69:0]Q;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2data_valid_reg_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [3:3]\GEN_4BIT_CASE.lsig_end_vect ;
  wire [0:0]\GEN_4BIT_CASE.lsig_start_vect ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7 ;
  wire \INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ;
  wire [69:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [73:0]in;
  wire [15:0]p_1_in;
  wire p_1_in3_in;
  wire s_axis_s2mm_aclk;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [63:0]sig_addr_cntr_lsh_kh;
  wire [9:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_n_1;
  wire sig_btt_eq_b2mbaa_im01_carry_n_2;
  wire sig_btt_eq_b2mbaa_im01_carry_n_3;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [9:1]sig_bytes_to_mbaa_im0;
  wire [9:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_pushed_reg_1;
  wire [5:0]sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [1:0]sig_finish_addr_offset_im1;
  wire [1:0]sig_finish_addr_offset_ireg2;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_input_burst_type_reg_reg_0;
  wire sig_input_reg_empty_reg_0;
  wire sig_input_reg_empty_reg_1;
  wire [1:1]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [1:0]sig_strbgen_addr_ireg2;
  wire [2:2]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire [3:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_im2;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_2_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [2:2]sig_xfer_strt_strb_im2;
  wire [3:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ;
  wire [3:3]\NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:2]NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed_reg_0),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F00004F40)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_cmd2addr_valid_reg_0),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_cmd2dre_valid_reg_n_0),
        .I4(sig_mstr2data_cmd_valid),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[12]),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .I3(sig_addr_cntr_im0_msh_reg[13]),
        .I4(sig_addr_cntr_im0_msh_reg[10]),
        .I5(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_im0_msh_reg[8]),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .I3(sig_addr_cntr_im0_msh_reg[2]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(sig_addr_cntr_im0_msh_reg[14]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[5]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(sig_addr_cntr_im0_msh_reg[3]),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .I3(sig_addr_cntr_im0_msh_reg[1]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ),
        .Q(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I5(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ),
        .Q(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1 
       (.I0(E),
        .I1(p_1_in3_in),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3 
       (.I0(Q[41]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4 
       (.I0(Q[40]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5 
       (.I0(Q[39]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(Q[38]),
        .I2(E),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2 
       (.I0(Q[53]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3 
       (.I0(Q[52]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4 
       (.I0(Q[51]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5 
       (.I0(Q[50]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2 
       (.I0(Q[45]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3 
       (.I0(Q[44]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4 
       (.I0(Q[43]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5 
       (.I0(Q[42]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2 
       (.I0(Q[49]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3 
       (.I0(Q[48]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4 
       (.I0(Q[47]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5 
       (.I0(Q[46]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0 ),
        .CO({\NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_CO_UNCONNECTED [3],\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAEAAAAAAAAAAAAA)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1 
       (.I0(E),
        .I1(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_predict_addr_lsh_ireg3),
        .I4(p_1_in3_in),
        .I5(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3 
       (.I0(Q[57]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4 
       (.I0(Q[56]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5 
       (.I0(Q[55]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(Q[54]),
        .I2(E),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2 
       (.I0(Q[69]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3 
       (.I0(Q[68]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4 
       (.I0(Q[67]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5 
       (.I0(Q[66]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2 
       (.I0(Q[61]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3 
       (.I0(Q[60]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4 
       (.I0(Q[59]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5 
       (.I0(Q[58]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2 
       (.I0(Q[65]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3 
       (.I0(Q[64]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4 
       (.I0(Q[63]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5 
       (.I0(Q[62]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0 ),
        .CO({\NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_CO_UNCONNECTED [3],\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I2(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ),
        .O(in[68]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_2 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[67]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][1]_srl4_i_1 
       (.I0(in[73]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[65]));
  LUT3 #(
    .INIT(8'hA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[63]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[62]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[57]),
        .O(in[57]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][2]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_brst_cnt_eq_one_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[47]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(in[72]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[37]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hF0EEEEEE)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_xfer_end_strb_ireg3[3]),
        .I1(sig_mstr2data_sequential),
        .I2(sig_xfer_strt_strb_ireg3[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_len_eq_0_ireg3),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hF0EEEEEE)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_xfer_end_strb_ireg3[2]),
        .I1(sig_mstr2data_sequential),
        .I2(sig_xfer_strt_strb_ireg3[2]),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_len_eq_0_ireg3),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1 
       (.I0(p_1_in3_in),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hF0EEEEEE)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_xfer_end_strb_ireg3[1]),
        .I1(sig_mstr2data_sequential),
        .I2(sig_xfer_strt_strb_ireg3[1]),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_len_eq_0_ireg3),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hF0EEEEEE)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_xfer_end_strb_ireg3[0]),
        .I1(sig_mstr2data_sequential),
        .I2(sig_xfer_strt_strb_ireg3[0]),
        .I3(sig_first_xfer_im0),
        .I4(sig_xfer_len_eq_0_ireg3),
        .O(sig_calc_error_reg_reg_0[0]));
  design_1_audio_formatter_0_1_axi_datamover_strb_gen2 I_STRT_STRB_GEN
       (.D({\GEN_4BIT_CASE.lsig_end_vect ,\GEN_4BIT_CASE.lsig_start_vect }),
        .Q(sig_strbgen_addr_ireg2),
        .\sig_xfer_strt_strb_ireg3_reg[3] (\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_0 (\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .\sig_xfer_strt_strb_ireg3_reg[3]_1 (\sig_strbgen_bytes_ireg2_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'hAAAAAEAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done),
        .I1(sig_input_reg_empty_reg_0),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed_reg_0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  LUT6 #(
    .INIT(64'hCCCC8888CC0C8888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I2(sig_input_reg_empty_reg_0),
        .I3(sig_sm_halt_reg),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(SR));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in3_in),
        .O(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[25]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[24]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[23]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[22]),
        .I2(E),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[37]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[36]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[35]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[34]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[29]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[28]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[27]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[26]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[33]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[32]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[31]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[30]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_3_n_0 ,\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[6]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[16]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[17]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[18]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[19]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[20]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[21]),
        .I1(E),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[7]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[8]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[9]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[10]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[11]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[12]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[13]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[14]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[15]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in3_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_addr_cntr_lsh_kh[63]_i_1 
       (.I0(in[73]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty_reg_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[60]),
        .Q(sig_addr_cntr_lsh_kh[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[61]),
        .Q(sig_addr_cntr_lsh_kh[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[62]),
        .Q(sig_addr_cntr_lsh_kh[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[63]),
        .Q(sig_addr_cntr_lsh_kh[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[64]),
        .Q(sig_addr_cntr_lsh_kh[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[65]),
        .Q(sig_addr_cntr_lsh_kh[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[66]),
        .Q(sig_addr_cntr_lsh_kh[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[67]),
        .Q(sig_addr_cntr_lsh_kh[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[68]),
        .Q(sig_addr_cntr_lsh_kh[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[69]),
        .Q(sig_addr_cntr_lsh_kh[63]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(SR));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_6 
       (.I0(sig_bytes_to_mbaa_ireg1[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_7 
       (.I0(sig_bytes_to_mbaa_ireg1[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[7]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[6]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[9]),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[8]),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(SR));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3_n_0 }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_6_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(SR));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1_n_0 ),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(SR));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[9]_i_1 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1_n_0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_CO_UNCONNECTED [3:1],\sig_adjusted_addr_incr_ireg2_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1_O_UNCONNECTED [3:2],sig_adjusted_addr_incr_im1[9:8]}),
        .S({1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[9]_i_2_n_0 ,\sig_adjusted_addr_incr_ireg2[9]_i_3_n_0 }));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(SR));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[11]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(\sig_btt_cntr_im0[11]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[11]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(\sig_btt_cntr_im0[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(E),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_2 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(\sig_btt_cntr_im0[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_3 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(\sig_btt_cntr_im0[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_4 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(\sig_btt_cntr_im0[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_5 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(\sig_btt_cntr_im0[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[22]_i_2 
       (.I0(sig_input_reg_empty_reg_0),
        .I1(sig_sm_halt_reg),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(in[73]),
        .O(\sig_btt_cntr_im0[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_3 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(\sig_btt_cntr_im0[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_4 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(\sig_btt_cntr_im0[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_5 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(\sig_btt_cntr_im0[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(E),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(E),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(E),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(E),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_9 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(E),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_5_n_0 ,\sig_btt_cntr_im0[11]_i_6_n_0 ,\sig_btt_cntr_im0[11]_i_7_n_0 ,\sig_btt_cntr_im0[11]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[19]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[19]_i_1_n_0 ,\sig_btt_cntr_im0_reg[19]_i_1_n_1 ,\sig_btt_cntr_im0_reg[19]_i_1_n_2 ,\sig_btt_cntr_im0_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[19]_i_1_n_4 ,\sig_btt_cntr_im0_reg[19]_i_1_n_5 ,\sig_btt_cntr_im0_reg[19]_i_1_n_6 ,\sig_btt_cntr_im0_reg[19]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[19]_i_2_n_0 ,\sig_btt_cntr_im0[19]_i_3_n_0 ,\sig_btt_cntr_im0[19]_i_4_n_0 ,\sig_btt_cntr_im0[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[22]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[19]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_1_CO_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[22]_i_1_n_2 ,\sig_btt_cntr_im0_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2_n_0 ,\sig_btt_cntr_im0[22]_i_2_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_1_O_UNCONNECTED [3],\sig_btt_cntr_im0_reg[22]_i_1_n_5 ,\sig_btt_cntr_im0_reg[22]_i_1_n_6 ,\sig_btt_cntr_im0_reg[22]_i_1_n_7 }),
        .S({1'b0,\sig_btt_cntr_im0[22]_i_3_n_0 ,\sig_btt_cntr_im0[22]_i_4_n_0 ,\sig_btt_cntr_im0[22]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[22]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(SR));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 ,\sig_btt_cntr_im0[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 ,\sig_btt_cntr_im0[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(SR));
  CARRY4 sig_btt_eq_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa_im01,sig_btt_eq_b2mbaa_im01_carry_n_1,sig_btt_eq_b2mbaa_im01_carry_n_2,sig_btt_eq_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_eq_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_eq_b2mbaa_im01_carry_i_3_n_0,sig_btt_eq_b2mbaa_im01_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h0004FFFBFFFB0000)) 
    sig_btt_eq_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h55650000AA9A0000)) 
    sig_btt_eq_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h2222222888888882)) 
    sig_btt_eq_b2mbaa_im01_carry_i_3
       (.I0(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h0208041020804001)) 
    sig_btt_eq_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h60060690)) 
    sig_btt_eq_b2mbaa_im01_carry_i_5
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_im01_carry_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(SR));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01_carry_n_0,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry__0
       (.CI(sig_btt_lt_b2mbaa_im01_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED[3:2],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0}));
  LUT6 #(
    .INIT(64'h1111141117177417)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_2
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_3
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_4
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h004D41F3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060690)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h2D)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1 
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[7]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h0004FFFB)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_bytes_to_mbaa_im0[9]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(\sig_bytes_to_mbaa_ireg1[9]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_reg_1),
        .Q(sig_calc_error_pushed_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_1),
        .Q(in[73]),
        .R(SR));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2dre_valid_reg_n_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_finish_addr_offset_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_finish_addr_offset_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_finish_addr_offset_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_finish_addr_offset_im1[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[0]),
        .Q(sig_finish_addr_offset_ireg2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_finish_addr_offset_ireg2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_finish_addr_offset_im1[1]),
        .Q(sig_finish_addr_offset_ireg2[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(E),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(SR),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_reg_0),
        .Q(in[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_reg_1),
        .Q(sig_input_reg_empty_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h9)) 
    sig_last_addr_offset_im2
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(SR),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(SR),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(sig_no_btt_residue_ireg1_i_2_n_0),
        .O(sig_no_btt_residue_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_no_btt_residue_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_no_btt_residue_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(SR));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(SR),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(E),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in3_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(SR));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed_reg_0),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed_reg_0),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(SR));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(SR),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000000E2)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_strbgen_bytes_ireg2),
        .I4(SR),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[2]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[8]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_strbgen_bytes_ireg2[2]_i_3 
       (.I0(\sig_addr_cntr_incr_ireg2[7]_i_1_n_0 ),
        .I1(\sig_addr_cntr_incr_ireg2[10]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[9]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(sig_finish_addr_offset_ireg2[1]),
        .I1(sig_finish_addr_offset_ireg2[0]),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000014)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\INFERRED_GEN.data_reg[3][18]_srl4_i_2_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I5(sig_xfer_len_eq_0_ireg3_i_2_n_0),
        .O(sig_xfer_len_eq_0_im2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEEEEF)) 
    sig_xfer_len_eq_0_ireg3_i_2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_xfer_len_eq_0_ireg3_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_im2),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(SR),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h00FE)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'h1555FEF0)) 
    \sig_xfer_strt_strb_ireg3[2]_i_1 
       (.I0(sig_strbgen_addr_ireg2[0]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[1]),
        .O(sig_xfer_strt_strb_im2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\GEN_4BIT_CASE.lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_strt_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\GEN_4BIT_CASE.lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module design_1_audio_formatter_0_1_axi_datamover_pcc__parameterized0
   (sig_sm_pop_input_reg,
    in,
    E,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_calc_error_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    SS,
    m_axis_mm2s_aclk,
    sig_calc_error_reg_reg_1,
    sig_input_burst_type_reg_reg_0,
    sig_input_reg_empty_reg_1,
    sig_calc_error_pushed_reg_1,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_cmd2mstr_cmd_valid,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_cmd2data_valid_reg_0,
    sig_ld_xfer_reg_tmp_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0);
  output sig_sm_pop_input_reg;
  output [73:0]in;
  output [0:0]E;
  output sig_input_reg_empty_reg_0;
  output sig_calc_error_pushed_reg_0;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output [1:0]sig_calc_error_reg_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  input [0:0]SS;
  input m_axis_mm2s_aclk;
  input sig_calc_error_reg_reg_1;
  input sig_input_burst_type_reg_reg_0;
  input sig_input_reg_empty_reg_1;
  input sig_calc_error_pushed_reg_1;
  input [69:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_cmd2mstr_cmd_valid;
  input sig_init_done;
  input sig_inhibit_rdy_n;
  input sig_cmd2data_valid_reg_0;
  input sig_ld_xfer_reg_tmp_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;

  wire [0:0]E;
  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5__0_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5__0_n_0 ;
  wire [15:0]\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_7 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_0 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_1 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_2 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_3 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_4 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_5 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_6 ;
  wire \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_7 ;
  wire [69:0]Q;
  wire [0:0]SS;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [73:0]in;
  wire m_axis_mm2s_aclk;
  wire [15:0]p_1_in;
  wire p_1_in3_in;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[10] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [63:0]sig_addr_cntr_lsh_kh;
  wire [9:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_3__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[9]_i_3__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_n_3 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire \sig_btt_cntr_im0[11]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_9__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[19]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[22]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1__0_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_im01;
  wire sig_btt_eq_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_eq_b2mbaa_im01_carry_n_1;
  wire sig_btt_eq_b2mbaa_im01_carry_n_2;
  wire sig_btt_eq_b2mbaa_im01_carry_n_3;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry__0_n_3;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire \sig_byte_change_minus1_im2/i__n_0 ;
  wire [9:1]sig_bytes_to_mbaa_im0;
  wire [9:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_pushed_reg_1;
  wire [1:0]sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_input_burst_type_reg_reg_0;
  wire sig_input_reg_empty_reg_0;
  wire sig_input_reg_empty_reg_1;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_no_btt_residue_ireg1_i_2__0_n_0;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [3:3]\NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_O_UNCONNECTED ;
  wire [3:2]\NLW_sig_btt_cntr_im0_reg[22]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[22]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:2]NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFF40FFFFFF40FF40)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1__0 
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I4(E),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hFF020202)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed_reg_0),
        .I3(E),
        .I4(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I2(sig_sm_ld_xfer_reg_ns),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1__0 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5D5D5D08005D0008)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2__0 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_ld_xfer_reg_tmp_reg_0),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1__0 
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(SS));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1__0_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ),
        .I1(sig_addr_cntr_im0_msh_reg[1]),
        .I2(sig_addr_cntr_im0_msh_reg[0]),
        .I3(sig_addr_cntr_im0_msh_reg[3]),
        .I4(sig_addr_cntr_im0_msh_reg[2]),
        .I5(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3__0_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(sig_addr_cntr_im0_msh_reg[6]),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .I3(sig_addr_cntr_im0_msh_reg[4]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(sig_addr_cntr_im0_msh_reg[13]),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .I3(sig_addr_cntr_im0_msh_reg[15]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4__0_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(sig_addr_cntr_im0_msh_reg[10]),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .I3(sig_addr_cntr_im0_msh_reg[8]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max ),
        .Q(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .R(SS));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I4(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I5(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3__0_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4__0_n_0 ),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I3(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max ),
        .Q(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0 
       (.I0(p_1_in3_in),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .I4(E),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3__0 
       (.I0(Q[41]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4__0 
       (.I0(Q[40]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5__0 
       (.I0(Q[39]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(Q[38]),
        .I2(E),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0 
       (.I0(Q[53]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3__0 
       (.I0(Q[52]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4__0 
       (.I0(Q[51]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5__0 
       (.I0(Q[50]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0 
       (.I0(Q[45]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3__0 
       (.I0(Q[44]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4__0 
       (.I0(Q[43]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5__0 
       (.I0(Q[42]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0 
       (.I0(Q[49]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3__0 
       (.I0(Q[48]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4__0 
       (.I0(Q[47]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5__0 
       (.I0(Q[46]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_5__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_CO_UNCONNECTED [3],\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[12]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[0]_i_2__0_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[4]_i_1__0_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg[8]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0 
       (.I0(p_1_in3_in),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I3(\GEN_ADDR_GT_48.lsig_acntr_seg3_eq_max_reg ),
        .I4(\GEN_ADDR_GT_48.lsig_acntr_msh_eq_max_reg ),
        .I5(E),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3__0 
       (.I0(Q[57]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4__0 
       (.I0(Q[56]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5__0 
       (.I0(Q[55]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(Q[54]),
        .I2(E),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2__0 
       (.I0(Q[69]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3__0 
       (.I0(Q[68]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4__0 
       (.I0(Q[67]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0 
       (.I0(Q[66]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0 
       (.I0(Q[61]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3__0 
       (.I0(Q[60]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4__0 
       (.I0(Q[59]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5__0 
       (.I0(Q[58]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0 
       (.I0(Q[65]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3__0 
       (.I0(Q[64]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4__0 
       (.I0(Q[63]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5__0 
       (.I0(Q[62]),
        .I1(E),
        .I2(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .O(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_5__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_CO_UNCONNECTED [3],\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[12]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[0]_i_2__0_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_5 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_4 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_7 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0 
       (.CI(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[4]_i_1__0_n_0 ),
        .CO({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_1 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_2 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_4 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_5 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_6 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_7 }),
        .S({\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_2__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_3__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_4__0_n_0 ,\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr[0]_i_1__0_n_0 ),
        .D(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg[8]_i_1__0_n_6 ),
        .Q(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I2(\sig_byte_change_minus1_im2/i__n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .O(in[71]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_byte_change_minus1_im2/i__n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .O(in[70]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_byte_change_minus1_im2/i__n_0 ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .O(in[69]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_byte_change_minus1_im2/i__n_0 ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .O(in[68]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(in[67]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[66]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[65]));
  LUT3 #(
    .INIT(8'hE1)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[64]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[63]),
        .O(in[63]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[62]),
        .O(in[62]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[61]),
        .O(in[61]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[60]),
        .O(in[60]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[59]),
        .O(in[59]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[58]),
        .O(in[58]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[57]),
        .O(in[57]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[56]),
        .O(in[56]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[55]),
        .O(in[55]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[54]),
        .O(in[54]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[53]),
        .O(in[53]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[52]),
        .O(in[52]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[51]),
        .O(in[51]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[50]),
        .O(in[50]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[49]),
        .O(in[49]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg4_addr_cntr_reg [0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[48]),
        .O(in[48]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[47]),
        .O(in[47]));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(in[73]),
        .I1(sig_calc_error_reg_reg_0[0]),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[46]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[45]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[44]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[43]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[42]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[41]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[40]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[39]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[38]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[37]),
        .O(in[37]));
  LUT6 #(
    .INIT(64'h001FFF1FFF1FFF1F)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(sig_btt_eq_b2mbaa_ireg1),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_brst_cnt_eq_zero_ireg1),
        .I3(sig_no_btt_residue_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_brst_cnt_eq_one_ireg1),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[36]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[35]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[34]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[33]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(\GEN_ADDR_GT_48.lsig_seg3_addr_cntr_reg [0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[32]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][55]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][56]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][57]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][58]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][59]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][60]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][61]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][62]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][63]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][64]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][65]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][66]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][68]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][69]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][70]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][71]_srl4_i_1__0 
       (.I0(p_1_in3_in),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][72]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][73]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][74]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][75]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][76]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][77]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][78]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][79]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][80]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][81]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][82]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][83]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][84]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][85]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(in[72]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hAABAAAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_sm_halt_reg),
        .I4(sig_input_reg_empty_reg_0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg0 ));
  LUT6 #(
    .INIT(64'hAA88A088AA88AA88)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .I2(sig_calc_error_pushed_reg_0),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_sm_halt_reg),
        .I5(sig_input_reg_empty_reg_0),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I5(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(SS));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .I2(sig_predict_addr_lsh_ireg3),
        .I3(p_1_in3_in),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(Q[25]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(Q[24]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(Q[23]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[22]),
        .I2(E),
        .O(\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(Q[37]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(Q[36]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(Q[35]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(Q[34]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(Q[29]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(Q[28]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(Q[27]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(Q[26]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(Q[33]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(Q[32]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(Q[31]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(Q[30]),
        .I1(E),
        .I2(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(SS));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \sig_addr_cntr_incr_ireg2[10]_i_1__0 
       (.I0(sig_addr_aligned_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_bytes_to_mbaa_ireg1[1]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[7]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[8]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_addr_cntr_incr_ireg2[9]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[10]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[7]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[8]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[9]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[6]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[16]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[17]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[18]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[19]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[20]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(E),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[15]_i_2__0 
       (.I0(Q[21]),
        .I1(E),
        .I2(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[7]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[8]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[9]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[10]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[11]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[12]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[13]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[14]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[15]),
        .I1(E),
        .I2(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[0]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in3_in),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[1]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[2]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[3]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[4]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[5]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(SS));
  LUT4 #(
    .INIT(16'h0400)) 
    \sig_addr_cntr_lsh_kh[63]_i_1__0 
       (.I0(in[73]),
        .I1(sig_input_reg_empty_reg_0),
        .I2(sig_sm_halt_reg),
        .I3(sig_cmd2mstr_cmd_valid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[6]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[16]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[17]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[18]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[19]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[20]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[21]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[22]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[23]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[24]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[7]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[8]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[32]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[33]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[34]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[35]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[36]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[37]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[38]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[39]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[9]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[40]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[41]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[42]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[43]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[44]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[45]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[46]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[47]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[48]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[49]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[10]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[50]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[57]),
        .Q(sig_addr_cntr_lsh_kh[51]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[58]),
        .Q(sig_addr_cntr_lsh_kh[52]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[59]),
        .Q(sig_addr_cntr_lsh_kh[53]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[60]),
        .Q(sig_addr_cntr_lsh_kh[54]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[61]),
        .Q(sig_addr_cntr_lsh_kh[55]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[62]),
        .Q(sig_addr_cntr_lsh_kh[56]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[63]),
        .Q(sig_addr_cntr_lsh_kh[57]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[64]),
        .Q(sig_addr_cntr_lsh_kh[58]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[65]),
        .Q(sig_addr_cntr_lsh_kh[59]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[11]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[66]),
        .Q(sig_addr_cntr_lsh_kh[60]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[67]),
        .Q(sig_addr_cntr_lsh_kh[61]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[68]),
        .Q(sig_addr_cntr_lsh_kh[62]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[69]),
        .Q(sig_addr_cntr_lsh_kh[63]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[12]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[13]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[14]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(Q[15]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_bytes_to_mbaa_ireg1[3]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_bytes_to_mbaa_ireg1[2]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_4 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h15BFEA40)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_5 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_first_xfer_im0),
        .I2(sig_bytes_to_mbaa_ireg1[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_bytes_to_mbaa_ireg1[7]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_bytes_to_mbaa_ireg1[6]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_4__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_bytes_to_mbaa_ireg1[5]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[7]_i_5__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_bytes_to_mbaa_ireg1[4]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_2__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_bytes_to_mbaa_ireg1[9]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \sig_adjusted_addr_incr_ireg2[9]_i_3__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_bytes_to_mbaa_ireg1[8]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .O(\sig_adjusted_addr_incr_ireg2[9]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(SS));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_adjusted_addr_incr_im1[3:0]),
        .S({\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_3__0_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_4_n_0 ,\sig_adjusted_addr_incr_ireg2[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[6]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[7]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[7] ),
        .R(SS));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[3]_i_1__0_n_0 ),
        .CO({\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_1 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_2 ,\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sig_adjusted_addr_incr_im1[7:4]),
        .S({\sig_adjusted_addr_incr_ireg2[7]_i_2__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_3__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_4__0_n_0 ,\sig_adjusted_addr_incr_ireg2[7]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[8]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[9]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[9] ),
        .R(SS));
  CARRY4 \sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0 
       (.CI(\sig_adjusted_addr_incr_ireg2_reg[7]_i_1__0_n_0 ),
        .CO({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_CO_UNCONNECTED [3:1],\sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_adjusted_addr_incr_ireg2_reg[9]_i_1__0_O_UNCONNECTED [3:2],sig_adjusted_addr_incr_im1[9:8]}),
        .S({1'b0,1'b0,\sig_adjusted_addr_incr_ireg2[9]_i_2__0_n_0 ,\sig_adjusted_addr_incr_ireg2[9]_i_3__0_n_0 }));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I5(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(SS));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_3__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_4__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[11]_i_5__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(\sig_btt_cntr_im0[11]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[11]_i_6__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(\sig_btt_cntr_im0[11]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[11]_i_7__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(\sig_btt_cntr_im0[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[11]_i_8__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I2(E),
        .I3(Q[5]),
        .O(\sig_btt_cntr_im0[11]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_2__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(\sig_btt_cntr_im0[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_3__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(\sig_btt_cntr_im0[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_4__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(\sig_btt_cntr_im0[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[15]_i_5__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(\sig_btt_cntr_im0[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_2__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(\sig_btt_cntr_im0[19]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_3__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(\sig_btt_cntr_im0[19]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_4__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(\sig_btt_cntr_im0[19]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[19]_i_5__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(\sig_btt_cntr_im0[19]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sig_btt_cntr_im0[22]_i_2__0 
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty_reg_0),
        .I3(in[73]),
        .O(\sig_btt_cntr_im0[22]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_3__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(\sig_btt_cntr_im0[22]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_4__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(\sig_btt_cntr_im0[22]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[22]_i_5__0 
       (.I0(E),
        .I1(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(\sig_btt_cntr_im0[22]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_3__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_4__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[3]_i_5__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(E),
        .I3(Q[0]),
        .O(\sig_btt_cntr_im0[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_7__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(\sig_btt_cntr_im0[3]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_8__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(\sig_btt_cntr_im0[3]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h21)) 
    \sig_btt_cntr_im0[3]_i_9__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .I1(E),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_btt_cntr_im0[3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_3__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_4__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sig_btt_cntr_im0[7]_i_5__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(E),
        .O(\sig_btt_cntr_im0[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I2(E),
        .I3(Q[4]),
        .O(\sig_btt_cntr_im0[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(E),
        .I3(Q[3]),
        .O(\sig_btt_cntr_im0[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(E),
        .I3(Q[2]),
        .O(\sig_btt_cntr_im0[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_9__0 
       (.I0(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(E),
        .I3(Q[1]),
        .O(\sig_btt_cntr_im0[7]_i_9__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[11]_i_2__0_n_0 ,\sig_btt_cntr_im0[11]_i_3__0_n_0 ,\sig_btt_cntr_im0[11]_i_4__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_5__0_n_0 ,\sig_btt_cntr_im0[11]_i_6__0_n_0 ,\sig_btt_cntr_im0[11]_i_7__0_n_0 ,\sig_btt_cntr_im0[11]_i_8__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_2__0_n_0 ,\sig_btt_cntr_im0[15]_i_3__0_n_0 ,\sig_btt_cntr_im0[15]_i_4__0_n_0 ,\sig_btt_cntr_im0[15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[19]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[15]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[19]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[19]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[19]_i_2__0_n_0 ,\sig_btt_cntr_im0[19]_i_3__0_n_0 ,\sig_btt_cntr_im0[19]_i_4__0_n_0 ,\sig_btt_cntr_im0[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[22]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[22]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[19]_i_1__0_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[22]_i_1__0_CO_UNCONNECTED [3:2],\sig_btt_cntr_im0_reg[22]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[22]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_btt_cntr_im0[22]_i_2__0_n_0 ,\sig_btt_cntr_im0[22]_i_2__0_n_0 }),
        .O({\NLW_sig_btt_cntr_im0_reg[22]_i_1__0_O_UNCONNECTED [3],\sig_btt_cntr_im0_reg[22]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[22]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[22]_i_1__0_n_7 }),
        .S({1'b0,\sig_btt_cntr_im0[22]_i_3__0_n_0 ,\sig_btt_cntr_im0[22]_i_4__0_n_0 ,\sig_btt_cntr_im0[22]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[22]_i_2__0_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2__0_n_0 ,\sig_btt_cntr_im0[3]_i_3__0_n_0 ,\sig_btt_cntr_im0[3]_i_4__0_n_0 ,\sig_btt_cntr_im0[3]_i_5__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6__0_n_0 ,\sig_btt_cntr_im0[3]_i_7__0_n_0 ,\sig_btt_cntr_im0[3]_i_8__0_n_0 ,\sig_btt_cntr_im0[3]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(SS));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1__0 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1__0_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1__0_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[7]_i_2__0_n_0 ,\sig_btt_cntr_im0[7]_i_3__0_n_0 ,\sig_btt_cntr_im0[7]_i_4__0_n_0 ,\sig_btt_cntr_im0[7]_i_5__0_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1__0_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1__0_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_6__0_n_0 ,\sig_btt_cntr_im0[7]_i_7__0_n_0 ,\sig_btt_cntr_im0[7]_i_8__0_n_0 ,\sig_btt_cntr_im0[7]_i_9__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1__0_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(SS));
  CARRY4 sig_btt_eq_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_eq_b2mbaa_im01,sig_btt_eq_b2mbaa_im01_carry_n_1,sig_btt_eq_b2mbaa_im01_carry_n_2,sig_btt_eq_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_eq_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_eq_b2mbaa_im01_carry_i_1_n_0,sig_btt_eq_b2mbaa_im01_carry_i_2_n_0,sig_btt_eq_b2mbaa_im01_carry_i_3__0_n_0,sig_btt_eq_b2mbaa_im01_carry_i_4__0_n_0}));
  LUT5 #(
    .INIT(32'h5559AAA2)) 
    sig_btt_eq_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h28228288)) 
    sig_btt_eq_b2mbaa_im01_carry_i_2
       (.I0(sig_btt_eq_b2mbaa_im01_carry_i_5__0_n_0),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h2828282828282882)) 
    sig_btt_eq_b2mbaa_im01_carry_i_3__0
       (.I0(sig_btt_eq_b2mbaa_im01_carry_i_6__0_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0208041020804001)) 
    sig_btt_eq_b2mbaa_im01_carry_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h1411282242448188)) 
    sig_btt_eq_b2mbaa_im01_carry_i_5__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I3(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h41821824)) 
    sig_btt_eq_b2mbaa_im01_carry_i_6__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_im01_carry_i_6__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_eq_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(SS));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01_carry_n_0,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry__0
       (.CI(sig_btt_lt_b2mbaa_im01_carry_n_0),
        .CO({NLW_sig_btt_lt_b2mbaa_im01_carry__0_CO_UNCONNECTED[3:2],sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry__0_i_1__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,sig_btt_lt_b2mbaa_im01_carry__0_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry__0_i_3__0_n_0}));
  LUT6 #(
    .INIT(64'h0317173003170317)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_2__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I5(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0660060660096060)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_3__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h10)) 
    sig_btt_lt_b2mbaa_im01_carry__0_i_4__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .O(sig_btt_lt_b2mbaa_im01_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h00101101337377C7)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT5 #(
    .INIT(32'h10017C37)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0317031703171730)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h1370)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h1411282242448188)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I3(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h41821824)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h4821)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_9__0
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_9__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sig_byte_change_minus1_im2/i_ 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_byte_change_minus1_im2/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .O(sig_bytes_to_mbaa_im0[2]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I5(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .O(sig_bytes_to_mbaa_im0[5]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \sig_bytes_to_mbaa_ireg1[6]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .O(sig_bytes_to_mbaa_im0[6]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \sig_bytes_to_mbaa_ireg1[7]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(sig_bytes_to_mbaa_im0[7]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h0002FFFD)) 
    \sig_bytes_to_mbaa_ireg1[8]_i_1__0 
       (.I0(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(sig_bytes_to_mbaa_im0[8]));
  LUT6 #(
    .INIT(64'h5555555655555555)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I5(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ),
        .O(sig_bytes_to_mbaa_im0[9]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_bytes_to_mbaa_ireg1[9]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I2(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I3(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I4(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .O(\sig_bytes_to_mbaa_ireg1[9]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[2]),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[6]),
        .Q(sig_bytes_to_mbaa_ireg1[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[7]),
        .Q(sig_bytes_to_mbaa_ireg1[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[8]),
        .Q(sig_bytes_to_mbaa_ireg1[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[9]),
        .Q(sig_bytes_to_mbaa_ireg1[9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_reg_1),
        .Q(sig_calc_error_pushed_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_calc_error_reg_reg_1),
        .Q(in[73]),
        .R(SS));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(SS),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_cmd2addr_valid_reg_0),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54540454)) 
    sig_cmd2data_valid_i_1__0
       (.I0(SS),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_cmd2data_valid_reg_0),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(SS),
        .I1(sig_cmd2dre_valid_reg_n_0),
        .I2(sig_first_xfer_im0),
        .I3(sig_sm_ld_xfer_reg_ns),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_first_xfer_im0_i_1__0
       (.I0(SS),
        .I1(E),
        .I2(sig_first_xfer_im0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_burst_type_reg_reg_0),
        .Q(in[72]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_input_reg_empty_reg_1),
        .Q(sig_input_reg_empty_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(SS),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0054)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(SS),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(sig_no_btt_residue_ireg1_i_2__0_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .O(sig_no_btt_residue_im0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_no_btt_residue_ireg1_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(SS));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1__0
       (.I0(SS),
        .I1(sig_calc_error_reg_reg_0[0]),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(E),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in3_in,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[3] ,\sig_addr_cntr_lsh_im0_reg_n_0_[2] ,\sig_addr_cntr_lsh_im0_reg_n_0_[1] ,\sig_addr_cntr_lsh_im0_reg_n_0_[0] }),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(SS));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,\sig_addr_cntr_lsh_im0_reg_n_0_[5] ,\sig_addr_cntr_lsh_im0_reg_n_0_[4] }),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(SS));
  LUT4 #(
    .INIT(16'hFEEE)) 
    sig_sm_halt_reg_i_1__0
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_calc_error_pushed_reg_0),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_parent_done),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hBFAE)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(SS),
        .I1(sig_xfer_reg_empty),
        .I2(sig_ld_xfer_reg),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2__0_n_0 ),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rd_sts_reg_full_reg_0,
    sig_rsc2data_ready,
    m_axis_mm2s_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_reg_empty_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_data2rsc_decerr,
    sig_data2rsc_valid);
  output [1:0]sig_rsc2stat_status;
  output sig_rd_sts_reg_full_reg_0;
  output sig_rsc2data_ready;
  input m_axis_mm2s_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_reg_empty_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_data2rsc_decerr;
  input sig_data2rsc_valid;

  wire m_axis_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_reg_empty_reg_0;
  wire sig_rd_sts_reg_full_reg_0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rd_sts_tag_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;

  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_reg_full_reg_0),
        .I1(sig_rd_sts_reg_empty_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_rd_sts_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rd_sts_reg_full_reg_0),
        .R(sig_rd_sts_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_tag_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_coelsc_cmd_cmplt_reg_reg_0,
    m_axi_mm2s_rready,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg_0,
    \sig_addr_posted_cntr_reg[0]_0 ,
    sig_rd_sts_slverr_reg0,
    \PCM_MEM_TO_BUFFER.count_reg[0] ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_0 ,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    sig_init_done_reg,
    sig_rsc2data_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rvalid,
    \PCM_MEM_TO_BUFFER.data_reg[31] ,
    m_axi_mm2s_rlast,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_rsc2stat_status,
    sig_dqual_reg_empty_reg_2,
    sig_dqual_reg_empty_reg_3,
    sig_next_cmd_cmplt_reg_i_3,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    \PCM_MEM_TO_BUFFER.count_reg[0]_1 ,
    \PCM_MEM_TO_BUFFER.count_reg[0]_2 ,
    m_axi_mm2s_rresp,
    \PCM_MEM_TO_BUFFER.count_reg[1] ,
    reset_gen,
    wr_en,
    in,
    sig_rst2all_stop_request,
    out);
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output [0:0]sig_coelsc_cmd_cmplt_reg_reg_0;
  output m_axi_mm2s_rready;
  output sig_inhibit_rdy_n;
  output sig_halt_reg_reg_0;
  output \sig_addr_posted_cntr_reg[0]_0 ;
  output sig_rd_sts_slverr_reg0;
  output \PCM_MEM_TO_BUFFER.count_reg[0] ;
  output \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input sig_init_done_reg;
  input sig_rsc2data_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rvalid;
  input \PCM_MEM_TO_BUFFER.data_reg[31] ;
  input m_axi_mm2s_rlast;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input [0:0]sig_rsc2stat_status;
  input sig_dqual_reg_empty_reg_2;
  input sig_dqual_reg_empty_reg_3;
  input sig_next_cmd_cmplt_reg_i_3;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  input \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  input [1:0]m_axi_mm2s_rresp;
  input \PCM_MEM_TO_BUFFER.count_reg[1] ;
  input reset_gen;
  input wr_en;
  input [10:0]in;
  input sig_rst2all_stop_request;
  input out;

  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0] ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_0 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_1 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[0]_2 ;
  wire \PCM_MEM_TO_BUFFER.count_reg[1] ;
  wire \PCM_MEM_TO_BUFFER.data_reg[31] ;
  wire dest_arst;
  wire [10:0]in;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire out;
  wire reset_gen;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire sig_clr_dqual_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [26:24]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_coelsc_cmd_cmplt_reg_reg_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_coelsc_tag_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_2_n_0 ;
  wire \sig_dbeat_cntr[5]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_5__0_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_sequential_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [0:0]sig_rsc2stat_status;
  wire sig_rst2all_stop_request;
  wire sig_stream_rst;
  wire soft_reset_core;
  wire wr_en;

  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(sig_dbeat_cntr),
        .dest_arst(dest_arst),
        .in(in),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_dqual_reg(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[4]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[5]_i_2__0_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_data2addr_stop_req),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_4(sig_dqual_reg_empty_reg_3),
        .sig_halt_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_3__0_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_data2rsc_valid),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_1(\PCM_MEM_TO_BUFFER.count_reg[0]_1 ),
        .sig_next_cmd_cmplt_reg_i_3_2(\PCM_MEM_TO_BUFFER.count_reg[0]_2 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset_core(soft_reset_core));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h2232)) 
    \INTERLEAVED.interleaved_xpm_fifo_buffer_i_36 
       (.I0(sig_data2addr_stop_req),
        .I1(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_valid),
        .O(sig_halt_reg_reg_0));
  LUT5 #(
    .INIT(32'h8A88A8A8)) 
    \PCM_MEM_TO_BUFFER.count[0]_i_1 
       (.I0(reset_gen),
        .I1(sig_coelsc_cmd_cmplt_reg_reg_0),
        .I2(\PCM_MEM_TO_BUFFER.count_reg[0]_2 ),
        .I3(\PCM_MEM_TO_BUFFER.count_reg[0]_1 ),
        .I4(wr_en),
        .O(\PCM_MEM_TO_BUFFER.count_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h8C8080808C8C8080)) 
    \PCM_MEM_TO_BUFFER.count[1]_i_1 
       (.I0(\PCM_MEM_TO_BUFFER.count_reg[1] ),
        .I1(reset_gen),
        .I2(sig_coelsc_cmd_cmplt_reg_reg_0),
        .I3(\PCM_MEM_TO_BUFFER.count_reg[0]_2 ),
        .I4(\PCM_MEM_TO_BUFFER.count_reg[0]_1 ),
        .I5(wr_en),
        .O(\PCM_MEM_TO_BUFFER.count_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h0F040000)) 
    \PCM_MEM_TO_BUFFER.data[31]_i_1 
       (.I0(sig_data2rsc_valid),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(sig_data2addr_stop_req),
        .I4(\PCM_MEM_TO_BUFFER.data_reg[31] ),
        .O(sig_coelsc_cmd_cmplt_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1110)) 
    m_axi_mm2s_rready_INST_0
       (.I0(sig_data2rsc_valid),
        .I1(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I2(\PCM_MEM_TO_BUFFER.data_reg[31] ),
        .I3(sig_data2addr_stop_req),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hAAABFFFF)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .I4(sig_dqual_reg_full),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg_reg_n_0),
        .I1(out),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hCCC2BCCC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg_reg_n_0),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hAAA8EAAA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(out),
        .I4(sig_last_mmap_dbeat_reg_reg_n_0),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h07000000FFFFFFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I3(sig_rsc2data_ready),
        .I4(sig_data2rsc_valid),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_tag_reg0));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_push_coelsc_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_calc_error_reg),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_decerr),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'hFF40)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(m_axi_mm2s_rresp[0]),
        .I1(m_axi_mm2s_rresp[1]),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_data2rsc_slverr),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_tag_reg0));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[4]_i_2 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[5]_i_2__0 
       (.I0(sig_dbeat_cntr[3]),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .I4(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[3]),
        .I5(sig_dbeat_cntr[5]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_clr_dqual_reg));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFF01)) 
    sig_halt_cmplt_i_3__0
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_next_calc_error_reg),
        .O(\sig_addr_posted_cntr_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_last_dbeat_i_5__0_n_0),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[4]),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_last_dbeat_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    sig_last_dbeat_i_5__0
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(sig_last_dbeat_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_last_dbeat),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rsc2stat_status),
        .O(sig_rd_sts_slverr_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_audio_formatter_0_1_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_h_halt_reg,
    SR,
    halt_complete_dm,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    s_axis_s2mm_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_halt_cmplt_reg_0,
    sig_halt_cmplt_reg_1);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_h_halt_reg;
  output [0:0]SR;
  output halt_complete_dm;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input s_axis_s2mm_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_halt_cmplt_reg_0;
  input sig_halt_cmplt_reg_1;

  wire [0:0]SR;
  wire halt_complete_dm;
  wire s_axis_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_0),
        .I1(sig_halt_cmplt_reg_1),
        .I2(halt_complete_dm),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(halt_complete_dm),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    sig_last_reg_out_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_s_h_halt_reg),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module design_1_audio_formatter_0_1_axi_datamover_reset_22
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    sig_stream_rst,
    halt_complete_dm,
    reset_gen,
    m_axis_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    sig_halt_reg_dly3,
    sig_data2addr_stop_req,
    sig_addr2rsc_calc_error,
    sig_addr_reg_empty,
    sig_halt_cmplt_reg_0);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output sig_stream_rst;
  output halt_complete_dm;
  input reset_gen;
  input m_axis_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input sig_halt_reg_dly3;
  input sig_data2addr_stop_req;
  input sig_addr2rsc_calc_error;
  input sig_addr_reg_empty;
  input sig_halt_cmplt_reg_0;

  wire halt_complete_dm;
  wire m_axis_mm2s_aclk;
  wire reset_gen;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_cmplt_i_2_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg_dly3;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(reset_gen),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_halt_cmplt_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF88800000)) 
    sig_halt_cmplt_i_2
       (.I0(sig_halt_reg_dly3),
        .I1(sig_data2addr_stop_req),
        .I2(sig_addr2rsc_calc_error),
        .I3(sig_addr_reg_empty),
        .I4(sig_halt_cmplt_reg_0),
        .I5(halt_complete_dm),
        .O(sig_halt_cmplt_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_2_n_0),
        .Q(halt_complete_dm),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module design_1_audio_formatter_0_1_axi_datamover_s2mm_full_wrap
   (out,
    m_axi_s2mm_wvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg_reg,
    sig_s_h_halt_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_sm_pop_input_reg,
    sig_calc_error_reg_reg,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_dqual_reg_full_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    sig_input_burst_type_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_input_reg_empty_reg,
    sig_calc_error_pushed_reg,
    sig_xfer_reg_empty,
    sig_ld_xfer_reg,
    sig_last_dbeat_reg,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    soft_reset_core_reg,
    rd_en0,
    sig_dqual_reg_empty_reg,
    E,
    \sig_dbeat_cntr_reg[3] ,
    sig_calc_error_reg_reg_1,
    sig_dqual_reg_empty_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg0 ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[0] ,
    m_axi_s2mm_wready_0,
    halt_complete_dm,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,
    s2mm_status,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_wdata,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    s_axis_s2mm_aclk,
    sig_s_h_halt_reg_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_addr_valid_reg_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ,
    sig_input_burst_type_reg_reg_0,
    sig_calc_error_reg_reg_2,
    sig_input_reg_empty_reg_0,
    sig_calc_error_pushed_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_skid_reg_reg,
    sig_last_reg_out_reg,
    CO,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    start_dma,
    m_axi_s2mm_awready,
    \sig_dbeat_cntr_reg[7] ,
    m_axi_s2mm_wready,
    data_valid,
    \INTERLEAVED.count_datamover_data_reg[0] ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] );
  output out;
  output m_axi_s2mm_wvalid;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_init_reg_reg;
  output sig_s_h_halt_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [0:0]sig_data2wsc_cmd_cmplt_reg;
  output sig_sm_pop_input_reg;
  output [0:0]sig_calc_error_reg_reg;
  output [0:0]m_axi_s2mm_awsize;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_dqual_reg_full_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output sig_input_burst_type_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_input_reg_empty_reg;
  output sig_calc_error_pushed_reg;
  output sig_xfer_reg_empty;
  output sig_ld_xfer_reg;
  output sig_last_dbeat_reg;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  output soft_reset_core_reg;
  output rd_en0;
  output sig_dqual_reg_empty_reg;
  output [0:0]E;
  output \sig_dbeat_cntr_reg[3] ;
  output sig_calc_error_reg_reg_1;
  output sig_dqual_reg_empty_reg_0;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  output m_axi_s2mm_bready;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [0:0]m_axi_s2mm_wready_0;
  output halt_complete_dm;
  output [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  output [1:0]s2mm_status;
  output [63:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [31:0]m_axi_s2mm_wdata;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input s_axis_s2mm_aclk;
  input sig_s_h_halt_reg_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_addr_valid_reg_reg;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ;
  input sig_input_burst_type_reg_reg_0;
  input sig_calc_error_reg_reg_2;
  input sig_input_reg_empty_reg_0;
  input sig_calc_error_pushed_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_skid_reg_reg;
  input sig_last_reg_out_reg;
  input [0:0]CO;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input start_dma;
  input m_axi_s2mm_awready;
  input \sig_dbeat_cntr_reg[7] ;
  input m_axi_s2mm_wready;
  input data_valid;
  input \INTERLEAVED.count_datamover_data_reg[0] ;
  input [31:0]D;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;
  input [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_83 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INTERLEAVED.count_datamover_data_reg[0] ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_CMD_STATUS_n_70;
  wire I_CMD_STATUS_n_71;
  wire I_CMD_STATUS_n_8;
  wire I_CMD_STATUS_n_80;
  wire I_CMD_STATUS_n_81;
  wire I_CMD_STATUS_n_82;
  wire I_CMD_STATUS_n_83;
  wire I_CMD_STATUS_n_9;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_12;
  wire I_WR_DATA_CNTL_n_20;
  wire I_WR_STATUS_CNTLR_n_12;
  wire I_WR_STATUS_CNTLR_n_13;
  wire I_WR_STATUS_CNTLR_n_14;
  wire I_WR_STATUS_CNTLR_n_2;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [69:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire [0:0]\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [15:0]data;
  wire data_valid;
  wire dest_arst;
  wire halt_complete_dm;
  wire [63:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [7:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [0:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [0:0]m_axi_s2mm_wready_0;
  wire m_axi_s2mm_wvalid;
  wire out;
  wire rd_en0;
  wire [1:0]s2mm_status;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_pushed_reg;
  wire sig_calc_error_pushed_reg_0;
  wire [0:0]sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_calc_error_reg_reg_2;
  wire sig_cmd2mstr_cmd_valid;
  wire [8:3]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire [0:0]sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_last_err;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_init_done;
  wire sig_init_reg_reg;
  wire sig_input_burst_type_reg_reg;
  wire sig_input_burst_type_reg_reg_0;
  wire sig_input_reg_empty_reg;
  wire sig_input_reg_empty_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_reg;
  wire sig_ld_xfer_reg;
  wire [63:2]sig_mstr2addr_addr;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [3:0]sig_mstr2data_last_strb;
  wire [7:0]sig_mstr2data_len;
  wire [1:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire sig_push_to_wsc;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_skid2data_wready;
  wire sig_sm_pop_input_reg;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [6:5]sig_wsc2stat_status;
  wire sig_xfer_reg_empty;
  wire soft_reset_core;
  wire soft_reset_core_reg;
  wire start_dma;

  design_1_audio_formatter_0_1_axi_datamover_pcc \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.E(sig_calc_error_reg_reg_1),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,data,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70,I_CMD_STATUS_n_71,sig_cmd2mstr_command}),
        .SR(sig_init_reg_reg),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg0 (\USE_SINGLE_REG.sig_regfifo_empty_reg0 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .in({sig_calc_error_reg_reg_0,sig_input_burst_type_reg_reg,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_calc_error_pushed_reg_0(sig_calc_error_pushed_reg),
        .sig_calc_error_pushed_reg_1(sig_calc_error_pushed_reg_0),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_eof,sig_mstr2data_last_strb}),
        .sig_calc_error_reg_reg_1(sig_calc_error_reg_reg_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_83 ),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_input_burst_type_reg_reg_0(sig_input_burst_type_reg_reg_0),
        .sig_input_reg_empty_reg_0(sig_input_reg_empty_reg),
        .sig_input_reg_empty_reg_1(sig_input_reg_empty_reg_0),
        .sig_ld_xfer_reg(sig_ld_xfer_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_sm_pop_input_reg(sig_sm_pop_input_reg),
        .sig_xfer_reg_empty(sig_xfer_reg_empty));
  design_1_audio_formatter_0_1_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .FIFO_Full_reg_0(I_WR_STATUS_CNTLR_n_14),
        .SR(sig_stream_rst),
        .in({sig_calc_error_reg_reg_0,sig_input_burst_type_reg_reg,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg_0(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_82),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  design_1_audio_formatter_0_1_axi_datamover_cmd_status I_CMD_STATUS
       (.E(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 ),
        .Q({I_CMD_STATUS_n_8,I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,data,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69,I_CMD_STATUS_n_70,I_CMD_STATUS_n_71,\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] ,sig_cmd2mstr_command}),
        .SR(sig_init_reg_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] (sig_stream_rst),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[95] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_3 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_83 ),
        .s2mm_status(s2mm_status),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_3(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_4(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_reg2_reg(I_CMD_STATUS_n_80),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_81),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_82),
        .sig_init_reg2_reg_2(I_CMD_STATUS_n_83),
        .sig_wsc2stat_status(sig_wsc2stat_status));
  design_1_audio_formatter_0_1_axi_datamover_reset I_RESET
       (.SR(sig_stream_rst),
        .halt_complete_dm(halt_complete_dm),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_halt_cmplt_reg_0(I_WR_STATUS_CNTLR_n_13),
        .sig_halt_cmplt_reg_1(I_WR_DATA_CNTL_n_20),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
  design_1_audio_formatter_0_1_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(D),
        .E(out),
        .SR(sig_stream_rst),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wready_0(m_axi_s2mm_wready_0),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(sig_skid2data_wready),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_last_reg_out_reg_0(sig_last_reg_out_reg),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_last_skid_reg_reg_0(sig_last_skid_reg_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_12),
        .sig_s_ready_out_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_s_ready_out_reg_1(sig_init_reg_reg));
  design_1_audio_formatter_0_1_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.CO(CO),
        .E(E),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 (I_WR_STATUS_CNTLR_n_2),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INTERLEAVED.count_datamover_data_reg[0] (\INTERLEAVED.count_datamover_data_reg[0] ),
        .SR(sig_stream_rst),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .data_valid(data_valid),
        .dest_arst(dest_arst),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .out(sig_skid2data_wready),
        .rd_en0(rd_en0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_aresetn(s_axis_s2mm_aresetn),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_1 (I_WR_STATUS_CNTLR_n_14),
        .\sig_dbeat_cntr_reg[7]_2 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\sig_dbeat_cntr_reg[7]_3 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full_reg_0(sig_dqual_reg_full_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_dly3_reg(I_WR_DATA_CNTL_n_20),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_12),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_80),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg_0({sig_calc_error_reg_reg_0,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_mstr2data_len}),
        .sig_next_cmd_cmplt_reg_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_12),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .soft_reset_core(soft_reset_core),
        .soft_reset_core_reg(soft_reset_core_reg),
        .start_dma(start_dma));
  design_1_audio_formatter_0_1_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_2),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_1 (sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .SR(sig_stream_rst),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_13),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_14),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_83),
        .sig_init_done_reg_0(I_CMD_STATUS_n_81),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(I_WR_STATUS_CNTLR_n_12),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status(sig_wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module design_1_audio_formatter_0_1_axi_datamover_skid2mm_buf
   (E,
    out,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wready_0,
    m_axi_s2mm_wdata,
    s_axis_s2mm_aclk,
    sig_last_skid_reg_reg_0,
    SR,
    sig_last_reg_out_reg_0,
    sig_m_valid_out_reg_0,
    m_axi_s2mm_wready,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    D);
  output [0:0]E;
  output out;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [0:0]m_axi_s2mm_wready_0;
  output [31:0]m_axi_s2mm_wdata;
  input s_axis_s2mm_aclk;
  input sig_last_skid_reg_reg_0;
  input [0:0]SR;
  input sig_last_reg_out_reg_0;
  input sig_m_valid_out_reg_0;
  input m_axi_s2mm_wready;
  input sig_s_ready_out_reg_0;
  input [0:0]sig_s_ready_out_reg_1;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]SR;
  wire [31:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [0:0]m_axi_s2mm_wready_0;
  wire s_axis_s2mm_aclk;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_s_ready_out_reg_0;
  wire [0:0]sig_s_ready_out_reg_1;

  assign E[0] = sig_s_ready_dup;
  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(m_axi_s2mm_wready_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(m_axi_s2mm_wready_0),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_reg_out_reg_0),
        .Q(m_axi_s2mm_wlast),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_skid_reg_reg_0),
        .Q(sig_last_skid_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_m_valid_out_reg_0),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_s_ready_out_reg_0),
        .I5(sig_s_ready_out_reg_1),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    sig_s_ready_dup_i_1
       (.I0(sig_s_ready_out_reg_0),
        .I1(sig_s_ready_out_reg_1),
        .I2(m_axi_s2mm_wready),
        .I3(sig_m_valid_out_reg_0),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_strb_gen2" *) 
module design_1_audio_formatter_0_1_axi_datamover_strb_gen2
   (D,
    Q,
    \sig_xfer_strt_strb_ireg3_reg[3] ,
    \sig_xfer_strt_strb_ireg3_reg[3]_0 ,
    \sig_xfer_strt_strb_ireg3_reg[3]_1 );
  output [1:0]D;
  input [1:0]Q;
  input \sig_xfer_strt_strb_ireg3_reg[3] ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  input \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  wire [1:0]D;
  wire [1:0]Q;
  wire \sig_xfer_strt_strb_ireg3_reg[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg[3]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h1FFAF8F0)) 
    \GEN_4BIT_CASE.lsig_end_vect 
       (.I0(Q[0]),
        .I1(\sig_xfer_strt_strb_ireg3_reg[3] ),
        .I2(\sig_xfer_strt_strb_ireg3_reg[3]_0 ),
        .I3(\sig_xfer_strt_strb_ireg3_reg[3]_1 ),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_4BIT_CASE.lsig_start_vect 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_wr_status_cntl
   (sig_wsc2stat_status,
    FIFO_Full_reg,
    sig_halt_reg,
    sig_halt_reg_dly3,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    sig_push_to_wsc_reg,
    sig_addr_reg_empty_reg,
    sig_halt_reg_reg_0,
    s_axis_s2mm_aclk,
    SR,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg_0 ,
    sig_init_done_reg,
    sig_init_done_reg_0,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_1 ,
    out,
    m_axi_s2mm_bvalid,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    sig_data2all_tlast_error,
    m_axi_s2mm_bresp,
    in,
    sig_s_h_halt_reg);
  output [1:0]sig_wsc2stat_status;
  output FIFO_Full_reg;
  output sig_halt_reg;
  output sig_halt_reg_dly3;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output [0:0]sig_data2wsc_cmd_cmplt_reg;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output sig_push_to_wsc_reg;
  output sig_addr_reg_empty_reg;
  output sig_halt_reg_reg_0;
  input s_axis_s2mm_aclk;
  input [0:0]SR;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg_0 ;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_1 ;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input sig_data2all_tlast_error;
  input [1:0]m_axi_s2mm_bresp;
  input [2:0]in;
  input sig_s_h_halt_reg;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_1 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [2:2]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire \I_WR_DATA_CNTL/sig_halt_reg_dly2 ;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [2:0]in;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2all_tlast_error;
  wire [0:0]sig_data2wsc_cmd_cmplt_reg;
  wire sig_halt_cmplt_i_4_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_s_h_halt_reg;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire [1:0]sig_wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    FIFO_Full_i_2
       (.I0(sig_halt_reg),
        .I1(sig_data2all_tlast_error),
        .O(sig_halt_reg_reg_0));
  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\USE_SRL_FIFO.sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .Q(sig_wdc_statcnt_reg),
        .SR(SR),
        .in(in),
        .out({\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ,sig_data2wsc_cmd_cmplt_reg}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_0 ),
        .I2(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg_1 ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(sig_wsc2stat_status[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg_0 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_data2wsc_cmd_cmplt_reg),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(sig_wsc2stat_status[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1_n_0 ));
  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_11 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\USE_SRL_FIFO.sig_rd_empty ),
        .Q(sig_addr_posted_cntr_reg),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(sig_halt_reg),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wsc2stat_status(sig_wsc2stat_status));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(SR));
  LUT6 #(
    .INIT(64'hF3FFFDFFFFFFFFFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_halt_cmplt_i_4_n_0),
        .I4(sig_addr2wsc_calc_error),
        .I5(sig_halt_reg_reg_0),
        .O(sig_addr_reg_empty_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr_posted_cntr_reg[2]),
        .I1(sig_addr_posted_cntr_reg[3]),
        .O(sig_halt_cmplt_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\I_WR_DATA_CNTL/sig_halt_reg_dly2 ),
        .Q(sig_halt_reg_dly3),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_s_h_halt_reg),
        .I1(sig_halt_reg),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_halt_reg),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_3 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module design_1_audio_formatter_0_1_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_dqual_reg_full_reg_0,
    sig_data2all_tlast_error,
    sig_push_to_wsc,
    in,
    sig_init_done,
    sig_last_dbeat_reg_0,
    soft_reset_core_reg,
    rd_en0,
    sig_dqual_reg_empty_reg_0,
    sig_halt_reg_reg,
    E,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_tlast_err_stop,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n,
    sig_dqual_reg_empty_reg_1,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_halt_reg_dly3_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    SR,
    s_axis_s2mm_aclk,
    sig_init_done_reg,
    sig_last_dbeat_reg_1,
    CO,
    soft_reset_core,
    dest_arst,
    s_axis_s2mm_aresetn,
    start_dma,
    out,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_push_to_wsc_reg_0,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_halt_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[7]_1 ,
    sig_mstr2data_cmd_valid,
    data_valid,
    \INTERLEAVED.count_datamover_data_reg[0] ,
    sig_halt_reg_dly3,
    \sig_dbeat_cntr_reg[7]_2 ,
    \sig_dbeat_cntr_reg[7]_3 ,
    sig_wdc_status_going_full,
    sig_next_calc_error_reg_reg_0,
    sig_inhibit_rdy_n_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 );
  output FIFO_Full_reg;
  output sig_dqual_reg_full_reg_0;
  output sig_data2all_tlast_error;
  output sig_push_to_wsc;
  output [2:0]in;
  output sig_init_done;
  output sig_last_dbeat_reg_0;
  output soft_reset_core_reg;
  output rd_en0;
  output sig_dqual_reg_empty_reg_0;
  output sig_halt_reg_reg;
  output [0:0]E;
  output \sig_dbeat_cntr_reg[3]_0 ;
  output sig_tlast_err_stop;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_inhibit_rdy_n;
  output sig_dqual_reg_empty_reg_1;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output sig_halt_reg_dly3_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_init_done_reg;
  input sig_last_dbeat_reg_1;
  input [0:0]CO;
  input soft_reset_core;
  input dest_arst;
  input s_axis_s2mm_aresetn;
  input start_dma;
  input out;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_push_to_wsc_reg_0;
  input sig_next_cmd_cmplt_reg_reg_0;
  input sig_halt_reg;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input sig_mstr2data_cmd_valid;
  input data_valid;
  input \INTERLEAVED.count_datamover_data_reg[0] ;
  input sig_halt_reg_dly3;
  input \sig_dbeat_cntr_reg[7]_2 ;
  input \sig_dbeat_cntr_reg[7]_3 ;
  input sig_wdc_status_going_full;
  input [15:0]sig_next_calc_error_reg_reg_0;
  input sig_inhibit_rdy_n_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INTERLEAVED.count_datamover_data_reg[0] ;
  wire \INTERLEAVED.second_level_xpm_fifo_buffer_i_4_n_0 ;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire data_valid;
  wire dest_arst;
  wire [2:0]in;
  wire out;
  wire rd_en0;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_aresetn;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_clr_dqual_reg;
  wire [26:18]sig_cmd_fifo_data_out;
  wire sig_data2all_tlast_error;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire \sig_dbeat_cntr_reg[3]_0 ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire \sig_dbeat_cntr_reg[7]_2 ;
  wire \sig_dbeat_cntr_reg[7]_3 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full_reg_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_dly3_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_i_7_n_0;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire [15:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_eof_reg;
  wire [3:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire soft_reset_core;
  wire soft_reset_core_reg;
  wire start_dma;

  design_1_audio_formatter_0_1_axi_datamover_fifo__parameterized4 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 }),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(sig_dbeat_cntr),
        .SR(SR),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg({sig_cmd_fifo_data_out[26:23],sig_cmd_fifo_data_out[21:18]}),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[5]_i_2_n_0 ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr[7]_i_5_n_0 ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .\sig_dbeat_cntr_reg[7]_1 (\sig_dbeat_cntr_reg[7]_1 ),
        .\sig_dbeat_cntr_reg[7]_2 (\sig_dbeat_cntr_reg[7]_2 ),
        .\sig_dbeat_cntr_reg[7]_3 (\sig_dbeat_cntr_reg[7]_3 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_1),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_5_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3(\sig_addr_posted_cntr_reg[2]_0 ),
        .sig_next_calc_error_reg_i_3_0(sig_dqual_reg_full_reg_0),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(\sig_dbeat_cntr_reg[3]_0 ),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_last_dbeat_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_clr_dqual_reg),
        .sig_wdc_status_going_full(sig_wdc_status_going_full));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_0),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg_0 ),
        .I3(sig_data2all_tlast_error),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
  LUT4 #(
    .INIT(16'hFF02)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ),
        .I3(sig_data2all_tlast_error),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAABFBFBFEEBFBFBF)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2 
       (.I0(sig_halt_reg),
        .I1(\sig_dbeat_cntr_reg[3]_0 ),
        .I2(sig_next_eof_reg),
        .I3(data_valid),
        .I4(CO),
        .I5(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3 
       (.I0(sig_next_last_strb_reg[0]),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_next_eof_reg),
        .I3(sig_next_last_strb_reg[3]),
        .I4(sig_next_last_strb_reg[2]),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_data2all_tlast_error),
        .R(SR));
  LUT6 #(
    .INIT(64'hF8FFFFFFFFFFFFFF)) 
    \INTERLEAVED.count_datamover_data[0]_i_1 
       (.I0(rd_en0),
        .I1(CO),
        .I2(soft_reset_core),
        .I3(dest_arst),
        .I4(s_axis_s2mm_aresetn),
        .I5(start_dma),
        .O(soft_reset_core_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAA88888A88)) 
    \INTERLEAVED.second_level_xpm_fifo_buffer_i_2 
       (.I0(data_valid),
        .I1(\INTERLEAVED.count_datamover_data_reg[0] ),
        .I2(sig_data2all_tlast_error),
        .I3(out),
        .I4(\INTERLEAVED.second_level_xpm_fifo_buffer_i_4_n_0 ),
        .I5(sig_halt_reg),
        .O(rd_en0));
  LUT6 #(
    .INIT(64'h55555755FFFFFFFF)) 
    \INTERLEAVED.second_level_xpm_fifo_buffer_i_4 
       (.I0(sig_dqual_reg_full_reg_0),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .O(\INTERLEAVED.second_level_xpm_fifo_buffer_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \PCM_TO_PCM.strb_8[1]_i_2 
       (.I0(sig_data2all_tlast_error),
        .I1(out),
        .I2(\INTERLEAVED.second_level_xpm_fifo_buffer_i_4_n_0 ),
        .I3(sig_halt_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ));
  LUT5 #(
    .INIT(32'hF08F0EF0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(\sig_addr_posted_cntr_reg[2]_0 ),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFB44DD20)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hF4F0F0D0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFFFFF0F2)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ),
        .I4(sig_data2all_tlast_error),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hF0F2)) 
    sig_data2wsc_last_err_i_1
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_data2all_tlast_error),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_2_n_0 ),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(sig_next_sequential_reg),
        .I1(sig_last_dbeat_reg_0),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[5]),
        .I5(sig_dbeat_cntr[3]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_dqual_reg_full_reg_0),
        .R(sig_clr_dqual_reg));
  LUT5 #(
    .INIT(32'hAAAA0002)) 
    sig_halt_cmplt_i_3
       (.I0(sig_halt_reg_dly3),
        .I1(sig_addr_posted_cntr[0]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_next_calc_error_reg),
        .O(sig_halt_reg_dly3_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    sig_last_dbeat_i_5
       (.I0(sig_last_dbeat_i_7_n_0),
        .I1(sig_dbeat_cntr[1]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[2]),
        .O(sig_last_dbeat_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_dbeat_i_7
       (.I0(sig_dbeat_cntr[6]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[5]),
        .I4(sig_dbeat_cntr[3]),
        .O(sig_last_dbeat_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_dbeat_reg_1),
        .Q(sig_last_dbeat_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_dqual_reg_full_reg_0),
        .I3(\sig_dbeat_cntr_reg[3]_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_reg_out_i_3
       (.I0(\sig_dbeat_cntr[5]_i_2_n_0 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_dbeat_cntr[6]),
        .O(\sig_dbeat_cntr_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_calc_error_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_eof_reg),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_last_strb_reg[0]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_last_strb_reg[1]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_last_strb_reg[2]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_last_strb_reg[3]),
        .R(sig_clr_dqual_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_sequential_reg),
        .R(sig_clr_dqual_reg));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_next_cmd_cmplt_reg_reg_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0D0F0000FFFFFFFF)) 
    sig_push_to_wsc_i_1
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_push_err2wsc),
        .I3(\sig_dbeat_cntr_reg[3]_0 ),
        .I4(sig_push_to_wsc_reg_0),
        .I5(sig_next_cmd_cmplt_reg_reg_0),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT5 #(
    .INIT(32'h0F0F0200)) 
    sig_push_to_wsc_i_2
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_tlast_err_stop),
        .I3(\sig_dbeat_cntr_reg[3]_0 ),
        .I4(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    SR,
    s_axis_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_bvalid;
  wire s_axis_s2mm_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  LUT6 #(
    .INIT(64'h0042001400000000)) 
    FIFO_Full_i_1__0
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(sig_push_coelsc_reg),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AA5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(m_axi_s2mm_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h52F0F0F0F0F0F0F4)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(Q[1]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(sig_inhibit_rdy_n),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f_12
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INFERRED_GEN.cnt_i_reg[0]_2 ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    SR,
    s_axis_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INFERRED_GEN.cnt_i_reg[0]_2 ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire s_axis_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  LUT6 #(
    .INIT(64'h300101C000000000)) 
    FIFO_Full_i_1__1
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666669666666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I4(sig_push_to_wsc),
        .I5(sig_tlast_err_stop),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(Q[0]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h1555555740000002)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(Q[0]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SR));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[5][6]_srl6_i_1 
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_2 ),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0
   (sig_dqual_reg_empty_reg,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_halt_reg_reg,
    E,
    sig_s_ready_out_reg,
    sig_next_calc_error_reg_reg,
    fifo_full_p1,
    Q,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    out,
    sig_last_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_calc_error_reg_i_3_0,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg_i_3_1,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_halt_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[7]_1 ,
    FIFO_Full_reg,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \sig_dbeat_cntr_reg[7]_2 ,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[7]_3 ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    sig_next_sequential_reg,
    sig_next_calc_error_reg,
    \sig_dbeat_cntr_reg[7]_4 ,
    \sig_dbeat_cntr_reg[7]_5 ,
    sig_wdc_status_going_full,
    SR,
    s_axis_s2mm_aclk);
  output sig_dqual_reg_empty_reg;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  output sig_halt_reg_reg;
  output [0:0]E;
  output [0:0]sig_s_ready_out_reg;
  output sig_next_calc_error_reg_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input out;
  input sig_last_dbeat_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input sig_next_calc_error_reg_i_3_0;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_reg_0;
  input sig_halt_reg;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input FIFO_Full_reg;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [7:0]\sig_dbeat_cntr_reg[7]_2 ;
  input \sig_dbeat_cntr_reg[6] ;
  input [7:0]\sig_dbeat_cntr_reg[7]_3 ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_next_calc_error_reg;
  input \sig_dbeat_cntr_reg[7]_4 ;
  input \sig_dbeat_cntr_reg[7]_5 ;
  input sig_wdc_status_going_full;
  input [0:0]SR;
  input s_axis_s2mm_aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire out;
  wire s_axis_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_dbeat_cntr[7]_i_6_n_0 ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire [7:0]\sig_dbeat_cntr_reg[7]_2 ;
  wire [7:0]\sig_dbeat_cntr_reg[7]_3 ;
  wire \sig_dbeat_cntr_reg[7]_4 ;
  wire \sig_dbeat_cntr_reg[7]_5 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3_0;
  wire sig_next_calc_error_reg_i_3_1;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_wdc_status_going_full;

  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h04C04000)) 
    FIFO_Full_i_1
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF7FAAEA00805515)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'h4CCD8001)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAAEFFFFFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .I1(sig_halt_reg_reg),
        .I2(out),
        .I3(sig_next_cmd_cmplt_reg_reg_1),
        .I4(sig_next_sequential_reg),
        .I5(sig_dqual_reg_empty),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    \INTERLEAVED.second_level_xpm_fifo_buffer_i_5 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [0]),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I2(\sig_dbeat_cntr_reg[7]_3 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [0]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [1]),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I3(\sig_dbeat_cntr_reg[7]_3 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [2]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [1]),
        .I2(\sig_dbeat_cntr_reg[7]_2 [0]),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I4(\sig_dbeat_cntr_reg[7]_3 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [3]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [2]),
        .I2(\sig_dbeat_cntr_reg[7]_2 [0]),
        .I3(\sig_dbeat_cntr_reg[7]_2 [1]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(\sig_dbeat_cntr_reg[7]_3 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [4]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [3]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I4(\sig_dbeat_cntr_reg[7]_3 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAA9AFFFFAA9A0000)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [5]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [4]),
        .I2(\sig_dbeat_cntr_reg[4] ),
        .I3(\sig_dbeat_cntr_reg[7]_2 [3]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I5(\sig_dbeat_cntr_reg[7]_3 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [6]),
        .I1(\sig_dbeat_cntr_reg[6] ),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I3(\sig_dbeat_cntr_reg[7]_3 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h00005500CCCCDFCC)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_next_cmd_cmplt_reg_reg),
        .I1(sig_dqual_reg_empty),
        .I2(\sig_dbeat_cntr_reg[7] ),
        .I3(out),
        .I4(sig_halt_reg_reg),
        .I5(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .O(E));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7]_2 [7]),
        .I1(\sig_dbeat_cntr_reg[7]_2 [6]),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .I3(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I4(\sig_dbeat_cntr_reg[7]_3 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFBA)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .I1(\sig_dbeat_cntr_reg[7]_4 ),
        .I2(\sig_dbeat_cntr_reg[7]_5 ),
        .I3(sig_wdc_status_going_full),
        .I4(sig_next_calc_error_reg),
        .I5(\USE_SRL_FIFO.sig_rd_empty ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sig_dbeat_cntr[7]_i_6 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000F400)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_dqual_reg_empty),
        .I1(\sig_dbeat_cntr_reg[7] ),
        .I2(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .I3(out),
        .I4(sig_halt_reg_reg),
        .I5(sig_last_dbeat_reg),
        .O(sig_dqual_reg_empty_reg));
  LUT3 #(
    .INIT(8'h04)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_cmd_cmplt_reg_reg_0),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .I3(sig_next_cmd_cmplt_reg_reg),
        .I4(sig_next_cmd_cmplt_reg_reg_0),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_next_calc_error_reg_i_2
       (.I0(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .O(sig_push_dqual_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF888FFFFF)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_halt_reg),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(\sig_dbeat_cntr_reg[7]_0 ),
        .I3(\sig_dbeat_cntr_reg[7]_1 ),
        .I4(sig_next_calc_error_reg_reg),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_halt_reg_reg));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_next_calc_error_reg_i_3_0),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_next_calc_error_reg_i_3_1),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_13
   (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_data2all_tlast_error,
    sig_halt_reg,
    FIFO_Full_reg,
    sig_posted_to_axi_2_reg,
    FIFO_Full_reg_0,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2addr_cmd_valid,
    SR,
    s_axis_s2mm_aclk);
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output fifo_full_p1;
  output [1:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input FIFO_Full_reg;
  input sig_posted_to_axi_2_reg;
  input FIFO_Full_reg_0;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2addr_cmd_valid;
  input [0:0]SR;
  input s_axis_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire s_axis_s2mm_aclk;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_rd_empty ),
        .I2(FIFO_Full_reg),
        .I3(FIFO_Full_reg_0),
        .I4(Q[0]),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h00EFFF00FF00FF10)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(FIFO_Full_reg),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hFF080800)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_next_addr_reg[63]_i_2 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg),
        .I3(sig_data2all_tlast_error),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_data2all_tlast_error),
        .I1(sig_halt_reg),
        .I2(FIFO_Full_reg),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(sig_posted_to_axi_2_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_23
   (sig_clr_dqual_reg,
    sig_last_dbeat_reg,
    sig_halt_reg_reg,
    E,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    sig_mstr2data_cmd_valid,
    out,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_dqual_reg_empty_reg_3,
    sig_dqual_reg_empty_reg_4,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_next_cmd_cmplt_reg_i_3_1,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    sig_next_cmd_cmplt_reg_i_3_2,
    sig_next_cmd_cmplt_reg_i_3_3,
    sig_stream_rst,
    m_axis_mm2s_aclk);
  output sig_clr_dqual_reg;
  output sig_last_dbeat_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  output [6:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input sig_mstr2data_cmd_valid;
  input [6:0]out;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_dqual_reg_empty_reg_3;
  input sig_dqual_reg_empty_reg_4;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input sig_next_cmd_cmplt_reg_i_3_3;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;

  wire [6:0]D;
  wire [0:0]E;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire dest_arst;
  wire fifo_full_p1;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [6:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_empty_reg_4;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_cmd_cmplt_reg_i_3_3;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_cmd_cmplt_reg_i_7_n_0;
  wire sig_next_sequential_reg;
  wire sig_stream_rst;
  wire soft_reset_core;

  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h80008600)) 
    FIFO_Full_i_1__3
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I2(sig_last_dbeat_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFF40BFFF00BF4000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I4(sig_last_dbeat_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .I2(sig_last_dbeat_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_last_dbeat_reg),
        .I3(out[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFE100E1)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(sig_last_dbeat_reg),
        .I4(out[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFE010000FE01)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(sig_last_dbeat_reg),
        .I5(out[2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[4] ),
        .I1(Q[4]),
        .I2(sig_last_dbeat_reg),
        .I3(out[3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(Q[5]),
        .I2(sig_last_dbeat_reg),
        .I3(out[4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[6] ),
        .I1(Q[6]),
        .I2(sig_last_dbeat_reg),
        .I3(out[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(\sig_dbeat_cntr_reg[6] ),
        .I3(sig_halt_reg_reg),
        .I4(sig_last_dbeat_reg),
        .O(E));
  LUT5 #(
    .INIT(32'hFFD200D2)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(\sig_dbeat_cntr_reg[6] ),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(sig_last_dbeat_reg),
        .I4(out[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_last_dbeat_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_halt_reg_reg),
        .I2(m_axi_mm2s_rlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_clr_dqual_reg));
  LUT5 #(
    .INIT(32'h00FF0080)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(sig_halt_reg_reg),
        .I1(sig_last_dbeat),
        .I2(sig_next_sequential_reg),
        .I3(sig_next_cmd_cmplt_reg_i_4_n_0),
        .I4(sig_dqual_reg_empty),
        .O(sig_last_dbeat_reg));
  LUT6 #(
    .INIT(64'h4444444444404040)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_next_cmd_cmplt_reg_i_5_n_0),
        .I2(sig_dqual_reg_empty_reg_0),
        .I3(sig_dqual_reg_empty_reg_1),
        .I4(sig_next_cmd_cmplt_reg_i_6_n_0),
        .I5(sig_dqual_reg_empty_reg_2),
        .O(sig_halt_reg_reg));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_next_cmd_cmplt_reg_i_7_n_0),
        .I1(sig_dqual_reg_empty_reg_3),
        .I2(sig_dqual_reg_empty_reg_4),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(sig_next_calc_error_reg),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(m_axi_mm2s_rvalid),
        .I1(sig_next_cmd_cmplt_reg_i_3_0),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_next_cmd_cmplt_reg_i_3_1),
        .I1(m_axis_mm2s_aresetn),
        .I2(dest_arst),
        .I3(soft_reset_core),
        .I4(sig_next_cmd_cmplt_reg_i_3_2),
        .I5(sig_next_cmd_cmplt_reg_i_3_3),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_7
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_cmd_cmplt_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_29
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_halt_reg_reg,
    FIFO_Full_reg,
    sig_data2addr_stop_req,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_stream_rst,
    m_axis_mm2s_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  output sig_halt_reg_reg;
  input FIFO_Full_reg;
  input sig_data2addr_stop_req;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axis_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0400510051000000)) 
    FIFO_Full_i_1__4
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(FIFO_Full_reg),
        .I2(sig_data2addr_stop_req),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(Q[0]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg),
        .I2(\USE_SRL_FIFO.sig_rd_empty ),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hC69CC6C6C6C6C6C6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(sig_push_addr_reg1_out),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(sig_mstr2addr_cmd_valid),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7F7F7F80018080)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(Q[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[1]),
        .I3(sig_data2addr_stop_req),
        .I4(FIFO_Full_reg),
        .I5(\USE_SRL_FIFO.sig_rd_empty ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[63]_i_2__0 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(FIFO_Full_reg),
        .I2(sig_data2addr_stop_req),
        .O(sig_push_addr_reg1_out));
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_data2addr_stop_req),
        .I1(FIFO_Full_reg),
        .I2(\USE_SRL_FIFO.sig_rd_empty ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wsc2stat_status,
    \USE_SRL_FIFO.sig_wr_fifo ,
    m_axi_s2mm_bresp,
    addr,
    s_axis_s2mm_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]sig_wsc2stat_status;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input s_axis_s2mm_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [0:2]addr;
  wire [1:0]m_axi_s2mm_bresp;
  wire s_axis_s2mm_aclk;
  wire [1:0]sig_wresp_sfifo_out;
  wire [1:0]sig_wsc2stat_status;

  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_3 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(sig_wsc2stat_status[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .I1(sig_wsc2stat_status[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f__parameterized0
   (E,
    \INFERRED_GEN.cnt_i_reg[3] ,
    D,
    out,
    \USE_SRL_FIFO.sig_wr_fifo ,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    in,
    s_axis_s2mm_aclk);
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [2:0]D;
  output [1:0]out;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input [3:0]Q;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [3:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  input [2:0]in;
  input s_axis_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [3:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire [1:1]\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]in;
  wire [1:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_coelsc_reg_empty;

  LUT5 #(
    .INIT(32'h0000FB00)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_2 
       (.I0(out[1]),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I2(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ),
        .I3(sig_coelsc_reg_empty),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [3]),
        .O(\INFERRED_GEN.cnt_i_reg[3] ));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[1]),
        .Q(\GEN_OMIT_INDET_BTT.sig_dcntl_sfifo_out ));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [0]),
        .A1(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [1]),
        .A2(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 [2]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT6 #(
    .INIT(64'hCC3323CCCC33CC33)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i_reg[3] ),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hDF20F20D)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666666664662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(E));
  LUT6 #(
    .INIT(64'hCCC96CCCCCC9CCC9)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i_reg[3] ),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f__parameterized1
   (\USE_SRL_FIFO.sig_wr_fifo ,
    out,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    s_axis_s2mm_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [74:0]out;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input [73:0]in;
  input [1:0]Q;
  input s_axis_s2mm_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [73:0]in;
  wire [74:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[72]),
        .Q(out[73]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(1'b1),
        .Q(out[72]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[71]),
        .Q(out[71]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[70]),
        .Q(out[70]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg),
        .I2(sig_calc_error_reg_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(s_axis_s2mm_aclk),
        .D(in[73]),
        .Q(out[74]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f__parameterized1_30
   (\USE_SRL_FIFO.sig_wr_fifo ,
    out,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axis_mm2s_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [74:0]out;
  input sig_calc_error_reg_reg;
  input sig_calc_error_reg_reg_0;
  input sig_mstr2addr_cmd_valid;
  input [73:0]in;
  input [1:0]Q;
  input m_axis_mm2s_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [73:0]in;
  wire m_axis_mm2s_aclk;
  wire [74:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[72]),
        .Q(out[73]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(1'b1),
        .Q(out[72]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[71]),
        .Q(out[71]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[70]),
        .Q(out[70]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[69]),
        .Q(out[69]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[68]),
        .Q(out[68]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[67]),
        .Q(out[67]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[66]),
        .Q(out[66]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[65]),
        .Q(out[65]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[64]),
        .Q(out[64]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][68]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][68]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][69]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][69]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][70]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][70]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][71]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][71]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][72]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][72]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][73]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][73]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][74]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][74]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][75]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][75]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][76]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][76]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][77]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][77]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][78]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][78]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][79]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][79]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][80]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][80]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][81]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][81]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][82]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][82]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][83]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][83]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][84]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][84]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][85]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][85]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][86]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][86]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][86]_srl4_i_1__0 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_mstr2addr_cmd_valid),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[73]),
        .Q(out[74]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f__parameterized2
   (sig_dqual_reg_empty_reg,
    out,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_dqual_reg_empty,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_last_dbeat_reg_2,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg_1,
    Q,
    s_axis_s2mm_aclk);
  output sig_dqual_reg_empty_reg;
  output [15:0]out;
  output FIFO_Full_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_dqual_reg_empty;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_last_dbeat_reg_2;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_mstr2data_cmd_valid;
  input [15:0]sig_next_calc_error_reg_reg_1;
  input [1:0]Q;
  input s_axis_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [1:0]Q;
  wire [15:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [15:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .O(FIFO_Full_reg));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/I_DATAMOVER_S2MM/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(s_axis_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBBBBBABB)) 
    sig_last_dbeat_i_3
       (.I0(out[4]),
        .I1(sig_dqual_reg_empty),
        .I2(sig_last_dbeat_reg),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_last_dbeat_reg_1),
        .I5(sig_last_dbeat_reg_2),
        .O(sig_dqual_reg_empty_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(out[1]),
        .I1(out[5]),
        .I2(out[3]),
        .I3(sig_last_dbeat_i_6_n_0),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_6
       (.I0(out[7]),
        .I1(out[2]),
        .I2(out[6]),
        .I3(out[0]),
        .O(sig_last_dbeat_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module design_1_audio_formatter_0_1_dynshreg_f__parameterized3
   (sig_last_dbeat_reg,
    D,
    out,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    Q,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    sig_mstr2data_cmd_valid,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axis_mm2s_aclk);
  output sig_last_dbeat_reg;
  output [0:0]D;
  output [9:0]out;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input [0:0]Q;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input sig_mstr2data_cmd_valid;
  input [10:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axis_mm2s_aclk;

  wire [0:0]D;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [10:0]in;
  wire m_axis_mm2s_aclk;
  wire [9:0]out;
  wire [6:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[0] ;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[7]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[6]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[5]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[4]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[2]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[1]),
        .Q(out[0]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_mstr2data_cmd_valid),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[10]),
        .Q(out[9]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[9]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "inst/\MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/I_DATAMOVER_MM2S/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axis_mm2s_aclk),
        .D(in[8]),
        .Q(out[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2_n_0),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    sig_last_dbeat_i_2
       (.I0(out[3]),
        .I1(out[4]),
        .I2(out[5]),
        .I3(out[6]),
        .I4(sig_last_dbeat_i_4__0_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_4__0
       (.I0(out[0]),
        .I1(sig_cmd_fifo_data_out),
        .I2(out[2]),
        .I3(out[1]),
        .O(sig_last_dbeat_i_4__0_n_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    SR,
    s_axis_s2mm_aclk,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wsc2stat_status,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]sig_wsc2stat_status;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire [1:0]sig_wsc2stat_status;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .SR(SR),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bready_0(m_axi_s2mm_bready_0),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_wsc2stat_status(sig_wsc2stat_status));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    out,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    SR,
    s_axis_s2mm_aclk,
    Q,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output [1:0]out;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input [3:0]Q;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire [1:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    SR,
    s_axis_s2mm_aclk,
    sig_data2all_tlast_error,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_posted_to_axi_2_reg,
    FIFO_Full_reg_1,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [74:0]out;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_posted_to_axi_2_reg;
  input FIFO_Full_reg_1;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire [73:0]in;
  wire [74:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .FIFO_Full_reg_2(FIFO_Full_reg_1),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SR(SR),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f__parameterized1_27
   (FIFO_Full_reg,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg,
    sig_halt_reg_reg,
    out,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    FIFO_Full_reg_0,
    sig_data2addr_stop_req,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg;
  output sig_halt_reg_reg;
  output [74:0]out;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input FIFO_Full_reg_0;
  input sig_data2addr_stop_req;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [73:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [73:0]in;
  wire m_axis_mm2s_aclk;
  wire [74:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized1_28 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .in(in),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    sig_dqual_reg_empty_reg,
    sig_halt_reg_reg,
    E,
    sig_s_ready_out_reg,
    sig_next_calc_error_reg_reg,
    FIFO_Full_reg_0,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_calc_error_reg_reg,
    SR,
    s_axis_s2mm_aclk,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    out,
    sig_last_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_calc_error_reg_i_3,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg_i_3_0,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_halt_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[7]_1 ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    sig_next_sequential_reg,
    sig_next_calc_error_reg,
    \sig_dbeat_cntr_reg[7]_2 ,
    \sig_dbeat_cntr_reg[7]_3 ,
    sig_wdc_status_going_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_dqual_reg_empty_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output [0:0]sig_s_ready_out_reg;
  output sig_next_calc_error_reg_reg;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [7:0]sig_calc_error_reg_reg;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input out;
  input sig_last_dbeat_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input sig_next_calc_error_reg_i_3;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_reg_0;
  input sig_halt_reg;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_next_calc_error_reg;
  input \sig_dbeat_cntr_reg[7]_2 ;
  input \sig_dbeat_cntr_reg[7]_3 ;
  input sig_wdc_status_going_full;
  input [15:0]sig_next_calc_error_reg_reg_0;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire out;
  wire s_axis_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire [7:0]sig_calc_error_reg_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire \sig_dbeat_cntr_reg[7]_2 ;
  wire \sig_dbeat_cntr_reg[7]_3 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3;
  wire sig_next_calc_error_reg_i_3_0;
  wire sig_next_calc_error_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_wdc_status_going_full;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .SR(SR),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sel(FIFO_Full_reg_0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .\sig_dbeat_cntr_reg[7]_1 (\sig_dbeat_cntr_reg[7]_1 ),
        .\sig_dbeat_cntr_reg[7]_2 (\sig_dbeat_cntr_reg[7]_2 ),
        .\sig_dbeat_cntr_reg[7]_3 (\sig_dbeat_cntr_reg[7]_3 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3(sig_next_calc_error_reg_i_3),
        .sig_next_calc_error_reg_i_3_0(sig_next_calc_error_reg_i_3_0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_wdc_status_going_full(sig_wdc_status_going_full));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    sig_clr_dqual_reg,
    sig_last_dbeat_reg,
    sig_halt_reg_reg,
    E,
    sig_last_dbeat_reg_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_last_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_empty_reg_3,
    sig_dqual_reg_empty_reg_4,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_next_cmd_cmplt_reg_i_3_0,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg;
  output sig_clr_dqual_reg;
  output sig_last_dbeat_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output sig_last_dbeat_reg_0;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_last_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_empty_reg_3;
  input sig_dqual_reg_empty_reg_4;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [10:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire dest_arst;
  wire [10:0]in;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_dqual_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_empty_reg_4;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_stream_rst;
  wire soft_reset_core;

  design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .dest_arst(dest_arst),
        .in(in),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_dqual_reg(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_empty_reg_4(sig_dqual_reg_empty_reg_4),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset_core(soft_reset_core));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    SR,
    s_axis_s2mm_aclk,
    Q,
    out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wsc2stat_status,
    m_axi_s2mm_bready_0,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_s2mm_bvalid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_s2mm_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input [3:0]Q;
  input out;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input [1:0]sig_wsc2stat_status;
  input m_axi_s2mm_bready_0;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_s2mm_bvalid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire m_axi_s2mm_bready;
  wire m_axi_s2mm_bready_0;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire [1:0]sig_wsc2stat_status;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({\INFERRED_GEN.cnt_i_reg[3] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  design_1_audio_formatter_0_1_dynshreg_f DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_wsc2stat_status(sig_wsc2stat_status));
  FDRE FIFO_Full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(m_axi_s2mm_bready_0),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[3] ,
    E,
    D,
    out,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    SR,
    s_axis_s2mm_aclk,
    Q,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_coelsc_reg_empty,
    in);
  output FIFO_Full_reg_0;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]E;
  output [2:0]D;
  output [1:0]out;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input [3:0]Q;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  input sig_coelsc_reg_empty;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [2:0]in;
  wire [1:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f_12 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_2 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  design_1_audio_formatter_0_1_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ({\USE_SRL_FIFO.sig_rd_empty ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty));
  FDRE FIFO_Full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_to_wsc),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(FIFO_Full_reg_0),
        .O(sig_push_to_wsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    out,
    SR,
    s_axis_s2mm_aclk,
    sig_data2all_tlast_error,
    sig_halt_reg,
    FIFO_Full_reg_1,
    sig_posted_to_axi_2_reg,
    FIFO_Full_reg_2,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [74:0]out;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_data2all_tlast_error;
  input sig_halt_reg;
  input FIFO_Full_reg_1;
  input sig_posted_to_axi_2_reg;
  input FIFO_Full_reg_2;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2addr_cmd_valid;
  input [73:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire FIFO_Full_reg_2;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [73:0]in;
  wire [74:0]out;
  wire s_axis_s2mm_aclk;
  wire sig_data2all_tlast_error;
  wire sig_halt_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_posted_to_axi_2_reg;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_13 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(FIFO_Full_reg_2),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_halt_reg(sig_halt_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg));
  design_1_audio_formatter_0_1_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized1_28
   (FIFO_Full_reg_0,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg,
    sig_halt_reg_reg,
    out,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    FIFO_Full_reg_1,
    sig_data2addr_stop_req,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    in);
  output FIFO_Full_reg_0;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg;
  output sig_halt_reg_reg;
  output [74:0]out;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input FIFO_Full_reg_1;
  input sig_data2addr_stop_req;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [73:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [73:0]in;
  wire m_axis_mm2s_aclk;
  wire [74:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_29 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  design_1_audio_formatter_0_1_dynshreg_f__parameterized1_30 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    sig_dqual_reg_empty_reg,
    sig_halt_reg_reg,
    E,
    sig_s_ready_out_reg,
    sig_next_calc_error_reg_reg,
    sel,
    D,
    sig_ld_new_cmd_reg_reg,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_calc_error_reg_reg,
    SR,
    s_axis_s2mm_aclk,
    sig_dqual_reg_empty,
    \sig_dbeat_cntr_reg[7] ,
    out,
    sig_last_dbeat_reg,
    sig_next_cmd_cmplt_reg_reg,
    sig_next_calc_error_reg_i_3,
    sig_last_mmap_dbeat_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg_i_3_0,
    sig_next_cmd_cmplt_reg_reg_0,
    sig_halt_reg,
    \sig_dbeat_cntr_reg[7]_0 ,
    \sig_dbeat_cntr_reg[7]_1 ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_next_cmd_cmplt_reg_reg_1,
    sig_next_sequential_reg,
    sig_next_calc_error_reg,
    \sig_dbeat_cntr_reg[7]_2 ,
    \sig_dbeat_cntr_reg[7]_3 ,
    sig_wdc_status_going_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg_0;
  output sig_dqual_reg_empty_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output [0:0]sig_s_ready_out_reg;
  output sig_next_calc_error_reg_reg;
  output sel;
  output [7:0]D;
  output sig_ld_new_cmd_reg_reg;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output [7:0]sig_calc_error_reg_reg;
  input [0:0]SR;
  input s_axis_s2mm_aclk;
  input sig_dqual_reg_empty;
  input \sig_dbeat_cntr_reg[7] ;
  input out;
  input sig_last_dbeat_reg;
  input sig_next_cmd_cmplt_reg_reg;
  input sig_next_calc_error_reg_i_3;
  input sig_last_mmap_dbeat_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_reg_0;
  input sig_halt_reg;
  input \sig_dbeat_cntr_reg[7]_0 ;
  input \sig_dbeat_cntr_reg[7]_1 ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_next_cmd_cmplt_reg_reg_1;
  input sig_next_sequential_reg;
  input sig_next_calc_error_reg;
  input \sig_dbeat_cntr_reg[7]_2 ;
  input \sig_dbeat_cntr_reg[7]_3 ;
  input sig_wdc_status_going_full;
  input [15:0]sig_next_calc_error_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire out;
  wire s_axis_s2mm_aclk;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [7:0]sig_calc_error_reg_reg;
  wire [13:6]sig_cmd_fifo_data_out;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire \sig_dbeat_cntr_reg[7] ;
  wire \sig_dbeat_cntr_reg[7]_0 ;
  wire \sig_dbeat_cntr_reg[7]_1 ;
  wire \sig_dbeat_cntr_reg[7]_2 ;
  wire \sig_dbeat_cntr_reg[7]_3 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_3;
  wire sig_next_calc_error_reg_i_3_0;
  wire sig_next_calc_error_reg_reg;
  wire [15:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg;
  wire sig_next_cmd_cmplt_reg_reg_0;
  wire sig_next_cmd_cmplt_reg_reg_1;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire [0:0]sig_s_ready_out_reg;
  wire sig_wdc_status_going_full;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (CNTR_INCR_DECR_ADDN_F_I_n_1),
        .fifo_full_p1(fifo_full_p1),
        .out(out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .\sig_dbeat_cntr_reg[7] (\sig_dbeat_cntr_reg[7] ),
        .\sig_dbeat_cntr_reg[7]_0 (\sig_dbeat_cntr_reg[7]_0 ),
        .\sig_dbeat_cntr_reg[7]_1 (\sig_dbeat_cntr_reg[7]_1 ),
        .\sig_dbeat_cntr_reg[7]_2 (Q),
        .\sig_dbeat_cntr_reg[7]_3 (sig_cmd_fifo_data_out),
        .\sig_dbeat_cntr_reg[7]_4 (\sig_dbeat_cntr_reg[7]_2 ),
        .\sig_dbeat_cntr_reg[7]_5 (\sig_dbeat_cntr_reg[7]_3 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_i_3_0(sig_next_calc_error_reg_i_3),
        .sig_next_calc_error_reg_i_3_1(sig_next_calc_error_reg_i_3_0),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_cmd_cmplt_reg_reg(sig_next_cmd_cmplt_reg_reg),
        .sig_next_cmd_cmplt_reg_reg_0(sig_next_cmd_cmplt_reg_reg_0),
        .sig_next_cmd_cmplt_reg_reg_1(sig_next_cmd_cmplt_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_wdc_status_going_full(sig_wdc_status_going_full));
  design_1_audio_formatter_0_1_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .out({sig_calc_error_reg_reg,sig_cmd_fifo_data_out}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_last_dbeat_reg(\sig_dbeat_cntr_reg[7] ),
        .sig_last_dbeat_reg_0(out),
        .sig_last_dbeat_reg_1(sig_halt_reg_reg),
        .sig_last_dbeat_reg_2(CNTR_INCR_DECR_ADDN_F_I_n_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0));
  FDRE FIFO_Full_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module design_1_audio_formatter_0_1_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    sig_clr_dqual_reg,
    sig_last_dbeat_reg,
    sig_halt_reg_reg,
    E,
    sig_last_dbeat_reg_0,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_stream_rst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    Q,
    \sig_dbeat_cntr_reg[6] ,
    sig_last_dbeat_reg_1,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[5] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_ld_new_cmd_reg,
    sig_last_dbeat,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    m_axi_mm2s_rvalid,
    sig_next_cmd_cmplt_reg_i_3,
    sig_dqual_reg_empty_reg_3,
    sig_dqual_reg_empty_reg_4,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr,
    sig_next_cmd_cmplt_reg_i_3_0,
    m_axis_mm2s_aresetn,
    dest_arst,
    soft_reset_core,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg_0;
  output sig_clr_dqual_reg;
  output sig_last_dbeat_reg;
  output sig_halt_reg_reg;
  output [0:0]E;
  output sig_last_dbeat_reg_0;
  output [7:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [2:0]out;
  input sig_stream_rst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[6] ;
  input sig_last_dbeat_reg_1;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input \sig_dbeat_cntr_reg[5] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_ld_new_cmd_reg;
  input sig_last_dbeat;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input m_axi_mm2s_rvalid;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_dqual_reg_empty_reg_3;
  input sig_dqual_reg_empty_reg_4;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input m_axis_mm2s_aresetn;
  input dest_arst;
  input soft_reset_core;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [10:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire dest_arst;
  wire fifo_full_p1;
  wire [10:0]in;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_aresetn;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_clr_dqual_reg;
  wire [13:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[5] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_empty_reg_3;
  wire sig_dqual_reg_empty_reg_4;
  wire sig_halt_reg_reg;
  wire sig_last_dbeat;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_stream_rst;
  wire soft_reset_core;

  design_1_audio_formatter_0_1_cntr_incr_decr_addn_f__parameterized0_23 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:1]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1]_0 ({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .dest_arst(dest_arst),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_aresetn(m_axis_mm2s_aresetn),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_clr_dqual_reg(sig_clr_dqual_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_empty_reg_3(sig_dqual_reg_empty_reg_3),
        .sig_dqual_reg_empty_reg_4(sig_dqual_reg_empty_reg_4),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_last_dbeat(sig_last_dbeat),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_3(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_stream_rst(sig_stream_rst),
        .soft_reset_core(soft_reset_core));
  design_1_audio_formatter_0_1_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D[0]),
        .Q(Q[0]),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .out({out,sig_cmd_fifo_data_out}),
        .\sig_dbeat_cntr_reg[0] (sig_last_dbeat_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_1),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}));
  FDRE FIFO_Full_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "16" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ARRAY_SINGLE" *) 
module design_1_audio_formatter_0_1_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [15:0]src_in;
  input dest_clk;
  output [15:0]dest_out;

  wire [15:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [15:0]\syncstages_ff[1] ;

  assign async_path_bit = src_in[15:0];
  assign dest_out[15:0] = \syncstages_ff[1] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module design_1_audio_formatter_0_1_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module design_1_audio_formatter_0_1_xpm_cdc_async_rst__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_pulse" *) 
(* REG_OUTPUT = "1" *) (* RST_USED = "1" *) (* SIM_ASSERT_CHK = "0" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "PULSE" *) 
module design_1_audio_formatter_0_1_xpm_cdc_pulse
   (src_clk,
    src_pulse,
    dest_clk,
    src_rst,
    dest_rst,
    dest_pulse);
  input src_clk;
  input src_pulse;
  input dest_clk;
  input src_rst;
  input dest_rst;
  output dest_pulse;

  wire dest_clk;
  wire dest_event_ff;
  wire dest_pulse;
  wire dest_pulse_int;
  wire dest_rst;
  wire dest_sync_out;
  wire src_clk;
  wire src_in_ff;
  wire src_in_ff_i_1_n_0;
  wire src_level_ff;
  wire src_level_ff_i_1_n_0;
  wire src_pulse;
  wire src_rst;

  FDRE dest_event_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_sync_out),
        .Q(dest_event_ff),
        .R(dest_rst));
  LUT2 #(
    .INIT(4'h6)) 
    dest_pulse_ff_i_1
       (.I0(dest_event_ff),
        .I1(dest_sync_out),
        .O(dest_pulse_int));
  FDRE dest_pulse_ff_reg
       (.C(dest_clk),
        .CE(1'b1),
        .D(dest_pulse_int),
        .Q(dest_pulse),
        .R(dest_rst));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    src_in_ff_i_1
       (.I0(src_pulse),
        .I1(src_rst),
        .O(src_in_ff_i_1_n_0));
  FDRE src_in_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_ff_i_1_n_0),
        .Q(src_in_ff),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h00A6)) 
    src_level_ff_i_1
       (.I0(src_level_ff),
        .I1(src_pulse),
        .I2(src_in_ff),
        .I3(src_rst),
        .O(src_level_ff_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    src_level_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_level_ff_i_1_n_0),
        .Q(src_level_ff),
        .R(1'b0));
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  design_1_audio_formatter_0_1_xpm_cdc_single__parameterized0 xpm_cdc_single_inst
       (.dest_clk(dest_clk),
        .dest_out(dest_sync_out),
        .src_clk(1'b0),
        .src_in(src_level_ff));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "1" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_audio_formatter_0_1_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire [0:0]p_0_in;
  wire src_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [1:0]syncstages_ff;

  assign dest_out = syncstages_ff[1];
  FDRE src_ff_reg
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(p_0_in),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "SINGLE" *) 
module design_1_audio_formatter_0_1_xpm_cdc_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [3:0]syncstages_ff;

  assign dest_out = syncstages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[2]),
        .Q(syncstages_ff[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn
   (DI,
    count_value_i,
    Q,
    ram_empty_i,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    rd_clk);
  output [0:0]DI;
  output [1:0]count_value_i;
  input [0:0]Q;
  input ram_empty_i;
  input rd_en;
  input [1:0]\count_value_i_reg[0]_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input rd_clk;

  wire [0:0]DI;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire ram_empty_i;
  wire rd_clk;
  wire rd_en;

  LUT6 #(
    .INIT(64'h1210222021211121)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(rd_en),
        .I5(ram_empty_i),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h22202222)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_1 ),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(ram_empty_i),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBDBFDDDD42402222)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [0]),
        .I4(\count_value_i_reg[0]_0 [1]),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    \grdc.rd_data_count_i[3]_i_4 
       (.I0(count_value_i[0]),
        .I1(Q),
        .O(DI));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0
   (D,
    \count_value_i_reg[3]_0 ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    ram_full_i0,
    leaving_empty0,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    Q,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output ram_full_i0;
  output leaving_empty0;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [3:0]Q;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(Q[2]),
        .I5(\count_value_i_reg[3]_0 [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000900090909990)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_3
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \count_value_i_reg[3]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [3:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]\count_value_i_reg[3]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_6
   (D,
    \count_value_i_reg[3]_0 ,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    ram_full_i0,
    leaving_empty0,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ,
    Q,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]D;
  output [3:0]\count_value_i_reg[3]_0 ;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output ram_full_i0;
  output leaving_empty0;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  input [3:0]Q;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [1:0]D;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [3:0]\count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(\count_value_i_reg[3]_0 [0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[3]_0 [0]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\count_value_i_reg[3]_0 [1]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(\count_value_i_reg[3]_0 [0]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[3]_0 [3]),
        .R(\count_value_i_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00008080)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ),
        .I3(leaving_empty0),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_full_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(Q[1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(\count_value_i_reg[3]_0 [3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[3]_0 [0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(\count_value_i_reg[3]_0 [2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(\count_value_i_reg[3]_0 [1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(\count_value_i_reg[3]_0 [2]),
        .I3(Q[1]),
        .I4(\count_value_i_reg[3]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] ),
        .I2(Q[3]),
        .I3(\count_value_i_reg[3]_0 [3]),
        .I4(Q[2]),
        .I5(\count_value_i_reg[3]_0 [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000900090909990)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2 
       (.I0(\count_value_i_reg[3]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I5(\count_value_i_reg[3]_0 [0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_9
   (ram_empty_i0,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    \count_value_i_reg[3]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [3:0]Q;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [0:0]\count_value_i_reg[3]_0 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[3]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_10
   (D,
    Q,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[3]_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  output \count_value_i_reg[1]_0 ;
  output \count_value_i_reg[3]_0 ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [2]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_4
   (D,
    Q,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[3]_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[0]_0 ,
    wr_clk);
  output [1:0]D;
  output [3:0]Q;
  output \count_value_i_reg[1]_0 ;
  output \count_value_i_reg[3]_0 ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  input [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input wr_clk;

  wire [1:0]D;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire \count_value_i_reg[3]_0 ;
  wire [2:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ;
  wire ram_wr_en_pf;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [2]),
        .O(\count_value_i_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h9969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(ram_wr_en_pf),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF75108AE08AEF751)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1 
       (.I0(Q[0]),
        .I1(ram_wr_en_pf),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3 
       (.I0(Q[1]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .O(\count_value_i_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_7
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input \count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\count_value_i_reg[0]_1 ),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3
   (ram_full_i0,
    leaving_empty0,
    enb,
    Q,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output enb;
  output [4:0]Q;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [4:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(enb),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [4]),
        .I4(Q[4]),
        .O(going_full1));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [4]),
        .I4(Q[4]),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_0
   (ram_empty_i0,
    Q,
    enb,
    leaving_empty0,
    E,
    ram_empty_i,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    \count_value_i_reg[4]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [4:0]Q;
  input enb;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input [4:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [0:0]\count_value_i_reg[4]_0 ;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire [0:0]\count_value_i_reg[4]_0 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [4:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[4]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[4]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT5 #(
    .INIT(32'h90000090)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I4(Q[4]),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_15
   (D,
    Q,
    ram_rd_en_pf,
    \count_value_i_reg[0]_0 ,
    \count_value_i_reg[0]_1 ,
    \count_value_i_reg[0]_2 ,
    \count_value_i_reg[0]_3 ,
    \grdc.rd_data_count_i_reg[5] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ,
    p_1_in,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ,
    \count_value_i_reg[5]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ,
    DI,
    \grdc.rd_data_count_i_reg[5]_0 ,
    S,
    count_value_i,
    \count_value_i_reg[0]_4 ,
    rd_clk);
  output [2:0]D;
  output [5:0]Q;
  output ram_rd_en_pf;
  output \count_value_i_reg[0]_0 ;
  output \count_value_i_reg[0]_1 ;
  output \count_value_i_reg[0]_2 ;
  output [5:0]\count_value_i_reg[0]_3 ;
  input [4:0]\grdc.rd_data_count_i_reg[5] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ;
  input p_1_in;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  input [1:0]\count_value_i_reg[5]_0 ;
  input rd_en;
  input ram_empty_i;
  input [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ;
  input [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ;
  input [2:0]DI;
  input [0:0]\grdc.rd_data_count_i_reg[5]_0 ;
  input [0:0]S;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[0]_4 ;
  input rd_clk;

  wire [2:0]D;
  wire [2:0]DI;
  wire [5:0]Q;
  wire [0:0]S;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_2__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[0]_1 ;
  wire \count_value_i_reg[0]_2 ;
  wire [5:0]\count_value_i_reg[0]_3 ;
  wire [0:0]\count_value_i_reg[0]_4 ;
  wire [1:0]\count_value_i_reg[5]_0 ;
  wire [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ;
  wire [1:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ;
  wire \grdc.rd_data_count_i[3]_i_5_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_6_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_7_n_0 ;
  wire \grdc.rd_data_count_i[3]_i_8_n_0 ;
  wire \grdc.rd_data_count_i[5]_i_5_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_0 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_1 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_2 ;
  wire \grdc.rd_data_count_i_reg[3]_i_1_n_3 ;
  wire [4:0]\grdc.rd_data_count_i_reg[5] ;
  wire [0:0]\grdc.rd_data_count_i_reg[5]_0 ;
  wire \grdc.rd_data_count_i_reg[5]_i_2_n_3 ;
  wire p_1_in;
  wire ram_empty_i;
  wire ram_rd_en_pf;
  wire rd_clk;
  wire rd_en;
  wire [3:1]\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(\count_value_i_reg[5]_0 [0]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\count_value_i[5]_i_2__0_n_0 ),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000AA8A00000000)) 
    \count_value_i[5]_i_2__0 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[5]_0 [0]),
        .I2(\count_value_i_reg[5]_0 [1]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 [0]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 [1]),
        .O(\count_value_i_reg[0]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 [0]),
        .I2(Q[1]),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 [1]),
        .O(\count_value_i_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h6666969966666666)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 ),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 ),
        .I5(ram_rd_en_pf),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h69996669)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .I2(p_1_in),
        .I3(\grdc.rd_data_count_i_reg[5] [0]),
        .I4(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h69669969)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .I2(\grdc.rd_data_count_i_reg[5] [2]),
        .I3(Q[2]),
        .I4(\count_value_i_reg[0]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hD4DD0000FFFFD4DD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 ),
        .I4(\grdc.rd_data_count_i_reg[5] [1]),
        .I5(Q[1]),
        .O(\count_value_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h00FB)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[5]_0 [0]),
        .I1(\count_value_i_reg[5]_0 [1]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(ram_rd_en_pf));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .I2(Q[3]),
        .I3(\grdc.rd_data_count_i_reg[5] [3]),
        .O(\grdc.rd_data_count_i[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \grdc.rd_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .I2(count_value_i[1]),
        .I3(Q[2]),
        .I4(\grdc.rd_data_count_i_reg[5] [2]),
        .O(\grdc.rd_data_count_i[3]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \grdc.rd_data_count_i[3]_i_7 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(count_value_i[1]),
        .I3(\grdc.rd_data_count_i_reg[5] [1]),
        .I4(Q[1]),
        .O(\grdc.rd_data_count_i[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \grdc.rd_data_count_i[3]_i_8 
       (.I0(Q[0]),
        .I1(count_value_i[0]),
        .I2(\grdc.rd_data_count_i_reg[5] [0]),
        .O(\grdc.rd_data_count_i[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \grdc.rd_data_count_i[5]_i_5 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[5] [4]),
        .O(\grdc.rd_data_count_i[5]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\grdc.rd_data_count_i_reg[3]_i_1_n_0 ,\grdc.rd_data_count_i_reg[3]_i_1_n_1 ,\grdc.rd_data_count_i_reg[3]_i_1_n_2 ,\grdc.rd_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({DI,\grdc.rd_data_count_i_reg[5] [0]}),
        .O(\count_value_i_reg[0]_3 [3:0]),
        .S({\grdc.rd_data_count_i[3]_i_5_n_0 ,\grdc.rd_data_count_i[3]_i_6_n_0 ,\grdc.rd_data_count_i[3]_i_7_n_0 ,\grdc.rd_data_count_i[3]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \grdc.rd_data_count_i_reg[5]_i_2 
       (.CI(\grdc.rd_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_grdc.rd_data_count_i_reg[5]_i_2_CO_UNCONNECTED [3:1],\grdc.rd_data_count_i_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\grdc.rd_data_count_i_reg[5]_0 }),
        .O({\NLW_grdc.rd_data_count_i_reg[5]_i_2_O_UNCONNECTED [3:2],\count_value_i_reg[0]_3 [5:4]}),
        .S({1'b0,1'b0,S,\grdc.rd_data_count_i[5]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_18
   (Q,
    D,
    leaving_empty0,
    DI,
    S,
    \count_value_i_reg[4]_0 ,
    \count_value_i_reg[5]_0 ,
    wr_en,
    rst_d1,
    \count_value_i_reg[5]_1 ,
    \grdc.rd_data_count_i_reg[5] ,
    p_1_in,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ,
    \count_value_i_reg[0]_0 ,
    rd_clk);
  output [4:0]Q;
  output [1:0]D;
  output leaving_empty0;
  output [1:0]DI;
  output [0:0]S;
  output [0:0]\count_value_i_reg[4]_0 ;
  input \count_value_i_reg[5]_0 ;
  input wr_en;
  input rst_d1;
  input [0:0]\count_value_i_reg[5]_1 ;
  input [5:0]\grdc.rd_data_count_i_reg[5] ;
  input p_1_in;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  input \count_value_i_reg[0]_0 ;
  input rd_clk;

  wire [1:0]D;
  wire [1:0]DI;
  wire [4:0]Q;
  wire [0:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[5]_i_2_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[4]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[5]_1 ;
  wire \count_value_i_reg_n_0_[5] ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ;
  wire [5:0]\grdc.rd_data_count_i_reg[5] ;
  wire leaving_empty0;
  wire p_1_in;
  wire rd_clk;
  wire rst_d1;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\count_value_i[5]_i_2_n_0 ),
        .I4(\count_value_i_reg_n_0_[5] ),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \count_value_i[5]_i_2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[5]_0 ),
        .I2(wr_en),
        .I3(rst_d1),
        .I4(\count_value_i_reg[5]_1 ),
        .I5(Q[0]),
        .O(\count_value_i[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[5]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(\count_value_i_reg_n_0_[5] ),
        .R(\count_value_i_reg[5]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I1(Q[2]),
        .I2(\grdc.rd_data_count_i_reg[5] [2]),
        .I3(Q[1]),
        .I4(\grdc.rd_data_count_i_reg[5] [1]),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\grdc.rd_data_count_i_reg[5] [0]),
        .I2(Q[4]),
        .I3(\grdc.rd_data_count_i_reg[5] [4]),
        .I4(\grdc.rd_data_count_i_reg[5] [3]),
        .I5(Q[3]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h599A9A9A5959599A)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ),
        .I1(\grdc.rd_data_count_i_reg[5] [1]),
        .I2(Q[1]),
        .I3(p_1_in),
        .I4(Q[0]),
        .I5(\grdc.rd_data_count_i_reg[5] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h65A66565A6A665A6)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_1 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0 ),
        .I1(Q[3]),
        .I2(\grdc.rd_data_count_i_reg[5] [3]),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] ),
        .I4(\grdc.rd_data_count_i_reg[5] [2]),
        .I5(Q[2]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [4]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[3]_i_2 
       (.I0(Q[3]),
        .I1(\grdc.rd_data_count_i_reg[5] [3]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[3]_i_3 
       (.I0(Q[2]),
        .I1(\grdc.rd_data_count_i_reg[5] [2]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    \grdc.rd_data_count_i[5]_i_3 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [4]),
        .O(\count_value_i_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \grdc.rd_data_count_i[5]_i_4 
       (.I0(Q[4]),
        .I1(\grdc.rd_data_count_i_reg[5] [4]),
        .I2(\grdc.rd_data_count_i_reg[5] [5]),
        .I3(\count_value_i_reg_n_0_[5] ),
        .O(S));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [4:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_1
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [4:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [4:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_16
   (\count_value_i_reg[1]_0 ,
    Q,
    \count_value_i_reg[1]_1 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    ram_rd_en_pf,
    rd_clk);
  output \count_value_i_reg[1]_0 ;
  input [4:0]Q;
  input [1:0]\count_value_i_reg[1]_1 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input ram_rd_en_pf;
  input rd_clk;

  wire [4:0]Q;
  wire \count_value_i[0]_i_1__3_n_0 ;
  wire \count_value_i[1]_i_1__3_n_0 ;
  wire \count_value_i[2]_i_1__3_n_0 ;
  wire \count_value_i[3]_i_1__3_n_0 ;
  wire \count_value_i[4]_i_1__3_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[1]_0 ;
  wire [1:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg_n_0_[0] ;
  wire \count_value_i_reg_n_0_[1] ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire ram_rd_en_pf;
  wire rd_clk;
  wire rd_en;

  LUT4 #(
    .INIT(16'h04FB)) 
    \count_value_i[0]_i_1__3 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(\count_value_i_reg[1]_1 [0]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .O(\count_value_i[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \count_value_i[1]_i_1__3 
       (.I0(\count_value_i_reg[1]_1 [0]),
        .I1(\count_value_i_reg[1]_1 [1]),
        .I2(rd_en),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(\count_value_i_reg_n_0_[1] ),
        .O(\count_value_i[1]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[0] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(\count_value_i_reg_n_0_[0] ),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__3 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg_n_0_[0] ),
        .I2(\count_value_i_reg_n_0_[1] ),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[0]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[0] ),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[1]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[1] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[2]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[3]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(ram_rd_en_pf),
        .D(\count_value_i[4]_i_1__3_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I1(\count_value_i_reg_n_0_[1] ),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[0] ),
        .I4(Q[0]),
        .O(\count_value_i_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_19
   (\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    going_full1,
    Q,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    almost_full,
    \count_value_i_reg[0]_0 ,
    ram_rd_en_pf,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ,
    \count_value_i_reg[0]_1 ,
    rd_clk);
  output \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  output going_full1;
  output [1:0]Q;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input almost_full;
  input \count_value_i_reg[0]_0 ;
  input ram_rd_en_pf;
  input [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input rd_clk;

  wire [1:0]Q;
  wire almost_full;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire [4:0]\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire going_full1;
  wire ram_rd_en_pf;
  wire rd_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hF070F0F0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I2(almost_full),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(ram_rd_en_pf),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [4]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [3]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [2]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h82000082)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0 ),
        .I1(Q[1]),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [1]),
        .I3(Q[0]),
        .I4(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 [0]),
        .O(going_full1));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module design_1_audio_formatter_0_1_xpm_counter_updn__parameterized5
   (\count_value_i_reg[4]_0 ,
    \count_value_i_reg[1]_0 ,
    \count_value_i_reg[0]_0 ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    ram_rd_en_pf,
    Q,
    \count_value_i_reg[1]_1 ,
    rd_clk);
  output \count_value_i_reg[4]_0 ;
  output [1:0]\count_value_i_reg[1]_0 ;
  input \count_value_i_reg[0]_0 ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input ram_rd_en_pf;
  input [2:0]Q;
  input [0:0]\count_value_i_reg[1]_1 ;
  input rd_clk;

  wire [2:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire [0:0]\count_value_i_reg[1]_1 ;
  wire \count_value_i_reg[4]_0 ;
  wire \count_value_i_reg_n_0_[2] ;
  wire \count_value_i_reg_n_0_[3] ;
  wire \count_value_i_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire ram_rd_en_pf;
  wire rd_clk;

  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(\count_value_i_reg[1]_0 [0]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg_n_0_[2] ),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[2] ),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(\count_value_i_reg_n_0_[3] ),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(\count_value_i_reg_n_0_[3] ),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(\count_value_i_reg_n_0_[2] ),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[1]_0 [0]),
        .R(\count_value_i_reg[1]_1 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[1] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(\count_value_i_reg[1]_0 [1]),
        .S(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[2] ),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[3] ),
        .R(\count_value_i_reg[1]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(rd_clk),
        .CE(\count_value_i_reg[0]_0 ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 
       (.I0(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ),
        .I1(\count_value_i_reg[0]_0 ),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I3(ram_rd_en_pf),
        .O(\count_value_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6 
       (.I0(\count_value_i_reg_n_0_[4] ),
        .I1(Q[2]),
        .I2(\count_value_i_reg_n_0_[3] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\count_value_i_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001011100010111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "512" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "6" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "6" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* RD_DATA_COUNT_WIDTH = "5" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_audio_formatter_0_1_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [3:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .R(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .O(prog_full_i215_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_6),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  design_1_audio_formatter_0_1_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0 rdp_inst
       (.D(diff_pntr_pf_q0[4:3]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 (wr_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_6),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1 rdpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[0]_1 (rdp_inst_n_6),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_reg_bit_2 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_3 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_4 wrpp1_inst
       (.D(diff_pntr_pf_q0[2:1]),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (wrpp1_inst_n_6),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_rst_5 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[3] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (xpm_fifo_rst_inst_n_0),
        .prog_full(prog_full),
        .prog_full_i215_in(prog_full_i215_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001011100010111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "512" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "6" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "6" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* RD_DATA_COUNT_WIDTH = "5" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_audio_formatter_0_1_xpm_fifo_base__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [3:0]count_value_i__0;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [4:1]diff_pntr_pf_q;
  wire [4:1]diff_pntr_pf_q0;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire wrpp1_inst_n_7;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .R(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[1]),
        .Q(diff_pntr_pf_q[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[2]),
        .Q(diff_pntr_pf_q[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[3]),
        .Q(diff_pntr_pf_q[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(diff_pntr_pf_q0[4]),
        .Q(diff_pntr_pf_q[4]),
        .R(xpm_fifo_rst_inst_n_2));
  LUT4 #(
    .INIT(16'h1000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2 
       (.I0(diff_pntr_pf_q[4]),
        .I1(diff_pntr_pf_q[1]),
        .I2(diff_pntr_pf_q[3]),
        .I3(diff_pntr_pf_q[2]),
        .O(prog_full_i215_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(prog_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rdp_inst_n_6),
        .Q(ram_rd_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_wr_en_pf),
        .Q(ram_wr_en_pf_q),
        .R(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "512" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  design_1_audio_formatter_0_1_xpm_memory_base__1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_6),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_6 rdp_inst
       (.D(diff_pntr_pf_q0[4:3]),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_6),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[3]_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 (wr_pntr_ext),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4] (wrpp1_inst_n_6),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_7 rdpp1_inst
       (.Q(count_value_i__0),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[0]_1 (rdp_inst_n_6),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_reg_bit_8 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized0_9 wrp_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[3]_0 (xpm_fifo_rst_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_6),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 (count_value_i__0),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized1_10 wrpp1_inst
       (.D(diff_pntr_pf_q0[2:1]),
        .Q({wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (wrpp1_inst_n_6),
        .\count_value_i_reg[3]_0 (wrpp1_inst_n_7),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ({rd_pntr_ext[3],rd_pntr_ext[1:0]}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2] (rdp_inst_n_6),
        .ram_wr_en_pf(ram_wr_en_pf),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_rst_11 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[3] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg (xpm_fifo_rst_inst_n_0),
        .prog_full(prog_full),
        .prog_full_i215_in(prog_full_i215_in),
        .ram_rd_en_pf_q(ram_rd_en_pf_q),
        .ram_wr_en_pf(ram_wr_en_pf),
        .ram_wr_en_pf_q(ram_wr_en_pf_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001011100010111" *) (* EN_AE = "1'b0" *) (* EN_AF = "1'b0" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "1024" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "6" *) (* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "6" *) (* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* RD_DATA_COUNT_WIDTH = "6" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "6" *) (* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) 
(* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_audio_formatter_0_1_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire rdp_inst_n_2;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rst;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h3575)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(empty),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(rd_en),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  design_1_audio_formatter_0_1_xpm_memory_base__parameterized0__1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(ram_wr_en_pf),
        .enb(rdp_inst_n_2),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3 rdp_inst
       (.E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4 rdpp1_inst
       (.E(rdp_inst_n_2),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_0 wrp_inst
       (.E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[4]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_1 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .wr_clk(wr_clk));
  design_1_audio_formatter_0_1_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "32" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "1024" *) (* FIFO_WRITE_DEPTH = "32" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "6" *) (* PE_THRESH_MAX = "27" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "14" *) (* PF_THRESH_MAX = "27" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "16" *) (* RD_DATA_COUNT_WIDTH = "6" *) 
(* RD_DC_WIDTH_EXT = "6" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "5" *) (* READ_DATA_WIDTH = "32" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "32" *) 
(* WR_DATA_COUNT_WIDTH = "6" *) (* WR_DC_WIDTH_EXT = "6" *) (* WR_DEPTH_LOG = "5" *) 
(* WR_PNTR_WIDTH = "5" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "5" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module design_1_audio_formatter_0_1_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output full_n;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_full;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid;
  wire data_valid_fwft1;
  wire [4:0]diff_pntr_pe;
  wire [31:0]din;
  wire [31:0]dout;
  wire \gen_fwft.empty_fwft_i_reg_n_0 ;
  wire \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ;
  wire going_full1;
  wire [5:0]\grdc.diff_wr_rd_pntr_rdc ;
  wire \grdc.rd_data_count_i0 ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire p_1_in;
  wire prog_empty;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_pf;
  wire rd_clk;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire [4:0]rd_pntr_ext;
  wire rdp_inst_n_10;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_3;
  wire rdpp1_inst_n_0;
  wire read_only;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_d1_inst_n_2;
  wire wr_en;
  wire [4:0]wr_pntr_ext;
  wire wr_rst_busy;
  wire write_only;
  wire write_only_q;
  wire wrp_inst_n_10;
  wire wrp_inst_n_11;
  wire wrp_inst_n_8;
  wire wrp_inst_n_9;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp2_inst_n_0;
  wire wrpp2_inst_n_1;
  wire wrpp2_inst_n_2;
  wire xpm_fifo_rst_inst_n_0;
  wire xpm_fifo_rst_inst_n_1;
  wire xpm_fifo_rst_inst_n_2;
  wire xpm_fifo_rst_inst_n_5;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [31:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h68A5)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(ram_empty_i),
        .I3(curr_fwft_state[1]),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hE0CC)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h15F5)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_i_1 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .O(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_fwft.gdvld_fwft.data_valid_fwft_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0 ),
        .Q(data_valid),
        .R(xpm_fifo_rst_inst_n_1));
  design_1_audio_formatter_0_1_xpm_counter_updn \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .ram_empty_i(ram_empty_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_0),
        .Q(almost_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'hEEEEEFEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4 
       (.I0(\gen_fwft.empty_fwft_i_reg_n_0 ),
        .I1(ram_empty_i),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[0]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[1]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[2]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[3]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(diff_pntr_pe[4]),
        .Q(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .R(xpm_fifo_rst_inst_n_1));
  LUT4 #(
    .INIT(16'h0400)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2 
       (.I0(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0] ),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1] ),
        .I2(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3] ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2] ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(xpm_fifo_rst_inst_n_5),
        .Q(prog_empty),
        .R(1'b0));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(read_only),
        .Q(read_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(write_only),
        .Q(write_only_q),
        .R(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "5" *) 
  (* ADDR_WIDTH_B = "5" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "32" *) 
  (* BYTE_WRITE_WIDTH_B = "32" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "31" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "32" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "1024" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "32" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "32" *) 
  (* P_MIN_WIDTH_DATA_A = "32" *) 
  (* P_MIN_WIDTH_DATA_B = "32" *) 
  (* P_MIN_WIDTH_DATA_ECC = "32" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "5" *) 
  (* P_WIDTH_ADDR_READ_B = "5" *) 
  (* P_WIDTH_ADDR_WRITE_A = "5" *) 
  (* P_WIDTH_ADDR_WRITE_B = "5" *) 
  (* P_WIDTH_COL_WRITE_A = "32" *) 
  (* P_WIDTH_COL_WRITE_B = "32" *) 
  (* READ_DATA_WIDTH_A = "32" *) 
  (* READ_DATA_WIDTH_B = "32" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "32" *) 
  (* WRITE_DATA_WIDTH_B = "32" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "32" *) 
  (* rstb_loop_iter = "32" *) 
  design_1_audio_formatter_0_1_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(rd_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [31:0]),
        .doutb(dout),
        .ena(rst_d1_inst_n_2),
        .enb(ram_rd_en_pf),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h2C)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \grdc.rd_data_count_i_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [0]),
        .Q(rd_data_count[0]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(rd_data_count[1]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(rd_data_count[2]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(rd_data_count[3]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(rd_data_count[4]),
        .R(\grdc.rd_data_count_i0 ));
  FDRE \grdc.rd_data_count_i_reg[5] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(rd_data_count[5]),
        .R(\grdc.rd_data_count_i0 ));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_15 rdp_inst
       (.D({diff_pntr_pe[3],diff_pntr_pe[1:0]}),
        .DI({wrp_inst_n_8,wrp_inst_n_9,\gen_fwft.rdpp1_inst_n_0 }),
        .Q({rdp_inst_n_3,rd_pntr_ext}),
        .S(wrp_inst_n_10),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (rdp_inst_n_10),
        .\count_value_i_reg[0]_1 (rdp_inst_n_11),
        .\count_value_i_reg[0]_2 (rdp_inst_n_12),
        .\count_value_i_reg[0]_3 (\grdc.diff_wr_rd_pntr_rdc ),
        .\count_value_i_reg[0]_4 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (curr_fwft_state),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2 ({wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3 ({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0] (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0 (rst_d1_inst_n_2),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_1 (\gen_fwft.empty_fwft_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3] (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_4_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0 (xpm_fifo_rst_inst_n_2),
        .\grdc.rd_data_count_i_reg[5] (wr_pntr_ext),
        .\grdc.rd_data_count_i_reg[5]_0 (wrp_inst_n_11),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_16 rdpp1_inst
       (.Q(wr_pntr_ext),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (rdpp1_inst_n_0),
        .\count_value_i_reg[1]_1 (curr_fwft_state),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_audio_formatter_0_1_xpm_fifo_reg_bit_17 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (rst_d1_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdpp1_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg (\gen_fwft.empty_fwft_i_reg_n_0 ),
        .going_full1(going_full1),
        .leaving_empty0(leaving_empty0),
        .p_1_in(p_1_in),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_full_i0(ram_full_i0),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_clk(rd_clk),
        .read_only(read_only),
        .rst_d1(rst_d1),
        .wr_en(wr_en),
        .write_only(write_only));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized3_18 wrp_inst
       (.D({diff_pntr_pe[4],diff_pntr_pe[2]}),
        .DI({wrp_inst_n_8,wrp_inst_n_9}),
        .Q(wr_pntr_ext),
        .S(wrp_inst_n_10),
        .\count_value_i_reg[0]_0 (rst_d1_inst_n_2),
        .\count_value_i_reg[4]_0 (wrp_inst_n_11),
        .\count_value_i_reg[5]_0 (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\count_value_i_reg[5]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4] (rdp_inst_n_10),
        .\grdc.rd_data_count_i_reg[5] ({rdp_inst_n_3,rd_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .p_1_in(p_1_in),
        .rd_clk(rd_clk),
        .rst_d1(rst_d1),
        .wr_en(wr_en));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized4_19 wrpp1_inst
       (.Q({wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .almost_full(almost_full),
        .\count_value_i_reg[0]_0 (rst_d1_inst_n_2),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2_0 (rd_pntr_ext),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp1_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (rdp_inst_n_11),
        .going_full1(going_full1),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_clk(rd_clk));
  design_1_audio_formatter_0_1_xpm_counter_updn__parameterized5 wrpp2_inst
       (.Q(rd_pntr_ext[4:2]),
        .\count_value_i_reg[0]_0 (rst_d1_inst_n_2),
        .\count_value_i_reg[1]_0 ({wrpp2_inst_n_1,wrpp2_inst_n_2}),
        .\count_value_i_reg[1]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[4]_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (rdp_inst_n_12),
        .ram_rd_en_pf(ram_rd_en_pf),
        .rd_clk(rd_clk));
  design_1_audio_formatter_0_1_xpm_fifo_rst_20 xpm_fifo_rst_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .SR(\grdc.rd_data_count_i0 ),
        .almost_full(almost_full),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg (wrpp1_inst_n_0),
        .\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 (wrpp2_inst_n_0),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_n_0 ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4] ),
        .\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0 ),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 (xpm_fifo_rst_inst_n_0),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 (xpm_fifo_rst_inst_n_2),
        .\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 (xpm_fifo_rst_inst_n_5),
        .\grdc.rd_data_count_i_reg[0] (curr_fwft_state),
        .prog_empty(prog_empty),
        .rd_clk(rd_clk),
        .read_only_q(read_only_q),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy),
        .write_only_q(write_only_q));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_audio_formatter_0_1_xpm_fifo_reg_bit
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_audio_formatter_0_1_xpm_fifo_reg_bit_17
   (rst_d1,
    ram_full_i0,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    ram_empty_i0,
    p_1_in,
    write_only,
    read_only,
    Q,
    rd_clk,
    ram_rd_en_pf,
    going_full1,
    leaving_empty0,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    ram_empty_i,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ,
    wr_en);
  output rst_d1;
  output ram_full_i0;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output ram_empty_i0;
  output p_1_in;
  output write_only;
  output read_only;
  input [0:0]Q;
  input rd_clk;
  input ram_rd_en_pf;
  input going_full1;
  input leaving_empty0;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input ram_empty_i;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  input wr_en;

  wire [0:0]Q;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ;
  wire going_full1;
  wire leaving_empty0;
  wire p_1_in;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_rd_en_pf;
  wire rd_clk;
  wire read_only;
  wire rst_d1;
  wire wr_en;
  wire write_only;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55FF4040)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_rd_en_pf),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I2(going_full1),
        .I3(leaving_empty0),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .O(ram_full_i0));
  LUT5 #(
    .INIT(32'h55FF4040)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I2(ram_rd_en_pf),
        .I3(leaving_empty0),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDDFDD)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_3 
       (.I0(ram_rd_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(wr_en),
        .I4(rst_d1),
        .I5(Q),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00FB0000)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1 
       (.I0(rst_d1),
        .I1(wr_en),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I4(ram_rd_en_pf),
        .O(read_only));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h00000D00)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1 
       (.I0(ram_rd_en_pf),
        .I1(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg ),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I3(wr_en),
        .I4(rst_d1),
        .O(write_only));
  LUT4 #(
    .INIT(16'h0004)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ),
        .I1(wr_en),
        .I2(rst_d1),
        .I3(Q),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_audio_formatter_0_1_xpm_fifo_reg_bit_2
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module design_1_audio_formatter_0_1_xpm_fifo_reg_bit_8
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_int_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_audio_formatter_0_1_xpm_fifo_rst
   (E,
    Q,
    wr_en,
    \count_value_i_reg[4] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input wr_en;
  input \count_value_i_reg[4] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[4] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[4] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_audio_formatter_0_1_xpm_fifo_rst_11
   (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    ram_wr_en_pf,
    Q,
    wr_rst_busy,
    prog_full,
    prog_full_i215_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    wr_clk);
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output ram_wr_en_pf;
  output [0:0]Q;
  output wr_rst_busy;
  input prog_full;
  input prog_full_i215_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'h0000A2EA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(prog_full),
        .I1(prog_full_i215_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(Q),
        .I1(rst_d1),
        .I2(rst),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_audio_formatter_0_1_xpm_fifo_rst_20
   (\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ,
    Q,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ,
    wr_rst_busy,
    SR,
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ,
    almost_full,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ,
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ,
    rst_d1,
    rst,
    wr_en,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 ,
    \grdc.rd_data_count_i_reg[0] ,
    prog_empty,
    write_only_q,
    read_only_q,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ,
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ,
    rd_clk);
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  output [0:0]Q;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  output wr_rst_busy;
  output [0:0]SR;
  output \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ;
  input almost_full;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  input \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  input rst_d1;
  input rst;
  input wr_en;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 ;
  input [1:0]\grdc.rd_data_count_i_reg[0] ;
  input prog_empty;
  input write_only_q;
  input read_only_q;
  input [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  input \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  input rd_clk;

  wire [0:0]Q;
  wire [0:0]SR;
  wire almost_full;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ;
  wire \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 ;
  wire [0:0]\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ;
  wire \gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ;
  wire [1:0]\grdc.rd_data_count_i_reg[0] ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_empty;
  wire rd_clk;
  wire read_only_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_en;
  wire wr_rst_busy;
  wire write_only_q;

  LUT6 #(
    .INIT(64'h4444444400005550)) 
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1 
       (.I0(Q),
        .I1(almost_full),
        .I2(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg ),
        .I3(\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0 ),
        .I4(rst_d1),
        .I5(rst),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_5 
       (.I0(Q),
        .I1(rst_d1),
        .I2(wr_en),
        .I3(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[4]_i_3 ),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_1 ));
  LUT6 #(
    .INIT(64'hEEEEFFAEEEEEEEEE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1 
       (.I0(Q),
        .I1(prog_empty),
        .I2(write_only_q),
        .I3(read_only_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg ),
        .I5(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg_0 ),
        .O(\gen_rst_cc.fifo_wr_rst_cc_reg[2]_2 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT3 #(
    .INIT(8'hF1)) 
    \grdc.rd_data_count_i[5]_i_1 
       (.I0(\grdc.rd_data_count_i_reg[0] [1]),
        .I1(\grdc.rd_data_count_i_reg[0] [0]),
        .I2(Q),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module design_1_audio_formatter_0_1_xpm_fifo_rst_5
   (\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ,
    ram_wr_en_pf,
    Q,
    wr_rst_busy,
    prog_full,
    prog_full_i215_in,
    ram_wr_en_pf_q,
    ram_rd_en_pf_q,
    rst,
    wr_en,
    \count_value_i_reg[3] ,
    rst_d1,
    wr_clk);
  output \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  output ram_wr_en_pf;
  output [0:0]Q;
  output wr_rst_busy;
  input prog_full;
  input prog_full_i215_in;
  input ram_wr_en_pf_q;
  input ram_rd_en_pf_q;
  input rst;
  input wr_en;
  input \count_value_i_reg[3] ;
  input rst_d1;
  input wr_clk;

  wire [0:0]Q;
  wire \count_value_i_reg[3] ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire prog_full;
  wire prog_full_i215_in;
  wire ram_rd_en_pf_q;
  wire ram_wr_en_pf;
  wire ram_wr_en_pf_q;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;

  LUT5 #(
    .INIT(32'h0000A2EA)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1 
       (.I0(prog_full),
        .I1(prog_full_i215_in),
        .I2(ram_wr_en_pf_q),
        .I3(ram_rd_en_pf_q),
        .I4(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3 
       (.I0(Q),
        .I1(rst_d1),
        .I2(rst),
        .O(\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[3] ),
        .I2(Q),
        .I3(rst_d1),
        .O(ram_wr_en_pf));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'hE)) 
    wr_rst_busy_INST_0
       (.I0(Q),
        .I1(rst_d1),
        .O(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* READ_DATA_WIDTH = "32" *) 
(* READ_MODE = "FWFT" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_audio_formatter_0_1_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire data_valid;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire prog_full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001011100010111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "512" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "6" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "6" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_audio_formatter_0_1_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "5" *) (* READ_DATA_WIDTH = "32" *) 
(* READ_MODE = "FWFT" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_audio_formatter_0_1_xpm_fifo_sync__1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [4:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire data_valid;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire prog_full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001011100010111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "512" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "6" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "6" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* RD_DATA_COUNT_WIDTH = "5" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_audio_formatter_0_1_xpm_fifo_base__1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(prog_full),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001011100010111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "8" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "6" *) (* READ_DATA_WIDTH = "32" *) 
(* READ_MODE = "FWFT" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1717" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) (* WR_DATA_COUNT_WIDTH = "6" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_audio_formatter_0_1_xpm_fifo_sync__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire data_valid;
  wire [31:0]din;
  wire [31:0]dout;
  wire empty;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [5:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [5:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001011100010111" *) 
  (* EN_AE = "1'b0" *) 
  (* EN_AF = "1'b0" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1024" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "6" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "6" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "8" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1717" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_audio_formatter_0_1_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[5:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "32" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "8" *) (* PROG_FULL_THRESH = "16" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "6" *) (* READ_DATA_WIDTH = "32" *) 
(* READ_MODE = "FWFT" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "32" *) (* WR_DATA_COUNT_WIDTH = "6" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module design_1_audio_formatter_0_1_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [31:0]din;
  output full;
  output prog_full;
  output [5:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [31:0]dout;
  output empty;
  output prog_empty;
  output [5:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire almost_full;
  wire data_valid;
  wire [31:0]din;
  wire [31:0]dout;
  wire prog_empty;
  wire [5:0]rd_data_count;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;
  wire wr_rst_busy;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire [5:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign dbiterr = \<const0> ;
  assign empty = \<const0> ;
  assign full = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "32" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "1024" *) 
  (* FIFO_WRITE_DEPTH = "32" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "6" *) 
  (* PE_THRESH_MAX = "27" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "14" *) 
  (* PF_THRESH_MAX = "27" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "8" *) 
  (* PROG_FULL_THRESH = "16" *) 
  (* RD_DATA_COUNT_WIDTH = "6" *) 
  (* RD_DC_WIDTH_EXT = "6" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "5" *) 
  (* READ_DATA_WIDTH = "32" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "32" *) 
  (* WR_DATA_COUNT_WIDTH = "6" *) 
  (* WR_DC_WIDTH_EXT = "6" *) 
  (* WR_DEPTH_LOG = "5" *) 
  (* WR_PNTR_WIDTH = "5" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  design_1_audio_formatter_0_1_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(almost_full),
        .data_valid(data_valid),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(NLW_xpm_fifo_base_inst_empty_UNCONNECTED),
        .full(NLW_xpm_fifo_base_inst_full_UNCONNECTED),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(prog_empty),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(wr_clk),
        .rd_data_count(rd_data_count),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[5:0]),
        .wr_en(wr_en),
        .wr_rst_busy(wr_rst_busy));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module design_1_audio_formatter_0_1_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire enb;
  wire [31:0]\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg ;
  wire [31:0]\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [0]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [10]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [11]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [12]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [13]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [14]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [15]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [16]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [17]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [18]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [19]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [1]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [20]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [21]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [22]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [23]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [24]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [25]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [26]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [27]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [28]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [29]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [2]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [30]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [31]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [3]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [4]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [5]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [6]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [7]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [8]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [9]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [1:0]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [3:2]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [13:12]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [15:14]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[19:18]),
        .DIB(dina[21:20]),
        .DIC(dina[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [19:18]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [21:20]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [23:22]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[25:24]),
        .DIB(dina[27:26]),
        .DIC(dina[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [25:24]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [27:26]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [29:28]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(dina[30]),
        .DPO(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [30]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(dina[31]),
        .DPO(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [31]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [7:6]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [9:8]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "512" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module design_1_audio_formatter_0_1_xpm_memory_base__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire enb;
  wire [31:0]\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg ;
  wire [31:0]\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31_SPO_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [0]),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][10] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [10]),
        .Q(doutb[10]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][11] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [11]),
        .Q(doutb[11]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][12] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [12]),
        .Q(doutb[12]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][13] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [13]),
        .Q(doutb[13]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][14] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [14]),
        .Q(doutb[14]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][15] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [15]),
        .Q(doutb[15]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][16] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [16]),
        .Q(doutb[16]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][17] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [17]),
        .Q(doutb[17]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][18] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [18]),
        .Q(doutb[18]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][19] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [19]),
        .Q(doutb[19]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [1]),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][20] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [20]),
        .Q(doutb[20]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][21] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [21]),
        .Q(doutb[21]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][22] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [22]),
        .Q(doutb[22]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][23] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [23]),
        .Q(doutb[23]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][24] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [24]),
        .Q(doutb[24]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][25] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [25]),
        .Q(doutb[25]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][26] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [26]),
        .Q(doutb[26]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][27] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [27]),
        .Q(doutb[27]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][28] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [28]),
        .Q(doutb[28]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][29] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [29]),
        .Q(doutb[29]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [2]),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][30] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [30]),
        .Q(doutb[30]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][31] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [31]),
        .Q(doutb[31]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [3]),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [4]),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [5]),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [6]),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [7]),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [8]),
        .Q(doutb[8]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][9] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [9]),
        .Q(doutb[9]),
        .R(rstb));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [0]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [0]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[10] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [10]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [10]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[11] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [11]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [11]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[12] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [12]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [12]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[13] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [13]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [13]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[14] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [14]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [14]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[15] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [15]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [15]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[16] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [16]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [16]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[17] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [17]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [17]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[18] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [18]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [18]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[19] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [19]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [19]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [1]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [1]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[20] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [20]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [20]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[21] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [21]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [21]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[22] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [22]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [22]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[23] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [23]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [23]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[24] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [24]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [24]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[25] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [25]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [25]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[26] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [26]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [26]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[27] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [27]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [27]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[28] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [28]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [28]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[29] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [29]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [29]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [2]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [2]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[30] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [30]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [30]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[31] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [31]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [31]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [3]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [3]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [4]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [4]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [5]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [5]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [6]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [6]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [7]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [7]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [8]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [8]),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[9] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [9]),
        .Q(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg [9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [1:0]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [3:2]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[13:12]),
        .DIB(dina[15:14]),
        .DIC(dina[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [13:12]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [15:14]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [17:16]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[19:18]),
        .DIB(dina[21:20]),
        .DIC(dina[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [19:18]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [21:20]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [23:22]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[25:24]),
        .DIB(dina[27:26]),
        .DIC(dina[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [25:24]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [27:26]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [29:28]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(dina[30]),
        .DPO(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [30]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0 
       (.A0(addra[0]),
        .A1(addra[1]),
        .A2(addra[2]),
        .A3(addra[3]),
        .A4(1'b0),
        .D(dina[31]),
        .DPO(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [31]),
        .DPRA0(addrb[0]),
        .DPRA1(addrb[1]),
        .DPRA2(addrb[2]),
        .DPRA3(addrb[3]),
        .DPRA4(1'b0),
        .SPO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31__0_SPO_UNCONNECTED ),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "512" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB(dina[9:8]),
        .DIC(dina[11:10]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [7:6]),
        .DOB(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [9:8]),
        .DOC(\gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0 [11:10]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "1024" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module design_1_audio_formatter_0_1_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/MM2S_INCLUDED.mm2s_top_1/mm2s_logic_1/buffering_1/INTERLEAVED.interleaved_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(doutb[15:0]),
        .DOBDO(doutb[31:16]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena}));
endmodule

(* ADDR_WIDTH_A = "5" *) (* ADDR_WIDTH_B = "5" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "32" *) (* BYTE_WRITE_WIDTH_B = "32" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "1024" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "32" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "32" *) (* P_MIN_WIDTH_DATA_A = "32" *) (* P_MIN_WIDTH_DATA_B = "32" *) 
(* P_MIN_WIDTH_DATA_ECC = "32" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "32" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "5" *) 
(* P_WIDTH_ADDR_READ_B = "5" *) (* P_WIDTH_ADDR_WRITE_A = "5" *) (* P_WIDTH_ADDR_WRITE_B = "5" *) 
(* P_WIDTH_COL_WRITE_A = "32" *) (* P_WIDTH_COL_WRITE_B = "32" *) (* READ_DATA_WIDTH_A = "32" *) 
(* READ_DATA_WIDTH_B = "32" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "32" *) (* WRITE_DATA_WIDTH_B = "32" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "32" *) 
(* rstb_loop_iter = "32" *) 
module design_1_audio_formatter_0_1_xpm_memory_base__parameterized0__1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [4:0]addra;
  input [31:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [31:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [4:0]addrb;
  input [31:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [31:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [4:0]addra;
  wire [4:0]addrb;
  wire clka;
  wire [31:0]dina;
  wire [31:0]doutb;
  wire ena;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "31" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "31" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "inst/S2MM_INCLUDED.s2mm_top_1/s2mm_logic_1/buffering_1/INTERLEAVED.second_level_xpm_fifo_buffer/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg 
       (.ADDRARDADDR({1'b0,1'b0,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI(dina[15:0]),
        .DIBDI(dina[31:16]),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(doutb[15:0]),
        .DOBDO(doutb[31:16]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(ena),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({ena,ena,ena,ena}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
