/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1490-394
+ date
Fri Nov  1 16:28:28 UTC 2024
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1730478508
+ CACTUS_STARTTIME=1730478508
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.16.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.16.0
Compile date:      Nov 01 2024 (16:21:48)
Run date:          Nov 01 2024 (16:28:29+0000)
Run host:          fv-az1490-394.fv54ws4un3tuxk2tgyakhz5fka.ex.internal.cloudapp.net (pid=131372)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1490-394
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16364592KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c991214a-ec59-e74f-ab55-43bb4b73e50a, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.5.0-1025-azure, OSVersion="#26~22.04.1-Ubuntu SMP Thu Jul 11 22:33:04 UTC 2024", HostName=fv-az1490-394, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16364592KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123596 sec
      iterations=10000000... time=0.0124736 sec
      iterations=100000000... time=0.123879 sec
      iterations=900000000... time=1.11409 sec
      iterations=900000000... time=0.836196 sec
      result: 6.47729 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197026 sec
      iterations=10000000... time=0.0197378 sec
      iterations=100000000... time=0.197294 sec
      iterations=600000000... time=1.18406 sec
      result: 16.2154 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187962 sec
      iterations=10000000... time=0.0185606 sec
      iterations=100000000... time=0.185512 sec
      iterations=600000000... time=1.11591 sec
      result: 8.60288 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126014 sec
      iterations=10000... time=0.00123653 sec
      iterations=100000... time=0.0123677 sec
      iterations=1000000... time=0.123646 sec
      iterations=9000000... time=1.11293 sec
      result: 1.23659 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000591852 sec
      iterations=10000... time=0.00550312 sec
      iterations=100000... time=0.055446 sec
      iterations=1000000... time=0.554715 sec
      iterations=2000000... time=1.1031 sec
      result: 5.51549 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=6.92e-07 sec
      iterations=10... time=3.576e-06 sec
      iterations=100... time=3.0016e-05 sec
      iterations=1000... time=0.000250616 sec
      iterations=10000... time=0.00244998 sec
      iterations=100000... time=0.0243741 sec
      iterations=1000000... time=0.243371 sec
      iterations=5000000... time=1.21852 sec
      result: 100.844 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.215e-06 sec
      iterations=10... time=6.1675e-05 sec
      iterations=100... time=0.000588136 sec
      iterations=1000... time=0.00582227 sec
      iterations=10000... time=0.0561992 sec
      iterations=100000... time=0.556996 sec
      iterations=200000... time=1.11604 sec
      result: 70.4661 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.176e-06 sec
      iterations=10000... time=3.176e-05 sec
      iterations=100000... time=0.000253392 sec
      iterations=1000000... time=0.00247546 sec
      iterations=10000000... time=0.0247327 sec
      iterations=100000000... time=0.247595 sec
      iterations=400000000... time=0.991222 sec
      iterations=800000000... time=1.98179 sec
      result: 0.309655 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.4217e-05 sec
      iterations=10000... time=0.000106088 sec
      iterations=100000... time=0.000927057 sec
      iterations=1000000... time=0.00918542 sec
      iterations=10000000... time=0.0912177 sec
      iterations=100000000... time=0.91209 sec
      iterations=200000000... time=1.83479 sec
      result: 1.14675 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4e-07 sec
      iterations=10... time=3.627e-06 sec
      iterations=100... time=3.6708e-05 sec
      iterations=1000... time=0.00028447 sec
      iterations=10000... time=0.00278074 sec
      iterations=100000... time=0.0276592 sec
      iterations=1000000... time=0.276946 sec
      iterations=4000000... time=1.10807 sec
      result: 88.7167 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1691e-05 sec
      iterations=10... time=7.0201e-05 sec
      iterations=100... time=0.000610557 sec
      iterations=1000... time=0.00600369 sec
      iterations=10000... time=0.0519684 sec
      iterations=100000... time=0.51353 sec
      iterations=200000... time=1.02809 sec
      result: 76.4944 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.0608e-05 sec
      iterations=10... time=0.000303866 sec
      iterations=100... time=0.0030395 sec
      iterations=1000... time=0.0290044 sec
      iterations=10000... time=0.296726 sec
      iterations=40000... time=1.15802 sec
      result: 0.0596878 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000142846 sec
      iterations=10... time=0.00146205 sec
      iterations=100... time=0.014032 sec
      iterations=1000... time=0.138244 sec
      iterations=8000... time=1.12221 sec
      result: 0.173864 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00371982 sec
      iterations=10... time=0.0357884 sec
      iterations=100... time=0.355393 sec
      iterations=300... time=1.07432 sec
      result: 0.435876 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00130636 sec
      iterations=10000000... time=0.0123941 sec
      iterations=100000000... time=0.123854 sec
      iterations=900000000... time=1.11444 sec
      iterations=900000000... time=0.837513 sec
      result: 6.49983 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197949 sec
      iterations=10000000... time=0.0197583 sec
      iterations=100000000... time=0.19737 sec
      iterations=600000000... time=1.18398 sec
      result: 16.2165 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187753 sec
      iterations=10000000... time=0.0185654 sec
      iterations=100000000... time=0.18746 sec
      iterations=600000000... time=1.14578 sec
      result: 8.37857 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.0001397 sec
      iterations=10000... time=0.00124792 sec
      iterations=100000... time=0.0123729 sec
      iterations=1000000... time=0.123688 sec
      iterations=9000000... time=1.11336 sec
      result: 1.23707 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000493123 sec
      iterations=10000... time=0.00471567 sec
      iterations=100000... time=0.0473296 sec
      iterations=1000000... time=0.472762 sec
      iterations=2000000... time=0.944652 sec
      iterations=4000000... time=1.88939 sec
      result: 4.72346 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.105e-07 sec
      iterations=10... time=2.73e-06 sec
      iterations=100... time=2.73455e-05 sec
      iterations=1000... time=0.000263636 sec
      iterations=10000... time=0.00253069 sec
      iterations=100000... time=0.0243709 sec
      iterations=1000000... time=0.24394 sec
      iterations=5000000... time=1.2271 sec
      result: 100.139 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=8.481e-06 sec
      iterations=10... time=7.0461e-05 sec
      iterations=100... time=0.00064166 sec
      iterations=1000... time=0.006012 sec
      iterations=10000... time=0.0532497 sec
      iterations=100000... time=0.520331 sec
      iterations=200000... time=1.04444 sec
      result: 75.2968 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.0355e-06 sec
      iterations=10000... time=3.1058e-05 sec
      iterations=100000... time=0.000280413 sec
      iterations=1000000... time=0.00251068 sec
      iterations=10000000... time=0.0247621 sec
      iterations=100000000... time=0.247463 sec
      iterations=400000000... time=0.991297 sec
      iterations=800000000... time=1.98313 sec
      result: 0.309864 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.21975e-05 sec
      iterations=10000... time=9.0173e-05 sec
      iterations=100000... time=0.000889934 sec
      iterations=1000000... time=0.00884806 sec
      iterations=10000000... time=0.0885467 sec
      iterations=100000000... time=0.880707 sec
      iterations=200000000... time=1.76152 sec
      result: 1.10095 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.141e-06 sec
      iterations=100... time=3.1268e-05 sec
      iterations=1000... time=0.000271947 sec
      iterations=10000... time=0.00276057 sec
      iterations=100000... time=0.0269401 sec
      iterations=1000000... time=0.268922 sec
      iterations=4000000... time=1.07671 sec
      result: 91.3005 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.1682e-05 sec
      iterations=10... time=6.72005e-05 sec
      iterations=100... time=0.000623802 sec
      iterations=1000... time=0.00567497 sec
      iterations=10000... time=0.0489014 sec
      iterations=100000... time=0.481545 sec
      iterations=200000... time=0.960079 sec
      iterations=400000... time=1.92321 sec
      result: 81.7833 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=6.051e-06 sec
      iterations=10... time=8.4743e-05 sec
      iterations=100... time=0.000838036 sec
      iterations=1000... time=0.00830706 sec
      iterations=10000... time=0.08316 sec
      iterations=100000... time=0.83065 sec
      iterations=200000... time=1.65792 sec
      result: 0.208454 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.3227e-05 sec
      iterations=10... time=0.000331097 sec
      iterations=100... time=0.00328456 sec
      iterations=1000... time=0.0351275 sec
      iterations=10000... time=0.368662 sec
      iterations=30000... time=1.08815 sec
      result: 0.6724 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000932867 sec
      iterations=10... time=0.0105755 sec
      iterations=100... time=0.106681 sec
      iterations=1000... time=1.05499 sec
      result: 1.47954 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov  1 16:29:28 UTC 2024
+ echo Done.
Done.
  Elapsed time: 59.7 s
