Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Thu Jun 15 16:24:26 2017
| Host             : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command          : report_power -file jtag_axi_wrapper_power_routed.rpt -pb jtag_axi_wrapper_power_summary_routed.pb -rpx jtag_axi_wrapper_power_routed.rpx
| Design           : jtag_axi_wrapper
| Device           : xc7z045ffv900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.851  |
| Dynamic (W)              | 0.599  |
| Device Static (W)        | 0.252  |
| Effective TJA (C/W)      | 1.8    |
| Max Ambient (C)          | 83.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.066 |       13 |       --- |             --- |
| Slice Logic              |     0.006 |    32718 |       --- |             --- |
|   LUT as Logic           |     0.005 |     8757 |    218600 |            4.01 |
|   Register               |    <0.001 |    17181 |    437200 |            3.93 |
|   LUT as Shift Register  |    <0.001 |     1057 |     70400 |            1.50 |
|   CARRY4                 |    <0.001 |      478 |     54650 |            0.87 |
|   LUT as Distributed RAM |    <0.001 |      394 |     70400 |            0.56 |
|   F7/F8 Muxes            |    <0.001 |      273 |    218600 |            0.12 |
|   Others                 |     0.000 |     2061 |       --- |             --- |
| Signals                  |     0.012 |    23277 |       --- |             --- |
| Block RAM                |     0.016 |       26 |       545 |            4.77 |
| MMCM                     |     0.231 |        2 |         8 |           25.00 |
| I/O                      |     0.008 |        6 |       362 |            1.66 |
| GTX                      |     0.260 |        1 |        16 |            6.25 |
| Static Power             |     0.252 |          |           |                 |
| Total                    |     0.851 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.171 |       0.117 |      0.054 |
| Vccaux    |       1.800 |     0.184 |       0.131 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.137 |       0.129 |      0.008 |
| MGTAVtt   |       1.200 |     0.106 |       0.096 |      0.010 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                             | Domain                                                                                                                                                                                               | Constraint (ns) |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GT_DIFF_REFCLK1_clk_p                                                                                                                                                                             | GT_DIFF_REFCLK1_clk_p                                                                                                                                                                                |             8.0 |
| INIT_DIFF_CLK_clk_p                                                                                                                                                                               | INIT_DIFF_CLK_clk_p                                                                                                                                                                                  |            10.0 |
| clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                                       | jtag_axi_i/clk_wiz/inst/clk_out1_jtag_axi_clk_wiz_0                                                                                                                                                  |            10.0 |
| clkfbout                                                                                                                                                                                          | jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/clkfbout                                                                                                                                              |            10.2 |
| clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                                       | jtag_axi_i/clk_wiz/inst/clkfbout_jtag_axi_clk_wiz_0                                                                                                                                                  |            10.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                           | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                    |            33.0 |
| diff_clock_rtl_clk_p                                                                                                                                                                              | diff_clock_rtl_clk_p                                                                                                                                                                                 |            10.0 |
| jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/RXOUTCLK | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/rxrecclk_from_gtx_i |            10.2 |
| jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/gtxe2_i/TXOUTCLK | jtag_axi_i/aurora_64b66b_0/inst/jtag_axi_aurora_64b66b_0_0_core_i/jtag_axi_aurora_64b66b_0_0_wrapper_i/jtag_axi_aurora_64b66b_0_0_multi_gt_i/jtag_axi_aurora_64b66b_0_0_gtx_inst/tx_out_clk          |            10.2 |
| sync_clk_i                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/sync_clk_i                                                                                                                                            |            10.2 |
| user_clk_i                                                                                                                                                                                        | jtag_axi_i/aurora_64b66b_0/inst/clock_module_i/user_clk_i                                                                                                                                            |            20.5 |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                               | Power (W) |
+----------------------------------------------------------------------------------------------------+-----------+
| jtag_axi_wrapper                                                                                   |     0.599 |
|   dbg_hub                                                                                          |     0.003 |
|     inst                                                                                           |     0.003 |
|       CORE_XSDB.UUT_MASTER                                                                         |     0.003 |
|         U_ICON_INTERFACE                                                                           |     0.002 |
|           U_CMD1                                                                                   |    <0.001 |
|           U_CMD2                                                                                   |    <0.001 |
|           U_CMD3                                                                                   |    <0.001 |
|           U_CMD4                                                                                   |    <0.001 |
|           U_CMD5                                                                                   |    <0.001 |
|           U_CMD6_RD                                                                                |    <0.001 |
|             U_RD_FIFO                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                                |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD6_WR                                                                                |    <0.001 |
|             U_WR_FIFO                                                                              |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                                |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_15_0_5                                                         |    <0.001 |
|                           RAM_reg_0_15_12_15                                                       |    <0.001 |
|                           RAM_reg_0_15_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           U_CMD7_CTL                                                                               |    <0.001 |
|           U_CMD7_STAT                                                                              |    <0.001 |
|           U_STATIC_STATUS                                                                          |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                  |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                             |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                      |    <0.001 |
|           U_RD_ABORT_FLAG                                                                          |    <0.001 |
|           U_RD_REQ_FLAG                                                                            |    <0.001 |
|           U_TIMER                                                                                  |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                              |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                                         |    <0.001 |
|       CORE_XSDB.U_ICON                                                                             |    <0.001 |
|         U_CMD                                                                                      |    <0.001 |
|         U_STAT                                                                                     |    <0.001 |
|         U_SYNC                                                                                     |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                                |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                              |    <0.001 |
|   jtag_axi_i                                                                                       |     0.595 |
|     aurora_64b66b_0                                                                                |     0.401 |
|       inst                                                                                         |     0.401 |
|         clock_module_i                                                                             |     0.130 |
|         gt_common_support                                                                          |    <0.001 |
|         gt_reset_sync                                                                              |    <0.001 |
|         jtag_axi_aurora_64b66b_0_0_core_i                                                          |     0.271 |
|           aurora_lane_0_i                                                                          |    <0.001 |
|             err_detect_i                                                                           |    <0.001 |
|             lane_init_sm_i                                                                         |    <0.001 |
|               u_cdc_rxlossofsync_in                                                                |    <0.001 |
|             sym_dec_i                                                                              |    <0.001 |
|             sym_gen_i                                                                              |    <0.001 |
|           core_reset_logic_i                                                                       |    <0.001 |
|             u_link_rst_sync                                                                        |    <0.001 |
|             u_pd_sync                                                                              |    <0.001 |
|             u_rst_done_sync                                                                        |    <0.001 |
|           global_logic_i                                                                           |    <0.001 |
|             channel_bond_gen_i                                                                     |    <0.001 |
|             channel_init_sm_i                                                                      |    <0.001 |
|           jtag_axi_aurora_64b66b_0_0_wrapper_i                                                     |     0.270 |
|             block_sync_sm_gtx0_i                                                                   |    <0.001 |
|             cbcc_gtx0_i                                                                            |     0.002 |
|               u_cdc_rxlossofsync_in                                                                |    <0.001 |
|               u_cdc_wr_err_rd_clk                                                                  |    <0.001 |
|               u_rst_sync_btf_sync                                                                  |    <0.001 |
|             common_logic_cbcc_i                                                                    |    <0.001 |
|             common_reset_cbcc_i                                                                    |    <0.001 |
|               u_cdc_chan_bond_reset                                                                |    <0.001 |
|               u_rst_sync_cbcc_fifo_reset_rd_clk                                                    |    <0.001 |
|               u_rst_sync_cbcc_only_reset_rd_clk                                                    |    <0.001 |
|               u_rst_sync_fifo_reset_user_clk                                                       |    <0.001 |
|               u_rst_sync_r_sync3                                                                   |    <0.001 |
|               u_rst_sync_reset_rd_clk                                                              |    <0.001 |
|               u_rst_sync_reset_to_fifo_rd_clk                                                      |    <0.001 |
|               u_rst_sync_reset_to_fifo_wr_clk                                                      |    <0.001 |
|               u_rst_sync_reset_wr_clk                                                              |    <0.001 |
|               u_rst_sync_rst_cbcc_rd_clk                                                           |    <0.001 |
|             descrambler_64b66b_gtx0_i                                                              |    <0.001 |
|             jtag_axi_aurora_64b66b_0_0_multi_gt_i                                                  |     0.261 |
|               jtag_axi_aurora_64b66b_0_0_gtx_inst                                                  |     0.261 |
|             rxresetfsm_i                                                                           |     0.001 |
|               u_rst_sync_mmcm_lock                                                                 |    <0.001 |
|               u_rst_sync_plllock                                                                   |    <0.001 |
|               u_rst_sync_run_phase_align                                                           |    <0.001 |
|               u_rst_sync_rx_fsm_reset_done                                                         |    <0.001 |
|               u_rst_sync_rx_reset                                                                  |    <0.001 |
|               u_rst_sync_rxresetdone                                                               |    <0.001 |
|               u_rst_sync_system_reset                                                              |    <0.001 |
|               u_rst_sync_time_out_wait_bypass                                                      |    <0.001 |
|             scrambler_64b66b_gtx0_i                                                                |     0.002 |
|             txresetfsm_i                                                                           |     0.002 |
|               u_rst_sync_plllock                                                                   |    <0.001 |
|               u_rst_sync_run_phase_align                                                           |    <0.001 |
|               u_rst_sync_time_out_wait_bypass                                                      |    <0.001 |
|               u_rst_sync_tx_fsm_rst_done                                                           |    <0.001 |
|               u_rst_sync_tx_seq_scram_rst                                                          |    <0.001 |
|               u_rst_sync_txresetdone                                                               |    <0.001 |
|             u_cdc__check_polarity                                                                  |    <0.001 |
|             u_cdc_gt_cplllock_i                                                                    |    <0.001 |
|             u_cdc_rxpolarity_                                                                      |    <0.001 |
|             u_rst_sync_blocksyncall_initclk_sync                                                   |    <0.001 |
|             u_rst_sync_blocksyncprop_inrxclk_sync                                                  |    <0.001 |
|             u_rst_sync_fsm_resetdone                                                               |    <0.001 |
|             u_rst_sync_gtx_reset_comb                                                              |    <0.001 |
|             u_rst_sync_reset_initclk                                                               |    <0.001 |
|             u_rst_sync_txusrclk_gtx_reset_comb                                                     |    <0.001 |
|           rx_stream_i                                                                              |    <0.001 |
|             rx_stream_datapath_i                                                                   |    <0.001 |
|           standard_cc_module_i                                                                     |    <0.001 |
|           tx_stream_i                                                                              |    <0.001 |
|             tx_stream_control_sm_i                                                                 |    <0.001 |
|             tx_stream_datapath_i                                                                   |    <0.001 |
|         reset_pb_sync                                                                              |    <0.001 |
|         support_reset_logic_i                                                                      |    <0.001 |
|           u_rst_sync_gt                                                                            |    <0.001 |
|     axi_bram_ctrl_0                                                                                |     0.002 |
|       U0                                                                                           |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                 |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                      |     0.002 |
|             I_RD_CHNL                                                                              |     0.001 |
|               I_WRAP_BRST                                                                          |    <0.001 |
|             I_WR_CHNL                                                                              |    <0.001 |
|               BID_FIFO                                                                             |    <0.001 |
|               I_WRAP_BRST                                                                          |    <0.001 |
|     axi_chip2chip_0                                                                                |     0.010 |
|       inst                                                                                         |     0.010 |
|         master_fpga_gen.axi_chip2chip_master_inst                                                  |     0.009 |
|           aurora_ecc_io_stage.axi_chip2chip_sync_cell_master_ecc_err_inst                          |    <0.001 |
|           aurora_ecc_io_stage.ecc_dec_inst[0].axi_chip2chip_ecc_dec_inst                           |    <0.001 |
|           aurora_ecc_io_stage.ecc_enc_inst[0].axi_chip2chip_ecc_enc_inst                           |    <0.001 |
|           aurora_ecc_io_stage.ecc_in_reg_slice_inst                                                |    <0.001 |
|           aurora_ecc_io_stage.tdm_out_reg_slice_inst                                               |    <0.001 |
|           axi_chip2chip_ar_fifo_inst                                                               |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.002 |
|               U0                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                      |     0.002 |
|                   gconvfifo.rf                                                                     |     0.002 |
|                     grf.rf                                                                         |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |     0.001 |
|                           inst_blk_mem_gen                                                         |     0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |     0.001 |
|                               valid.cstr                                                           |     0.001 |
|                                 ramloop[0].ram.r                                                   |     0.001 |
|                                   prim_noinit.ram                                                  |     0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|           axi_chip2chip_aw_fifo_inst                                                               |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.002 |
|               U0                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                      |     0.002 |
|                   gconvfifo.rf                                                                     |     0.002 |
|                     grf.rf                                                                         |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |     0.001 |
|                           inst_blk_mem_gen                                                         |     0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |     0.001 |
|                               valid.cstr                                                           |     0.001 |
|                                 ramloop[0].ram.r                                                   |     0.001 |
|                                   prim_noinit.ram                                                  |     0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|           axi_chip2chip_b_fifo_inst                                                                |    <0.001 |
|             axi_chip2chip_async_fifo_inst                                                          |    <0.001 |
|               U0                                                                                   |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_63_0_2                                                         |    <0.001 |
|                           RAM_reg_128_191_0_2                                                      |    <0.001 |
|                           RAM_reg_192_255_0_2                                                      |    <0.001 |
|                           RAM_reg_64_127_0_2                                                       |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|           axi_chip2chip_ch0_ctrl_inst                                                              |    <0.001 |
|             axi_chip2chip_sync_cell_intr_in_inst                                                   |    <0.001 |
|             master_ecc_err_intr_gen.axi_chip2chip_sync_cell_ecc_dec_error_out_inst                 |    <0.001 |
|           axi_chip2chip_decoder_inst                                                               |    <0.001 |
|           axi_chip2chip_r_fifo_inst                                                                |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.002 |
|               U0                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                      |     0.002 |
|                   gconvfifo.rf                                                                     |     0.002 |
|                     grf.rf                                                                         |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                           c0                                                                       |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gpf.wrpf                                                              |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                           c2                                                                       |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                         |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                               valid.cstr                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                   |    <0.001 |
|                                   prim_noinit.ram                                                  |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|           axi_chip2chip_tdm_inst                                                                   |    <0.001 |
|           axi_chip2chip_w_fifo_inst                                                                |     0.002 |
|             axi_chip2chip_async_fifo_inst                                                          |     0.002 |
|               U0                                                                                   |     0.002 |
|                 inst_fifo_gen                                                                      |     0.002 |
|                   gconvfifo.rf                                                                     |     0.002 |
|                     grf.rf                                                                         |     0.002 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                           c0                                                                       |    <0.001 |
|                           c1                                                                       |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                           c1                                                                       |     0.000 |
|                           c2                                                                       |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                         |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                               valid.cstr                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                   |    <0.001 |
|                                   prim_noinit.ram                                                  |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[5].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[5].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[5].wrst_inst                   |    <0.001 |
|         master_fpga_gen.axi_chip2chip_master_phy_inst                                              |    <0.001 |
|           aurora_phy.standard_cc_module_inst                                                       |    <0.001 |
|           aurora_phy.user_reset_sync_inst                                                          |    <0.001 |
|           axi_chip2chip_phy_init_inst                                                              |    <0.001 |
|             sync_cell_master.axi_chip2chip_sync_cell_inst                                          |    <0.001 |
|     axi_hwicap_0                                                                                   |     0.007 |
|       U0                                                                                           |     0.007 |
|         ICAP_NOT_SHARED.HWICAP_CTRL_I                                                              |     0.006 |
|           GEN_BUS2ICAP_RESET                                                                       |    <0.001 |
|           IPIC_IF_I                                                                                |     0.004 |
|             BUS2ICAP_SIZE_REGISTER_PROCESS                                                         |    <0.001 |
|             ICAP2BUS_STATUS_REGISTER_PROCESS                                                       |    <0.001 |
|             ICAP2PLB_SYNCH1                                                                        |    <0.001 |
|             ICAP2PLB_SYNCH2                                                                        |    <0.001 |
|             ICAP2PLB_SYNCH3                                                                        |    <0.001 |
|             ICAP2PLB_SYNCH4                                                                        |    <0.001 |
|             ICAP2PLB_SYNCH5                                                                        |    <0.001 |
|             PLB2ICAP_SYNCH1                                                                        |    <0.001 |
|             PLB2ICAP_SYNCH2                                                                        |    <0.001 |
|             PLB2ICAP_SYNCH3                                                                        |    <0.001 |
|             RD_FIFO.RDDATA_FIFO_I                                                                  |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                       |     0.001 |
|                 inst_fifo_gen                                                                      |     0.001 |
|                   gconvfifo.rf                                                                     |     0.001 |
|                     grf.rf                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gras.grdc1.rdc                                                             |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gwdc0.wdc                                                             |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                         |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                               valid.cstr                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                   |    <0.001 |
|                                   prim_noinit.ram                                                  |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|             RD_FIFO.RDFULL_SYNCH                                                                   |    <0.001 |
|             WRFIFO.WRDATA_FIFO_I                                                                   |     0.001 |
|               USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                                       |     0.001 |
|                 inst_fifo_gen                                                                      |     0.001 |
|                   gconvfifo.rf                                                                     |     0.001 |
|                     grf.rf                                                                         |     0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gras.rsts                                                                  |    <0.001 |
|                         rpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.gwdc0.wdc                                                             |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                                   |    <0.001 |
|                           inst_blk_mem_gen                                                         |    <0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                               valid.cstr                                                           |    <0.001 |
|                                 ramloop[0].ram.r                                                   |    <0.001 |
|                                   prim_noinit.ram                                                  |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[2].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[3].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[4].arst_sync_inst             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[1].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[2].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_inst     |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[3].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].rd_rst_wr_inst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.garst_sync_ic[4].wr_rst_ext_inst |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst                   |    <0.001 |
|             WRFIFO.WREMPTY_SYNCH                                                                   |    <0.001 |
|           icap_statemachine_I1                                                                     |     0.002 |
|         INTERRUPT_CONTROL_I                                                                        |    <0.001 |
|         XI4_LITE_I                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                       |    <0.001 |
|             I_DECODER                                                                              |    <0.001 |
|     axi_mem_intercon                                                                               |     0.010 |
|       m01_couplers                                                                                 |     0.003 |
|         auto_pc                                                                                    |     0.003 |
|           inst                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                   |     0.003 |
|               RD.ar_channel_0                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               RD.r_channel_0                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                 |    <0.001 |
|               SI_REG                                                                               |     0.001 |
|                 ar_pipe                                                                            |    <0.001 |
|                 aw_pipe                                                                            |    <0.001 |
|                 b_pipe                                                                             |    <0.001 |
|                 r_pipe                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               WR.b_channel_0                                                                       |    <0.001 |
|                 bid_fifo_0                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                       |    <0.001 |
|       m02_couplers                                                                                 |     0.003 |
|         auto_pc                                                                                    |     0.003 |
|           inst                                                                                     |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                   |     0.003 |
|               RD.ar_channel_0                                                                      |    <0.001 |
|                 ar_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               RD.r_channel_0                                                                       |    <0.001 |
|                 rd_data_fifo_0                                                                     |    <0.001 |
|                 transaction_fifo_0                                                                 |    <0.001 |
|               SI_REG                                                                               |     0.001 |
|                 ar_pipe                                                                            |    <0.001 |
|                 aw_pipe                                                                            |    <0.001 |
|                 b_pipe                                                                             |    <0.001 |
|                 r_pipe                                                                             |    <0.001 |
|               WR.aw_channel_0                                                                      |    <0.001 |
|                 aw_cmd_fsm_0                                                                       |    <0.001 |
|                 cmd_translator_0                                                                   |    <0.001 |
|                   incr_cmd_0                                                                       |    <0.001 |
|                   wrap_cmd_0                                                                       |    <0.001 |
|               WR.b_channel_0                                                                       |    <0.001 |
|                 bid_fifo_0                                                                         |    <0.001 |
|                 bresp_fifo_0                                                                       |    <0.001 |
|       xbar                                                                                         |     0.004 |
|         inst                                                                                       |     0.004 |
|           gen_samd.crossbar_samd                                                                   |     0.004 |
|             addr_arbiter_ar                                                                        |    <0.001 |
|             addr_arbiter_aw                                                                        |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                     |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                       |    <0.001 |
|               b_pipe                                                                               |    <0.001 |
|               r_pipe                                                                               |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                       |    <0.001 |
|               b_pipe                                                                               |    <0.001 |
|               r_pipe                                                                               |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                       |    <0.001 |
|               b_pipe                                                                               |    <0.001 |
|               r_pipe                                                                               |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                                                       |    <0.001 |
|               b_pipe                                                                               |    <0.001 |
|               r_pipe                                                                               |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                                                       |    <0.001 |
|               b_pipe                                                                               |    <0.001 |
|               r_pipe                                                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                        |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                   |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                       |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                   |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread                                               |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                         |    <0.001 |
|               wrouter_aw_fifo                                                                      |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                     |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1                                                     |    <0.001 |
|             splitter_aw_mi                                                                         |    <0.001 |
|     axi_perf_mon_0                                                                                 |     0.003 |
|       inst                                                                                         |     0.003 |
|         BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0                                                       |     0.000 |
|         F1_AWID_MATCH/mem_reg_0_31_0_0                                                             |     0.000 |
|         F2_FIRST_WRITE/mem_reg_0_31_0_0                                                            |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_0_5                                                           |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_12_17                                                         |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_18_23                                                         |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_24_29                                                         |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_30_32                                                         |     0.000 |
|         F3_WR_LAT_START/mem_reg_0_31_6_11                                                          |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_0_5                                                             |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_12_17                                                           |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_18_23                                                           |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_24_29                                                           |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_30_32                                                           |     0.000 |
|         F4_WR_LAT_END/mem_reg_0_31_6_11                                                            |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_0_5                                                           |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_12_17                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_18_23                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_24_29                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_30_35                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_36_41                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_42_47                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_48_53                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_54_59                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_60_63                                                         |     0.000 |
|         FBC_WR_BEAT_CNT/mem_reg_0_31_6_11                                                          |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_0_5                                                          |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_12_17                                                        |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_18_23                                                        |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_24_29                                                        |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_30_31                                                        |     0.000 |
|         FSWI_WR_LAST_CNT/mem_reg_0_31_6_11                                                         |     0.000 |
|         GEN_Advanced_Mode.adavnced_mode_inst                                                       |     0.003 |
|           GEN_CONTROL_SYNC.control_sig_cdc_sync                                                    |    <0.001 |
|           GEN_INTERVAL_CNT_SYNC.sample_interval_cnt_cdc_sync                                       |     0.000 |
|           GEN_INTR_ASYNC.intr_sync_module_inst                                                     |    <0.001 |
|             GEN_SYNC[0].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[10].cdc_sync_inst                                                             |    <0.001 |
|             GEN_SYNC[11].cdc_sync_inst                                                             |    <0.001 |
|             GEN_SYNC[12].cdc_sync_inst                                                             |    <0.001 |
|             GEN_SYNC[1].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[2].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[3].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[4].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[5].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[6].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[7].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[8].cdc_sync_inst                                                              |    <0.001 |
|             GEN_SYNC[9].cdc_sync_inst                                                              |    <0.001 |
|           GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst                                       |    <0.001 |
|             counter_inst                                                                           |    <0.001 |
|           axi_interface_inst                                                                       |    <0.001 |
|           ext_calc_inst0                                                                           |     0.000 |
|           global_clock_counter_inst                                                                |    <0.001 |
|             counter_inst                                                                           |    <0.001 |
|           interrupt_module_inst                                                                    |    <0.001 |
|           metric_calc_inst0                                                                        |    <0.001 |
|             BEAT_CNT_AWID_MATCH                                                                    |     0.000 |
|             F1_AWID_MATCH                                                                          |     0.000 |
|             F2_FIRST_WRITE                                                                         |    <0.001 |
|             F3_WR_LAT_START                                                                        |     0.000 |
|             F4_WR_LAT_END                                                                          |     0.000 |
|             FBC_WR_BEAT_CNT                                                                        |     0.000 |
|             FSWI_WR_LAST_CNT                                                                       |    <0.001 |
|             FWL_WR_LAST_CNT                                                                        |    <0.001 |
|             IDLE_CNT_AWID_MATCH                                                                    |     0.000 |
|             LAST_CNT_AWID_MATCH                                                                    |     0.000 |
|             ext_trig_cdc_sync                                                                      |     0.000 |
|             rd_latency_cnt_inst                                                                    |     0.000 |
|             rd_latency_fifo_inst                                                                   |    <0.001 |
|             wr_latency_cnt_inst                                                                    |     0.000 |
|           metric_counters_inst                                                                     |    <0.001 |
|             axi_perf_mon_v5_0_13_metric_sel_n_cnt_inst_0                                           |    <0.001 |
|               GEN_MUX_N_CNT.acc_n_incr_inst                                                        |    <0.001 |
|           mon_fifo_ext_event0_inst                                                                 |    <0.001 |
|             USE_MON_FIFO.async_fifo_inst                                                           |    <0.001 |
|               inst                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |     0.000 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |     0.000 |
|                         rpntr                                                                      |     0.000 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |     0.000 |
|                       gntv_or_sync_fifo.mem                                                        |     0.000 |
|                         gdm.dm_gen.dm                                                              |     0.000 |
|                           RAM_reg_0_31_0_2                                                         |     0.000 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |     0.000 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |     0.000 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|           mon_fifo_inst_0                                                                          |    <0.001 |
|             USE_MON_FIFO.async_fifo_inst                                                           |    <0.001 |
|               inst                                                                                 |    <0.001 |
|                 inst_fifo_gen                                                                      |    <0.001 |
|                   gconvfifo.rf                                                                     |    <0.001 |
|                     grf.rf                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                   |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                                       |     0.000 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                                       |     0.000 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[3].rd_stg_inst                                       |     0.000 |
|                         gnxpm_cdc.gsync_stage[3].wr_stg_inst                                       |    <0.001 |
|                         gnxpm_cdc.gsync_stage[4].rd_stg_inst                                       |     0.000 |
|                         gnxpm_cdc.gsync_stage[4].wr_stg_inst                                       |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                     |    <0.001 |
|                         gr1.gr1_int.rfwft                                                          |    <0.001 |
|                         gras.rsts                                                                  |     0.000 |
|                         rpntr                                                                      |     0.000 |
|                       gntv_or_sync_fifo.gl0.wr                                                     |    <0.001 |
|                         gwas.wsts                                                                  |    <0.001 |
|                         wpntr                                                                      |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                        |    <0.001 |
|                         gdm.dm_gen.dm                                                              |    <0.001 |
|                           RAM_reg_0_31_0_5                                                         |    <0.001 |
|                           RAM_reg_0_31_30_35                                                       |    <0.001 |
|                           RAM_reg_0_31_36_41                                                       |    <0.001 |
|                           RAM_reg_0_31_42_47                                                       |    <0.001 |
|                           RAM_reg_0_31_66_67                                                       |    <0.001 |
|                           RAM_reg_0_31_6_11                                                        |    <0.001 |
|                       rstblk                                                                       |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                   |     0.000 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst                   |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst                   |    <0.001 |
|           register_module_inst                                                                     |     0.001 |
|             GEN_SAMPLE_REG_ASYNC.sample_reg_read_inst                                              |    <0.001 |
|             cdc_sync_inst1                                                                         |    <0.001 |
|             cdc_sync_inst2                                                                         |    <0.001 |
|             eventlog_fifo_rden                                                                     |    <0.001 |
|             sample_reg_counter_inst                                                                |    <0.001 |
|           sampled_metrics_data_inst                                                                |     0.000 |
|         IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0                                                       |     0.000 |
|         LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0                                                       |     0.000 |
|         ext_sync_flop_0                                                                            |     0.000 |
|         ext_sync_flop_00                                                                           |     0.000 |
|         ext_sync_flop_1                                                                            |     0.000 |
|         ext_sync_flop_10                                                                           |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_0_5                                                      |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_12_17                                                    |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_18_23                                                    |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_24_29                                                    |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_30_32                                                    |     0.000 |
|         rd_latency_fifo_inst/mem_reg_0_31_6_11                                                     |     0.000 |
|         reset_event_cdc_sync                                                                       |     0.000 |
|         reset_event_cdc_sync1                                                                      |    <0.001 |
|     blk_mem_gen_0                                                                                  |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         inst_blk_mem_gen                                                                           |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                    |    <0.001 |
|             valid.cstr                                                                             |    <0.001 |
|               ramloop[0].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|               ramloop[1].ram.r                                                                     |    <0.001 |
|                 prim_noinit.ram                                                                    |    <0.001 |
|     clk_wiz                                                                                        |     0.111 |
|       inst                                                                                         |     0.111 |
|     jtag_axi_0                                                                                     |     0.010 |
|       inst                                                                                         |     0.010 |
|         axi_bridge_u                                                                               |    <0.001 |
|           read_axi_full_u                                                                          |    <0.001 |
|           write_axi_full_u                                                                         |    <0.001 |
|         jtag_axi_engine_u                                                                          |     0.009 |
|           U_XSDB_SLAVE                                                                             |    <0.001 |
|           cmd_decode_rd_channel                                                                    |    <0.001 |
|           cmd_decode_wr_channel                                                                    |    <0.001 |
|           rd_cmd_fifo_i                                                                            |     0.001 |
|             inst_fifo_gen                                                                          |     0.001 |
|               gconvfifo.rf                                                                         |     0.001 |
|                 grf.rf                                                                             |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                              |    <0.001 |
|                     gras.rsts                                                                      |    <0.001 |
|                     rpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                     gwas.wsts                                                                      |    <0.001 |
|                     wpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                       inst_blk_mem_gen                                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                           valid.cstr                                                               |    <0.001 |
|                             ramloop[0].ram.r                                                       |    <0.001 |
|                               prim_noinit.ram                                                      |    <0.001 |
|           rx_fifo_i                                                                                |     0.001 |
|             inst_fifo_gen                                                                          |     0.001 |
|               gconvfifo.rf                                                                         |     0.001 |
|                 grf.rf                                                                             |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                              |    <0.001 |
|                     gras.rsts                                                                      |    <0.001 |
|                     rpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                     gwas.wsts                                                                      |    <0.001 |
|                     wpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                       inst_blk_mem_gen                                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                           valid.cstr                                                               |    <0.001 |
|                             ramloop[0].ram.r                                                       |    <0.001 |
|                               prim_noinit.ram                                                      |    <0.001 |
|           tx_fifo_i                                                                                |     0.002 |
|             inst_fifo_gen                                                                          |     0.002 |
|               gconvfifo.rf                                                                         |     0.002 |
|                 grf.rf                                                                             |     0.002 |
|                   gntv_or_sync_fifo.gcx.clkx                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                              |    <0.001 |
|                     gras.rsts                                                                      |    <0.001 |
|                     rpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                     gwas.wsts                                                                      |    <0.001 |
|                     wpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                            |     0.001 |
|                     gdm.dm_gen.dm                                                                  |     0.001 |
|                       RAM_reg_0_63_0_2                                                             |    <0.001 |
|                       RAM_reg_0_63_12_14                                                           |    <0.001 |
|                       RAM_reg_0_63_15_17                                                           |    <0.001 |
|                       RAM_reg_0_63_18_20                                                           |    <0.001 |
|                       RAM_reg_0_63_21_23                                                           |    <0.001 |
|                       RAM_reg_0_63_24_26                                                           |    <0.001 |
|                       RAM_reg_0_63_27_29                                                           |    <0.001 |
|                       RAM_reg_0_63_30_30                                                           |    <0.001 |
|                       RAM_reg_0_63_31_31                                                           |    <0.001 |
|                       RAM_reg_0_63_3_5                                                             |    <0.001 |
|                       RAM_reg_0_63_6_8                                                             |    <0.001 |
|                       RAM_reg_0_63_9_11                                                            |    <0.001 |
|                       RAM_reg_128_191_0_2                                                          |    <0.001 |
|                       RAM_reg_128_191_12_14                                                        |    <0.001 |
|                       RAM_reg_128_191_15_17                                                        |    <0.001 |
|                       RAM_reg_128_191_18_20                                                        |    <0.001 |
|                       RAM_reg_128_191_21_23                                                        |    <0.001 |
|                       RAM_reg_128_191_24_26                                                        |    <0.001 |
|                       RAM_reg_128_191_27_29                                                        |    <0.001 |
|                       RAM_reg_128_191_30_30                                                        |    <0.001 |
|                       RAM_reg_128_191_31_31                                                        |    <0.001 |
|                       RAM_reg_128_191_3_5                                                          |    <0.001 |
|                       RAM_reg_128_191_6_8                                                          |    <0.001 |
|                       RAM_reg_128_191_9_11                                                         |    <0.001 |
|                       RAM_reg_192_255_0_2                                                          |    <0.001 |
|                       RAM_reg_192_255_12_14                                                        |    <0.001 |
|                       RAM_reg_192_255_15_17                                                        |    <0.001 |
|                       RAM_reg_192_255_18_20                                                        |    <0.001 |
|                       RAM_reg_192_255_21_23                                                        |    <0.001 |
|                       RAM_reg_192_255_24_26                                                        |    <0.001 |
|                       RAM_reg_192_255_27_29                                                        |    <0.001 |
|                       RAM_reg_192_255_30_30                                                        |    <0.001 |
|                       RAM_reg_192_255_31_31                                                        |    <0.001 |
|                       RAM_reg_192_255_3_5                                                          |    <0.001 |
|                       RAM_reg_192_255_6_8                                                          |    <0.001 |
|                       RAM_reg_192_255_9_11                                                         |    <0.001 |
|                       RAM_reg_64_127_0_2                                                           |    <0.001 |
|                       RAM_reg_64_127_12_14                                                         |    <0.001 |
|                       RAM_reg_64_127_15_17                                                         |    <0.001 |
|                       RAM_reg_64_127_18_20                                                         |    <0.001 |
|                       RAM_reg_64_127_21_23                                                         |    <0.001 |
|                       RAM_reg_64_127_24_26                                                         |    <0.001 |
|                       RAM_reg_64_127_27_29                                                         |    <0.001 |
|                       RAM_reg_64_127_30_30                                                         |    <0.001 |
|                       RAM_reg_64_127_31_31                                                         |    <0.001 |
|                       RAM_reg_64_127_3_5                                                           |    <0.001 |
|                       RAM_reg_64_127_6_8                                                           |    <0.001 |
|                       RAM_reg_64_127_9_11                                                          |    <0.001 |
|           u_xsdb_fifo_interface                                                                    |     0.002 |
|             rxfifo2xsdb_i                                                                          |    <0.001 |
|             xsdb2read_cmdfifo                                                                      |    <0.001 |
|             xsdb2txfifo_i                                                                          |    <0.001 |
|             xsdb2write_cmdfifo                                                                     |    <0.001 |
|           wr_cmd_fifo_i                                                                            |     0.001 |
|             inst_fifo_gen                                                                          |     0.001 |
|               gconvfifo.rf                                                                         |     0.001 |
|                 grf.rf                                                                             |     0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                                       |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                                           |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                                         |    <0.001 |
|                     gr1.gr1_int.rfwft                                                              |    <0.001 |
|                     gras.rsts                                                                      |    <0.001 |
|                     rpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                                         |    <0.001 |
|                     gwas.wsts                                                                      |    <0.001 |
|                     wpntr                                                                          |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                            |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                                       |    <0.001 |
|                       inst_blk_mem_gen                                                             |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                           valid.cstr                                                               |    <0.001 |
|                             ramloop[0].ram.r                                                       |    <0.001 |
|                               prim_noinit.ram                                                      |    <0.001 |
|     proc_sys_reset_0                                                                               |    <0.001 |
|       U0                                                                                           |    <0.001 |
|         EXT_LPF                                                                                    |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                |    <0.001 |
|         SEQ                                                                                        |    <0.001 |
|           SEQ_COUNTER                                                                              |    <0.001 |
|     system_ila                                                                                     |     0.008 |
|       inst                                                                                         |     0.008 |
|         g_inst                                                                                     |     0.000 |
|           inst                                                                                     |     0.000 |
|         ila_lib                                                                                    |     0.008 |
|           inst                                                                                     |     0.008 |
|             ila_core_inst                                                                          |     0.008 |
|               ila_trace_memory_inst                                                                |    <0.001 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |    <0.001 |
|                   inst_blk_mem_gen                                                                 |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                           |    <0.001 |
|                       valid.cstr                                                                   |    <0.001 |
|                         ramloop[0].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[1].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[2].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[3].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|               u_ila_cap_ctrl                                                                       |    <0.001 |
|                 U_CDONE                                                                            |    <0.001 |
|                 U_NS0                                                                              |    <0.001 |
|                 U_NS1                                                                              |    <0.001 |
|                 u_cap_addrgen                                                                      |    <0.001 |
|                   U_CMPRESET                                                                       |    <0.001 |
|                   u_cap_sample_counter                                                             |    <0.001 |
|                     U_SCE                                                                          |    <0.001 |
|                     U_SCMPCE                                                                       |    <0.001 |
|                     U_SCRST                                                                        |    <0.001 |
|                     u_scnt_cmp                                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                   u_cap_window_counter                                                             |    <0.001 |
|                     U_WCE                                                                          |    <0.001 |
|                     U_WHCMPCE                                                                      |    <0.001 |
|                     U_WLCMPCE                                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|               u_ila_regs                                                                           |     0.004 |
|                 MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                                       |    <0.001 |
|                 reg_15                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_16                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_17                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_18                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_19                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_1a                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_6                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_7                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_8                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_80                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_81                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_82                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_83                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_84                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_85                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_887                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_88d                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_890                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_9                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_srl_fff                                                                        |    <0.001 |
|                 reg_stream_ffd                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_stream_ffe                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|               u_ila_reset_ctrl                                                                     |    <0.001 |
|                 arm_detection_inst                                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|                 halt_detection_inst                                                                |    <0.001 |
|               u_trig                                                                               |     0.001 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 U_TM                                                                               |     0.001 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                                |    <0.001 |
|     system_ila_0                                                                                   |     0.034 |
|       inst                                                                                         |     0.034 |
|         g_inst                                                                                     |     0.000 |
|           inst                                                                                     |     0.000 |
|         ila_lib                                                                                    |     0.034 |
|           inst                                                                                     |     0.034 |
|             ila_core_inst                                                                          |     0.034 |
|               ila_trace_memory_inst                                                                |     0.008 |
|                 SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                           |     0.008 |
|                   inst_blk_mem_gen                                                                 |     0.008 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                           |     0.008 |
|                       valid.cstr                                                                   |     0.008 |
|                         ramloop[0].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[10].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[11].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[1].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[2].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[3].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[4].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[5].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[6].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[7].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[8].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|                         ramloop[9].ram.r                                                           |    <0.001 |
|                           prim_noinit.ram                                                          |    <0.001 |
|               u_ila_cap_ctrl                                                                       |    <0.001 |
|                 U_CDONE                                                                            |    <0.001 |
|                 U_NS0                                                                              |    <0.001 |
|                 U_NS1                                                                              |    <0.001 |
|                 u_cap_addrgen                                                                      |    <0.001 |
|                   U_CMPRESET                                                                       |    <0.001 |
|                   u_cap_sample_counter                                                             |    <0.001 |
|                     U_SCE                                                                          |    <0.001 |
|                     U_SCMPCE                                                                       |    <0.001 |
|                     U_SCRST                                                                        |    <0.001 |
|                     u_scnt_cmp                                                                     |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                   u_cap_window_counter                                                             |    <0.001 |
|                     U_WCE                                                                          |    <0.001 |
|                     U_WHCMPCE                                                                      |    <0.001 |
|                     U_WLCMPCE                                                                      |    <0.001 |
|                     u_wcnt_hcmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                     u_wcnt_lcmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|                         DUT                                                                        |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                             u_srlA                                                                 |    <0.001 |
|                             u_srlB                                                                 |    <0.001 |
|                             u_srlC                                                                 |    <0.001 |
|                             u_srlD                                                                 |    <0.001 |
|               u_ila_regs                                                                           |     0.013 |
|                 MU_SRL[0].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                               |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                               |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                               |    <0.001 |
|                 U_XSDB_SLAVE                                                                       |    <0.001 |
|                 reg_15                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_16                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_17                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_18                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_19                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_1a                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_6                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_7                                                                              |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_8                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_80                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_81                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_82                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_83                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_84                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_85                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_887                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_88d                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_890                                                                            |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_9                                                                              |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|                 reg_srl_fff                                                                        |    <0.001 |
|                 reg_stream_ffd                                                                     |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                               |    <0.001 |
|                 reg_stream_ffe                                                                     |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                             |    <0.001 |
|               u_ila_reset_ctrl                                                                     |    <0.001 |
|                 arm_detection_inst                                                                 |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                         |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                       |    <0.001 |
|                 halt_detection_inst                                                                |    <0.001 |
|               u_trig                                                                               |     0.007 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                     |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                          |    <0.001 |
|                     DUT                                                                            |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                 |    <0.001 |
|                         u_srlA                                                                     |    <0.001 |
|                         u_srlB                                                                     |    <0.001 |
|                         u_srlC                                                                     |    <0.001 |
|                         u_srlD                                                                     |    <0.001 |
|                 U_TM                                                                               |     0.007 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[54].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[55].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[56].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[57].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[58].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[59].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                          |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                        |    <0.001 |
|                       DUT                                                                          |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                               |    <0.001 |
|                           u_srlA                                                                   |    <0.001 |
|                           u_srlB                                                                   |    <0.001 |
|                           u_srlC                                                                   |    <0.001 |
|                           u_srlD                                                                   |    <0.001 |
|               xsdb_memory_read_inst                                                                |     0.002 |
|         slot_0_ar                                                                                  |     0.000 |
|         slot_0_aw                                                                                  |     0.000 |
|         slot_0_b                                                                                   |     0.000 |
|         slot_0_r                                                                                   |     0.000 |
|         slot_0_w                                                                                   |     0.000 |
|         slot_1_ar                                                                                  |     0.000 |
|         slot_1_aw                                                                                  |     0.000 |
|         slot_1_b                                                                                   |     0.000 |
|         slot_1_r                                                                                   |     0.000 |
|         slot_1_w                                                                                   |     0.000 |
|     vio_0                                                                                          |    <0.001 |
|       inst                                                                                         |    <0.001 |
|         DECODER_INST                                                                               |    <0.001 |
|         PROBE_IN_INST                                                                              |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                         |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                           |    <0.001 |
|         U_XSDB_SLAVE                                                                               |    <0.001 |
|     xlconstant_0                                                                                   |     0.000 |
+----------------------------------------------------------------------------------------------------+-----------+


