// Seed: 837982668
`timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input logic id_6
);
  logic id_7;
  assign id_5 = id_2;
endmodule
