$date
	Sun Oct 23 04:33:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#440373
b11010 !
1"
#440374
b11010 &
b11010 %
1$
#440375
0"
#440378
b1101 &
b1101 %
#440382
b101000 &
b101000 %
#440386
b10100 &
b10100 %
#440390
b1010 &
b1010 %
#440394
b101 &
b101 %
#440398
b10000 &
b10000 %
#440402
b1000 &
b1000 %
#440406
b100 &
b100 %
#440410
b10 &
b10 %
#440414
b1 &
1#
b1 %
#440418
b0 &
b0 %
0#
0$
#1474927
b101 !
1"
#1474930
b101 &
b101 %
1$
#1474931
0"
#1474934
b10000 &
b10000 %
#1474938
b1000 &
b1000 %
#1474942
b100 &
b100 %
#1474946
b10 &
b10 %
#1474950
b1 &
1#
b1 %
#1474954
b0 &
b0 %
0#
0$
#2461690
b10111 &
b10111 %
1$
b10111 !
1"
#2461691
0"
#2461694
b1000110 &
b1000110 %
#2461698
b100011 &
b100011 %
#2461702
b1101010 &
b1101010 %
#2461706
b110101 &
b110101 %
#2461710
b10100000 &
b10100000 %
#2461714
b1010000 &
b1010000 %
#2461718
b101000 &
b101000 %
#2461722
b10100 &
b10100 %
#2461726
b1010 &
b1010 %
#2461730
b101 &
b101 %
#2461734
b10000 &
b10000 %
#2461738
b1000 &
b1000 %
#2461742
b100 &
b100 %
#2461746
b10 &
b10 %
#2461750
b1 &
1#
b1 %
#2461754
b0 &
b0 %
0#
0$
#4500012
