.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 0
000000000001000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
001100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001101010000000000
000000001000000000
000000000000000000
000000000000000000
000001111001010010
000000001011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
010000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
001000000000000000
000000000000000000
101000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000011110000100000
001000000000000000000000000000000000000011110001000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000101000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
001100000100000000
000000000100000000
000000111000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 7 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 9 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000010000000000000
000111110000000000
000000000000100010
000000000000010000
000001010000000000
000000001000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
100000000000000000000010100000000001010000100100000000
000000000000000000000100000111001011100000010011000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000111011110010100000100000000
000000000000000000000000000000000000010100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000001001000000010110100000000000
000001000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100000000111000000000000000100000000
100000000000000000000000001011000000010110100000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000011000000010000100100000000
000000000000001111000000000000001100010000100000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000010
000100000000000000
000000000000000000
000000000000011001
000001010000010010
000000001000110000
001110000000000000
000000010000000000
000000000000000000
000100000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000100010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
100000000000000101000000000000000001000000001000000000
000000000000011101100011110000001101000000000000001000
011000000000000000000000000101100001000000001000000000
000000000000001101000000000000001101000000000000000000
010000000000000000000000001001001000010010000100000000
010000000000000000000000000001001101101001010000000000
000000000000000111100000001011000000101001010000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000010000011110110011110100000000
000000000000000000000010000000001000110011110000000000
000000000000000001100110011001111100010100100100000000
000000000000000000000010001011011000010010100000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
110000000000001000000000000000000001001111000000000000
100000000000000001000000000000001100001111000000000000

.logic_tile 2 8
100000000000000001100010100111000000000000000100000000
000000000000001101000100001011000000010110100000000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000000111100000101001010000000000
010000000000001000000000000000001110000001010100000000
100000000000000001000000000001000000000010100000000000
000000000000001000000000000000000001010000100100000000
000000000000000001000000000111001010100000010000000000
000000000000000000000000010001001110000001010100000000
000000000000000000000010000000000000000001010000000000
000000000000000000000000000000000000010000100100000000
000000000000000000000000000111001010100000010010000000
000000000000000000000000000111001000010100000100000000
000000000000001101000000000000010000010100000000000000
110000000000000000000110011000000000001001000100000000
100000000000000000000010001111001110000110000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000011100000001001000100000000
100000000000000000000000000000101111001001000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000001110001100000100000000
000000000000000000000011100000011111001100000000000000
110010000000000000000000001000001110000001010100000000
100001000000000000000000001101010000000010100000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000000000000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000001010000100000000000000
000000000000000000000000000000010000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000100000
000000000000000000
000000000000011000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
100000000000000101000110001000000000100110010000000000
000000000000000000100010110101001010011001100010000011
011000000000000000000000000001000000010110100000000000
000000000000000000000000001001100000000000000000000000
110000000000000101000010110000011010101000000000000000
010000000000000000100010001101000000010100000000000000
000000000000000001100010100101101011000000000000000000
000000000000000101000100000001011010100001010000000000
000000000000000000000000010101000000100000010000000000
000000000000000000000011110000101001100000010000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000001000000000011111100000000100
000000000000000000000000000101001010101111010000000000
110000000000000000000000000101101000000000000000000000
100000000000000000000000001001111011100001010001100000

.logic_tile 2 9
100000000000001000000000011000000000001001000100000000
000000000000000101000010000011001000000110000000000000
011000000000000000000110001001000000000000000100000000
000000000000000000000000000011000000010110100000000000
010000000000000001100000000101000000001001000100000000
100000000000001101000000000000001000001001000000000000
000000000000000000000000001001000000000000000100000000
000000000000001101000000001001000000010110100000000000
000000001010000000000000000000000000010000100100000000
000000000000000000000000000001001010100000010000000000
000000001000001001100000000001001000010100000100000000
000000000000000001000000000000010000010100000000000000
000000000000000000000000000000011010010100000100000000
000000000000000000000000000001000000101000000000000000
110000000000000000000000010001000001010000100100000000
100000000000000000000010000000001111010000100000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001011000000000010000010000010
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000001001100000001001000000111111110000000000
000000000000000001000000001001001111011001100000000000
001000000000000000000000010001000000000000000100000000
100000000000001111000010100000000000000001000000000000
110000000010000000000000000001000001111111110000000000
010000000000000000000000001111001001110110110000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000100101100110000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000001000000000011001001000000000000010000000
010000000000000101000010100011011110100000000010100000
000000000000000111100000000111011010110110100100000000
000000000000000000100000001101001010100000000000000000
000000000000000000000000000001001001001100000000000000
000000000000000000000000000111011100000011100010100010
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001100000000000000100000000
100000000000010101000000000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000101000010100001111010000000000000000000
000000000000001101100100000011011011000001000000000000
000000000000000001100000001011011110000011110001000000
000000000000000000000000000001000000010111110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011101011011010100100000000000
000000000000000101000011011111101010010110100000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
100000000000001101000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011001110001010100000001
000000000000000000000000000011001001110010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
010000000000000000000111001000000000010000100000000000
110000000000000101000000000101001110100000010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101111010101110000000000
000000000000001101000000000011001110010101010000000000

.logic_tile 2 10
100000000000000111000000000000001110010100000100000000
000000000000000000000000000011010000101000000000000000
011000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000101100110000000000000001001000100000000
100000000000000000000000001101001100000110000000000000
000000000000000001100000000101101100000001010100000000
000000000000000000000000000000000000000001010000000000
000000000000001000000000010000011000001100000100000000
000000000000001001000010010000011100001100000000000000
000000000000000001100000001101001100000000000100000000
000000000000000000100000000011011000010000110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000001101001101000000000100000000
100000000000000000000000000011011000010000110000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000011011100000111111110110000001
100000000000000000000011111101000000101001010010000011
010000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000001101100111100000000000000
000000000000000101000000001101100000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000101000110000001111111011110100000000000
000000000000000000000100001101011000101111010000000000
001000000000001111100000000001101011000100000000000001
100000000000000001000000000000011111000100000000100000
110000000000000101000011100000011010000100000000000000
010000000000000000000100000000010000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000001000000000000010001001000111101010000000000
000010100000000000000010000000010000111101010000000000
000000000000000000000000000001100000000000000110000101
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001011110010110010000000000
000000000000000000000000001101111010101110010000000000
010000000001010000000000010000001010000011110001000100
110000000000000000000010010000010000000011110001000000

.logic_tile 6 10
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110001000001010101100111100000000000000000000000000000
110010100000100000000100000000000000000000000000000000
000000000000000111100000011011001010111100000000000000
000000000000000000000011101101100000111101010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110001000000000000000000100000000
000000000000000000100000001111000000000010000010000000
010000000000000000000110000101001110000000100000000000
110000000000000000000000000000101001000000100000000000

.logic_tile 7 10
000000000000000000000010100000000001000000001000000000
000000000000001101000110110000001011000000000000001000
001000100000001000000000000001100001000000001000000000
100000000000001011000000000000001010000000000000000000
110000000000000000000010111101001000001100110100000000
010000000010000000000010000001100000110011001000000000
000000000000001101000110001101101001100000000000000000
000000000000000001000010111101111010110000100000000000
000000000000000000000000011000011011001100110100000000
000000000000000000000010100001001011110011001000000000
000000000000001000000000000001011010000001010000000000
000000000010000101000000001001011011000001100000000000
000000000000000000000000000101100001001111000000000010
000000000000000000000000001101001100011111100000000000
010000000000000000000000000101100000010110100100000000
110000000001000000000000000000100000010110100000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100010100000100000000000000000000000000000000000000000
000000000000000000000000000000011110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000001110000100000110000001
000000000000000000100000000000010000000000000001000010
000000000000000000000000001000000001000110000000000000
000000000000000000000000000101001100001001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001010000000000000001000
001000000000001000000000000111000000000000001000000000
000010000000000011000000000000100000000000000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001001000000110011000100000000
000000000000000001100000000111011010001100110100000000
000000000000000000000000000000100000110011000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
001100000000000000
000000000000000000
001000000000001000
000100000000000100
000000000000001100
000000000000001100
000000111000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100000001001011111110111110000000000
000000000000001111000000001011011010101111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010100000000000000110100001000000010110100000000000
000001000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110000000011000000100000100000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
110000000000000000000000000000001000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000001100000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000001011001110001001000000000000

.logic_tile 6 11
000000000000000000000000010000001111000000110100100011
000000000000000000000011110000001011000000110001000101
001000000000000000000010100000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000000000000000000000000001111000011000000000000
010000000000000000000000000000001011000011000010000000
000000000000000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000111000001001001000110000001
000000000000000000000000000000001011001001000000000000
000011000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001111110000000100000001
000000000000000111000000000000001011110000000001000010
010000000000000000000000001000000001001001000000000000
010000000000000000000000001001001011000110000000000100

.logic_tile 7 11
000000000000000000000010100000011110000100000100000000
000000001000000000000110100000000000000000000000000000
001000000000001000000010100000011100000100000100000000
100000000000001001000010110000000000000000000000000000
110000000000000000000000000011100000000110000000000000
110000000000000000000000001001001110011111100000000000
000000000110001000000010100000000000000000000100000000
000000000000000001000100001111000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000001100000000000000000000000100100000000
000000000000000001000010110000001110000000000000000000
000000000000000001100011001001000000010110100000000000
000000000000000001000010001101101001100110010000000000
010000000000000000000000001001011001100000000000000000
010000000000000001000000000101111001110000100000100000

.logic_tile 8 11
000000000000000000000000000000000001000000100100000000
000000000000000000000010110000001010000000000000000000
001000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000100000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000000010000011010000100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010000011100000100000100000000
000000000000000000000010100000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000001100000100000100000000
000000000000000000000010010000010000000000000000000000

.logic_tile 9 11
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000101000000010101000001100000010000000000
000000000000000000000010001101101000001001000010000000
010000000000000000000010100111000000000000000100000000
010000000000000000000010100000100000000001000000000000
000000000000000000000000001101000000100000010000000000
000010000000000000000000000001101011000000000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000100000000
110000000000000001000000000000000000000000000000000000
110000000000000000000011110000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000001010000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001010000000000

.io_tile 0 12
000000000100000000
000100000100000000
100010000100000000
000000110100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000010101001011100111110100100000000
001000000000000000000010111111110000010110101000000000
111000000000001111100110001000001101111001010100000000
100000000000011111000000001001001101110110100000000000
010000000000000000000110000001101101111001010000000001
011000000000000000000100001101011000111110110000000000
000000000000000111100110001000000001100000010100000000
001000000000000000100100000011001101010000100010000000
000000000000001000000011101011111000111101010100000000
001000000000000011000000000101110000111100000010000000
000000000000000001000110100000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000001000010000111011011010000000000000000
111000000000000000000100000000111000010000000000000000

.logic_tile 5 12
010000000000001000000010100000000000000000100110000001
001000000000000101000000000000001010000000000000000000
001000000000001000000000010000000001000000100110000000
100000000000001001000010010000001100000000000000000000
110000000000001101100111000000000000000000100110000000
111000000000001001000100000000001000000000000000000000
000000000000001101000000000000000000000000000100000000
001000000000001001100000001011000000000010000010000000
000000000000000101000010101000011010100011110000000000
001000000000001101100100000101001011010011110000000000
000000000000000101000000000000001100000100000100000000
001000000000000000100000000000000000000000000010000000
000000000000000000000010000011000000000000000100000000
001000000000000000000000000000000000000001000010000000
000000000000010000000000000001111000000000100000000000
001000000000000000000000001001101010000000000000000000

.logic_tile 6 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
001000000000000111000000000000001100000000000000000000
000010100000000000000000000000000000000000000000000000
001001000000000000000011110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000001000000000000000000000001101000000000000000000
000000000001010000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000

.logic_tile 7 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001001000000001000000000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
111000000000000000000100000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
001000000000000101000000000000001111000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000100000000
011010000000000000000011110000100000000001000000000000

.logic_tile 8 12
010000000000000000000000000000000000000000000000000000
001000001100001101000000000000000000000000000000000000
001000000000000000000010100000001010000100000100000000
100000000000000000000000000000000000000000000001000000
110000000000010101000110000101000000000000000000000000
111000000000100101100111111101100000010110100000000000
000000000000000101000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000001
000001000000000000000000000001100000000000000110000000
001000101100000000000000000000100000000001000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010000000000000000010100000001010000100000100000000
001001000000000000000000000000000000000000000000100100
000000000000000000000000000001000000000000000100000000
001000000000000000000000000000000000000001000000000110

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000000000111101000000000000000000100000000
111000000000000000000100001011000000000010000000000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000010000011010000100000100000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
001000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000010000100000010
000000010100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
000000111100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000101000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000011000011100101000000100000000
001000000000000000000010001101000000010100000000000000
111000000000001000000010100101100000100000010100000000
100000000000000111000000000000101111100000010000000000
010000000000001000000000001101001111000110100000000000
011000000000001111000000000001001101000011000000000000
000000000000000000000110001101100001111001110100000000
001000000000001001000100000101101001110000110000000000
000000000000000000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
000000000000000001000000000101101100101000000100000000
001000000000000000000010000000100000101000000000000000
000000000000001000000000000000000000000000000000000000
001000000000000111000010000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
111000000000000000100000000000000000000000000000000000

.logic_tile 5 13
010000000000000000000000000000011010000100000110000010
001000000000000000000000000000000000000000000010000000
001000000000000000000000000000000000000000000000000000
100000000000001101000010110000000000000000000000000000
010000000000000000000111000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000011000000111000000000000000000000000000000
001000000000100111000011100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000100000000000000001111000010100000000000000
001000000000000000000000000000010000010100000000000000
000000000000000000000000000101101101000000000010000100
001000000000000000000000000011111011010000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 6 13
010000000000000000000000010011000000000000000110000001
001000000000000111000011010000100000000001000000000000
001000000000000101000111110000000000000000000000000000
100000000000001101100010000000000000000000000000000000
010000000000001000000000000000011000000100000100000000
011000000000001011000000000000010000000000000000000001
000000000000000101100010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000100100000001
001000000000000000000000000000001000000000000000000000
000000000000100001000010100111100000000000000100000001
001000000000000000000100000000100000000001000000000000
000000000000000000000000001011111001111011110000000100
001000000000000000000000000001101011111110110000100000
000000000000000000000011101101111000100000010000000001
001000000000000000000000000011011010000000100000000000

.logic_tile 7 13
010000000000001000000110010000000001000000100100000000
001000000000000001000111010000001010000000000000000000
001000000100000000000000000000000001000000100100000000
100000000000000000000000000000001010000000000000000000
010000000000001000000000010000000001000000100100000000
011000000000000111000010100000001110000000000000000100
000000000000101101100000000000000000000000100100000000
001000000000000101000000000000001011000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000010000000000001000000000001001100000110100000000000
001000000000000000000000001011001010001111110000000000

.logic_tile 8 13
010000000000000001100000000001000000000000000100000000
001000000000000000100010100000000000000001000000000000
001000000100001000000000000000000001000000100100000000
000000000000001001000000000000001011000000000000000000
010000000000000000000000010000000000000000000000000000
011000000000000000000010010000000000000000000000000000
000000000000000000000000010000011000000100000100000000
001000000000100000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000001111000000000010000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000100000000111100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000110001000011010000001010000100000
001000000000000000000000001001010000000010100000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000000010000000000000000000001001000000000000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000011000000100000000000000
001000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000111100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000100000001000000000000001100000000000000100000000
000000000000001001000010010000000000000001000000000000
001000000000001111100000010000000000000000000000000000
100000000000001111000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 5 14
000000000000001000000011101000000001000110000000000000
000001000000000001000000001101001111001001000000000000
001000000000001000000000010101001110010111100000000000
100000000000001111000010100111101101001011100000000000
110000000000001000000110101101101001110000000000000000
110000000000001111000000001011111110010000000000000000
000000000000000111100110010101111000000110100000000000
000000000000000000000010010111011101001111110000000000
000000000000000000000110101000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000010000000011110101000000000000000
000000000000000101000000000001010000010100000000000000
000000000000000001000110110000000000000000100100000000
000000000000000000000010100000001010000000000000000000

.logic_tile 6 14
000000001100001000000000000011111111000000010000000001
000000000000000101000000000001001000000000000000000000
001000000000001001100110110000000000000000000000000000
100000000000000101100010000000000000000000000000000000
010000000001000000000011101001111101000001000000000000
110000000000000000000000001001111000000000000000100101
000000000000001001100000001001111001001000000000000000
000000000000001111000011111001011101000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000001100110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000011111000011000000000000
000000000000000000000000000000001010000011000000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000

.logic_tile 7 14
000000000000001101000110101000000001011111100100000000
000000000000000101000011101001001011101111010000000100
001000000001011000000111000101011101000110100000000000
100010100000100111000010111001111101001111110000000000
010000000000000111000010111101111000000000000000000000
010000000000001101100010100011111000010000000001100000
000000000000000000000010100011000000000000000000000000
000000000100000000000011110000100000000001000000000000
000001000000000001000000010101000001011111100110000000
000010100000000000000010010000001111011111100000000000
000000000000000000000010101111000000010110100100000000
000000000100000001000110111111000000111111110001000000
000000000000000001100000000101001100010111100000000000
000000000000000000000000000101101000000111010000000000
010000000000100001000110010001011110010111100000000000
010010000000010000000010001001001000000111010000000000

.logic_tile 8 14
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000010000000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000001000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000001000000
000000000000000000000000000101100000000000000110000000
000010000000000000000000000000100000000001000000000000

.logic_tile 9 14
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001000100
001000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000100
000000000000000000000000000000100000000001000000100000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000110

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000000000000001000000100100000000
100000000000000000100000000000001000000000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000001101000110001101001001110110100100100000
000000000000001111000110100101111111111111110000000000
001000000000000111000000000011011010000110100000000000
100000000000001001000010111001011010001111110000000000
010000000000001101000010110001101100111111100100100000
010000000000001001100011100101011011101111010000000000
000000000000000101000111100111101100010111100000000000
000000000000000000100000000101011100001011100000000000
000000000000001001000110110011011100110111110100000000
000000000000001001000011100111101000101011110000100000
000000000000000001000000000001111100111111100100000000
000000000000000001000010100011111000011111101000100000
000000000000001001100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000001000110000011101110101111110100000100
010000000000000000000100001011011110001111110000000000

.logic_tile 6 15
000000000000000000000010101101101001000110100000000000
000000000000000000000000000101111100001111110000000000
001001000000000101000000000000000001000000100100000000
100010000000000101000010100000001010000000000000000000
110000000000000001000010000000000000000000100100000000
110000000010000000000011110000001011000000000000000000
000000000000001001100000010001100001100000010000000000
000000000000000111000010000111101110000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001001000000000101000000000010000000000000
000000000000000001000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000001000001000000011001001111110000000000000000000
000000000000001001000000000001001100000000010000000000
000000000000001000000000000000000001000000100100000000
000000000000001001000000000000001100000000000000000000

.logic_tile 7 15
000000000000000000000010011001001111010111100000000000
000000000000000000000111101001111000000111010000000000
001000000000001000000111111101101010000110100000000000
100000000000000101000110100101101111001111110001000000
010001000000000101000000011111011100111100110110000000
010010100000000000100010101111001111101100010000000001
000000000000001000000110000011101111011001010110000000
000000000000000011000000000111011101100101010000000000
000000001110001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001101100010101111001100011101000100000000
000000000000000101000000001011101110110100010000100001
000001000000000000000110111101001111010111100000000000
000010100000000101000010010111111001001011100000000000
000000000100000101000010101000001110001101010100000000
000000000000000000000000001001011110001110100001000000

.logic_tile 8 15
000000000000001000000000010000011000000100000100000000
000000000000001001000011110000010000000000000000000000
001000000000100001000110000000000000000000100100000000
100000000000011101100100000000001101000000000010000000
110000000000000101000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000100000000000000001101010000010100000000000
000000000001010000000000000000000000000010100010000000
000000000000000000000110010000011000000100000100000000
000000000000100000000110010000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000111101111000010110000000000
100000000000000000000000000111101110000011110011000000
110000000000000000000110101011000000010110100000000000
110000000000000000000000001111100000000000000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000010100000001100000000000010000000
000000000000000111100010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101011110100001010000000000
000000000000000000000000001011111110101001000010000000
000000000000000101000011100101100000000000000100000000
000000000000001101100100000000100000000001000010000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000001000000000000000001011111110011100100100000000
000000000000000000000000000011011111001100000010000100
001000000000000000000000000101001110110001110100000000
100000000000000000000000000000011111110001110010000010
110000000000000111000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000111011110001101000100000101
000000000000001111000000000000111111001101000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001000000111101011101111111001010100000000
000000000000000111000011110111011100111010100011000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000001110000000000
000000001000000001
000000000000110010
000000000000110000
001100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000111000000010
000000001000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000001000000110000001001100010100000000000001
000000000000000111000100000000100000010100000000000000
001000000000001111000110011001111101010111100000000000
100000000000000001100010011101101001001011100000000000
110000000000000000000010000000000000000000000000000000
010000000000000111000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100101000000000010000000000000
000000000001000001000110000000000000000000000100000000
000000000000000000000011111111000000000010000000000000
000000000000000000000000000001101010010111100000000000
000000000000000001000000001001111101001011100000000000
000000000000100000000011001001101001010111100000000000
000000000001000000000000000001011001000111010000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 6 16
000000000000000000000000001111111010000110100000100000
000000000010000000000000000001011010001111110000000000
111000000000001000000000010000000000000000000000000000
100000000000001011000011110000000000000000000000000000
000000100000000101000111010101000000010110100100000000
000000000000000000000110000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000001101111100000000000000000010
000000000000000000000000001001111011100000000000000010
000000000000000101100110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011100000000011100000000000000110000000
100000000000010000100000000000000000000001000000000000
010000000000000000000010001101101100001000000000000000
110000000000000000000000001111011001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000111000000000000001111000000000001000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000011000000000111000000000010000010000000
000000000000000000000000011101111000001000000000000000
000000000000000001000011001111001001000000000001000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000010101100000000000000100000000
000000000000000000000010100000100000000001000011000000
001000000000000000000000000111100000000000000100000000
100000000000000000000000000000100000000001000001000000
010010100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000010000000000000000000000001000000
000000000000000000000000000111000000000000000100000000
000000000000000001000000000000000000000001000001000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010001000000000000000000100000100
000000000000000001000010100111000000000010000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 12 16
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000111110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000100000
000001010000000000
000000000000000000
000000000000000100
000000000000001000
000100000000000000
000000000000000000
000010000000000000
000101010000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000001100
000000000000001000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 r_counter[0]_$glb_clk
.sym 4 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 5 io_pmod[0]$SB_IO_OUT
.sym 7 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 748 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 749 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 750 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 751 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 752 lvds_rx_09_inst.r_phase_count[0]
.sym 753 lvds_rx_09_inst.r_phase_count[1]
.sym 824 io_pmod[5]$SB_IO_OUT
.sym 830 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 852 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 860 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 861 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 862 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 863 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 864 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 865 lvds_rx_09_inst.r_state_if[1]
.sym 866 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 867 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 892 $PACKER_VCC_NET
.sym 944 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 965 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 975 lvds_rx_09_inst.r_state_if[0]
.sym 976 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 981 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 1031 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 1035 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 1054 lvds_clock
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 io_pmod[0]$SB_IO_OUT
.sym 1199 $PACKER_VCC_NET
.sym 1239 $PACKER_VCC_NET
.sym 1251 w_lvds_rx_09_d0
.sym 1262 w_lvds_rx_09_d1
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1302 $PACKER_VCC_NET
.sym 1360 $PACKER_VCC_NET
.sym 1510 lvds_clock
.sym 2774 io_pmod[5]$SB_IO_OUT
.sym 2777 w_rx_09_fifo_data[23]
.sym 2779 w_rx_09_fifo_data[21]
.sym 2781 w_rx_09_fifo_data[25]
.sym 2798 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2812 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 2909 w_rx_09_fifo_data[20]
.sym 2910 w_rx_09_fifo_data[15]
.sym 2911 w_rx_09_fifo_data[18]
.sym 2912 w_rx_09_fifo_data[19]
.sym 2913 w_rx_09_fifo_data[17]
.sym 2914 w_rx_09_fifo_data[22]
.sym 2915 w_rx_09_fifo_data[11]
.sym 2916 w_rx_09_fifo_data[13]
.sym 2962 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 2963 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 2964 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 2966 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 2975 $PACKER_VCC_NET
.sym 2980 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 2983 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 2984 lvds_rx_09_inst.r_phase_count[0]
.sym 2985 lvds_rx_09_inst.r_phase_count[1]
.sym 2990 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 2994 $nextpnr_ICESTORM_LC_0$O
.sym 2997 lvds_rx_09_inst.r_phase_count[0]
.sym 3000 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3002 $PACKER_VCC_NET
.sym 3003 lvds_rx_09_inst.r_phase_count[1]
.sym 3007 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 3008 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 3009 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3010 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3013 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3014 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 3021 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3022 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3025 lvds_rx_09_inst.r_phase_count[1]
.sym 3026 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 3027 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 3028 lvds_rx_09_inst.r_phase_count[0]
.sym 3032 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3039 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 3041 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3042 io_pmod[0]$SB_IO_OUT
.sym 3043 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 3044 w_rx_09_fifo_data[16]
.sym 3045 w_rx_09_fifo_data[12]
.sym 3046 w_rx_09_fifo_data[8]
.sym 3047 w_rx_09_fifo_data[9]
.sym 3048 w_rx_09_fifo_data[14]
.sym 3049 w_rx_09_fifo_data[10]
.sym 3050 w_rx_09_fifo_data[5]
.sym 3051 w_rx_09_fifo_data[7]
.sym 3060 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3069 w_lvds_rx_09_d0
.sym 3073 w_lvds_rx_09_d1
.sym 3076 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3088 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFNESR_Q_E
.sym 3098 lvds_rx_09_inst.r_state_if[0]
.sym 3099 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3100 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3106 lvds_rx_09_inst.r_state_if[0]
.sym 3107 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3108 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 3109 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3110 lvds_rx_09_inst.r_state_if[1]
.sym 3112 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3115 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3130 lvds_rx_09_inst.r_state_if[1]
.sym 3132 lvds_rx_09_inst.r_state_if[0]
.sym 3136 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3137 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3142 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 3145 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3148 lvds_rx_09_inst.r_state_if[0]
.sym 3149 lvds_rx_09_inst.r_state_if[1]
.sym 3150 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 3151 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 3155 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3156 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3163 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3166 lvds_rx_09_inst.r_state_if[1]
.sym 3168 lvds_rx_09_inst.r_state_if[0]
.sym 3172 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 3173 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 3174 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 3175 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 3176 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3177 io_pmod[0]$SB_IO_OUT
.sym 3178 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 3179 w_rx_09_fifo_data[6]
.sym 3181 w_rx_09_fifo_data[4]
.sym 3182 w_rx_09_fifo_data[2]
.sym 3183 w_rx_09_fifo_data[3]
.sym 3184 w_rx_09_fifo_data[0]
.sym 3186 w_rx_09_fifo_data[1]
.sym 3191 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3240 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3243 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3245 lvds_rx_09_inst.r_state_if[1]
.sym 3253 w_lvds_rx_09_d1
.sym 3257 lvds_rx_09_inst.r_state_if[0]
.sym 3260 w_lvds_rx_09_d0
.sym 3273 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 3277 lvds_rx_09_inst.r_state_if[1]
.sym 3279 lvds_rx_09_inst.r_state_if[0]
.sym 3307 w_lvds_rx_09_d1
.sym 3308 lvds_rx_09_inst.r_state_if[1]
.sym 3309 w_lvds_rx_09_d0
.sym 3310 lvds_rx_09_inst.r_state_if[0]
.sym 3311 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 3312 io_pmod[0]$SB_IO_OUT
.sym 3741 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 4157 o_shdn_tx_lna$SB_IO_OUT
.sym 5060 w_rx_09_fifo_data[19]
.sym 5072 w_rx_09_fifo_data[25]
.sym 5076 w_rx_09_fifo_data[23]
.sym 5082 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5086 w_rx_09_fifo_data[21]
.sym 5090 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5092 w_rx_09_fifo_data[25]
.sym 5109 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5111 w_rx_09_fifo_data[21]
.sym 5120 w_rx_09_fifo_data[19]
.sym 5121 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5132 w_rx_09_fifo_data[23]
.sym 5133 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5136 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 5137 io_pmod[0]$SB_IO_OUT
.sym 5138 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5151 io_pmod[5]$SB_IO_OUT
.sym 5162 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5180 w_rx_09_fifo_data[16]
.sym 5181 w_rx_09_fifo_data[15]
.sym 5183 w_rx_09_fifo_data[9]
.sym 5188 w_rx_09_fifo_data[20]
.sym 5192 w_rx_09_fifo_data[17]
.sym 5198 w_rx_09_fifo_data[18]
.sym 5204 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5210 w_rx_09_fifo_data[11]
.sym 5211 w_rx_09_fifo_data[13]
.sym 5213 w_rx_09_fifo_data[18]
.sym 5214 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5219 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5220 w_rx_09_fifo_data[13]
.sym 5225 w_rx_09_fifo_data[16]
.sym 5228 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5231 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5233 w_rx_09_fifo_data[17]
.sym 5238 w_rx_09_fifo_data[15]
.sym 5240 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5243 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5245 w_rx_09_fifo_data[20]
.sym 5250 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5252 w_rx_09_fifo_data[9]
.sym 5255 w_rx_09_fifo_data[11]
.sym 5257 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5259 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 5260 io_pmod[0]$SB_IO_OUT
.sym 5261 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5276 w_rx_09_fifo_data[22]
.sym 5303 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5305 w_rx_09_fifo_data[8]
.sym 5310 w_rx_09_fifo_data[7]
.sym 5311 w_rx_09_fifo_data[6]
.sym 5312 w_rx_09_fifo_data[12]
.sym 5315 w_rx_09_fifo_data[3]
.sym 5323 w_rx_09_fifo_data[14]
.sym 5324 w_rx_09_fifo_data[10]
.sym 5333 w_rx_09_fifo_data[5]
.sym 5336 w_rx_09_fifo_data[14]
.sym 5338 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5342 w_rx_09_fifo_data[10]
.sym 5343 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5349 w_rx_09_fifo_data[6]
.sym 5350 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5354 w_rx_09_fifo_data[7]
.sym 5355 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5360 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5362 w_rx_09_fifo_data[12]
.sym 5367 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5369 w_rx_09_fifo_data[8]
.sym 5372 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5375 w_rx_09_fifo_data[3]
.sym 5379 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5380 w_rx_09_fifo_data[5]
.sym 5382 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 5383 io_pmod[0]$SB_IO_OUT
.sym 5384 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5400 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 5406 lvds_rx_09_inst.r_state_if_SB_DFFNE_Q_E
.sym 5427 w_lvds_rx_09_d1
.sym 5431 w_lvds_rx_09_d0
.sym 5433 w_rx_09_fifo_data[1]
.sym 5435 lvds_rx_09_inst.r_state_if[0]
.sym 5437 w_rx_09_fifo_data[2]
.sym 5439 w_rx_09_fifo_data[0]
.sym 5442 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5444 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5447 lvds_rx_09_inst.r_state_if[1]
.sym 5452 w_rx_09_fifo_data[4]
.sym 5459 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5462 w_rx_09_fifo_data[4]
.sym 5471 w_rx_09_fifo_data[2]
.sym 5473 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5478 w_rx_09_fifo_data[0]
.sym 5480 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5485 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 5486 w_rx_09_fifo_data[1]
.sym 5489 lvds_rx_09_inst.r_state_if[1]
.sym 5490 lvds_rx_09_inst.r_state_if[0]
.sym 5491 w_lvds_rx_09_d1
.sym 5492 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5501 lvds_rx_09_inst.r_state_if[1]
.sym 5502 lvds_rx_09_inst.r_state_if[0]
.sym 5503 w_lvds_rx_09_d0
.sym 5504 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 5505 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 5506 io_pmod[0]$SB_IO_OUT
.sym 5507 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 5517 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5523 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 5651 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 5899 w_cs[1]
.sym 6135 o_shdn_tx_lna$SB_IO_OUT
.sym 6137 io_ctrl_ins.rf_pin_state[1]
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6308 o_shdn_tx_lna$SB_IO_OUT
.sym 6972 io_pmod[7]$SB_IO_OUT
.sym 7072 io_pmod[6]$SB_IO_OUT
.sym 7076 w_rx_09_fifo_data[24]
.sym 7077 w_rx_09_fifo_data[26]
.sym 7178 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7275 w_fetch
.sym 7279 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 7317 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7320 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7336 $PACKER_VCC_NET
.sym 7379 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 7381 w_tx_data_smi_SB_DFFESR_Q_R
.sym 7383 w_tx_data_smi
.sym 7421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 7422 w_load
.sym 7427 w_fetch
.sym 7478 r_tx_data[0]
.sym 7479 r_tx_data[7]
.sym 7480 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 7481 r_tx_data[1]
.sym 7482 r_tx_data[5]
.sym 7485 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 7526 $PACKER_VCC_NET
.sym 7531 w_cs[3]
.sym 7533 w_tx_data_io[7]
.sym 7580 r_tx_data[6]
.sym 7581 r_tx_data[3]
.sym 7582 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 7583 r_tx_data[2]
.sym 7585 r_tx_data[4]
.sym 7622 w_cs[3]
.sym 7632 w_tx_data_io[5]
.sym 7633 w_cs[1]
.sym 7641 w_cs[2]
.sym 7682 io_ctrl_ins.pmod_dir_state[4]
.sym 7685 io_ctrl_ins.pmod_dir_state[0]
.sym 7688 io_ctrl_ins.pmod_dir_state[2]
.sym 7689 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 7725 w_cs[2]
.sym 7730 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 7731 w_cs[3]
.sym 7785 io_ctrl_ins.rf_pin_state[1]
.sym 7826 w_rx_data[4]
.sym 7829 w_rx_data[2]
.sym 7837 w_rx_data[1]
.sym 7930 o_tr_vc2$SB_IO_OUT
.sym 7946 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 8030 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 8042 o_shdn_rx_lna$SB_IO_OUT
.sym 8928 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8954 io_pmod[5]$SB_IO_OUT
.sym 8955 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8996 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 8997 io_pmod[5]$SB_IO_OUT
.sym 9017 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 9018 io_pmod[0]$SB_IO_OUT
.sym 9019 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 9035 io_pmod[5]$SB_IO_OUT
.sym 9045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9046 w_fetch
.sym 9049 io_pmod[7]$SB_IO_OUT
.sym 9053 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9075 w_rx_09_fifo_data[24]
.sym 9084 w_rx_09_fifo_data[26]
.sym 9087 w_rx_09_fifo_data[22]
.sym 9088 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9107 w_rx_09_fifo_data[26]
.sym 9108 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9132 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9133 w_rx_09_fifo_data[22]
.sym 9136 w_rx_09_fifo_data[24]
.sym 9139 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 9140 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]_$glb_ce
.sym 9141 io_pmod[0]$SB_IO_OUT
.sym 9142 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]_$glb_sr
.sym 9143 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9144 spi_if_ins.state_if[0]
.sym 9145 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9161 io_pmod[6]$SB_IO_OUT
.sym 9166 $PACKER_VCC_NET
.sym 9173 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9174 w_fetch
.sym 9202 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9211 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9213 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9253 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9263 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9264 r_counter[0]_$glb_clk
.sym 9265 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9266 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9267 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 9268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9270 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9271 w_load
.sym 9272 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9273 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9300 w_fetch
.sym 9309 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9313 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9317 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9320 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9321 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9323 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9346 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9347 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9370 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 9371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 9373 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 9386 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9387 r_counter[0]_$glb_clk
.sym 9388 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9391 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9392 w_cs[0]
.sym 9396 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 9401 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 9403 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 9405 w_fetch
.sym 9415 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9419 w_load
.sym 9422 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9423 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9430 w_cs[2]
.sym 9434 $PACKER_VCC_NET
.sym 9442 w_cs[3]
.sym 9443 w_tx_data_smi_SB_DFFESR_Q_R
.sym 9448 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9453 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 9461 w_tx_data_smi
.sym 9481 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 9482 w_cs[2]
.sym 9483 w_cs[3]
.sym 9484 w_tx_data_smi
.sym 9494 w_cs[2]
.sym 9508 $PACKER_VCC_NET
.sym 9509 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9510 r_counter[0]_$glb_clk
.sym 9511 w_tx_data_smi_SB_DFFESR_Q_R
.sym 9512 spi_if_ins.r_tx_byte[7]
.sym 9513 spi_if_ins.r_tx_byte[4]
.sym 9514 spi_if_ins.r_tx_byte[0]
.sym 9515 spi_if_ins.r_tx_byte[2]
.sym 9516 w_tx_data_smi_SB_DFFESR_Q_E
.sym 9517 spi_if_ins.r_tx_byte[6]
.sym 9518 spi_if_ins.r_tx_byte[3]
.sym 9519 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9524 w_cs[2]
.sym 9534 w_cs[1]
.sym 9537 w_tx_data_io[6]
.sym 9538 w_cs[0]
.sym 9542 w_tx_data_io[3]
.sym 9546 w_fetch
.sym 9555 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 9556 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 9557 w_cs[1]
.sym 9558 w_cs[3]
.sym 9560 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 9564 w_cs[0]
.sym 9566 w_tx_data_io[5]
.sym 9568 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 9569 w_tx_data_io[7]
.sym 9572 w_cs[2]
.sym 9574 w_tx_data_io[1]
.sym 9576 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9580 w_cs[2]
.sym 9582 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9584 w_tx_data_io[0]
.sym 9586 w_tx_data_io[0]
.sym 9587 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 9589 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9592 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 9594 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9595 w_tx_data_io[7]
.sym 9598 w_cs[0]
.sym 9599 w_cs[3]
.sym 9600 w_cs[1]
.sym 9601 w_cs[2]
.sym 9604 w_tx_data_io[1]
.sym 9606 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9610 w_tx_data_io[5]
.sym 9611 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9613 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 9629 w_cs[2]
.sym 9630 w_cs[3]
.sym 9631 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 9632 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 9633 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9634 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9635 w_rx_data[0]
.sym 9640 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 9641 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9648 spi_if_ins.r_tx_byte[3]
.sym 9654 spi_if_ins.r_tx_byte[7]
.sym 9655 r_tx_data[1]
.sym 9656 spi_if_ins.r_tx_byte[4]
.sym 9657 r_tx_data[5]
.sym 9658 spi_if_ins.r_tx_byte[0]
.sym 9660 w_tx_data_io[1]
.sym 9664 w_tx_data_io[2]
.sym 9666 w_fetch
.sym 9668 w_tx_data_io[4]
.sym 9670 w_tx_data_io[0]
.sym 9678 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 9680 w_cs[2]
.sym 9683 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 9684 w_cs[3]
.sym 9688 w_tx_data_io[2]
.sym 9691 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9692 w_tx_data_io[4]
.sym 9697 w_tx_data_io[6]
.sym 9698 w_cs[0]
.sym 9700 w_cs[1]
.sym 9702 w_tx_data_io[3]
.sym 9705 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9709 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9712 w_tx_data_io[6]
.sym 9716 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9717 w_tx_data_io[3]
.sym 9721 w_cs[2]
.sym 9722 w_cs[3]
.sym 9723 w_cs[0]
.sym 9724 w_cs[1]
.sym 9727 w_tx_data_io[2]
.sym 9728 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9729 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 9740 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 9742 w_tx_data_io[4]
.sym 9755 sys_ctrl_ins.i_cs_SB_LUT4_I3_O
.sym 9756 i_glob_clock$SB_IO_IN_$glb_clk
.sym 9757 sys_ctrl_ins.i_cs_SB_LUT4_I3_1_O
.sym 9758 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 9759 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 9760 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 9761 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 9762 w_ioc[0]
.sym 9764 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 9765 w_ioc[1]
.sym 9771 spi_if_ins.w_rx_data[0]
.sym 9777 w_rx_data[0]
.sym 9790 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9791 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 9792 w_fetch
.sym 9799 w_rx_data[0]
.sym 9801 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9803 w_rx_data[1]
.sym 9804 w_rx_data[4]
.sym 9805 w_rx_data[2]
.sym 9833 w_rx_data[4]
.sym 9851 w_rx_data[0]
.sym 9868 w_rx_data[2]
.sym 9875 w_rx_data[1]
.sym 9878 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 9879 r_counter[0]_$glb_clk
.sym 9881 w_tx_data_io[1]
.sym 9882 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 9883 w_tx_data_io[2]
.sym 9884 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 9885 w_tx_data_io[4]
.sym 9886 w_tx_data_io[0]
.sym 9888 w_tx_data_io[3]
.sym 9893 o_shdn_tx_lna$SB_IO_OUT
.sym 9894 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9900 spi_if_ins.w_rx_data[1]
.sym 9902 w_tx_data_io[7]
.sym 9904 spi_if_ins.w_rx_data[0]
.sym 9909 w_rx_data[1]
.sym 9927 w_rx_data[1]
.sym 9940 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 9963 w_rx_data[1]
.sym 10001 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 10002 r_counter[0]_$glb_clk
.sym 10004 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 10005 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 10007 io_ctrl_ins.o_pmod[1]
.sym 10008 io_ctrl_ins.o_pmod[0]
.sym 10009 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 10010 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 10011 io_ctrl_ins.o_pmod[2]
.sym 10019 o_shdn_rx_lna$SB_IO_OUT
.sym 10020 o_tr_vc1_b$SB_IO_OUT
.sym 10023 io_ctrl_ins.rf_mode[2]
.sym 10038 w_tx_data_io[3]
.sym 10140 o_ldo_2v8_en$SB_IO_OUT
.sym 10146 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10194 o_shdn_rx_lna$SB_IO_OUT
.sym 10197 lvds_clock
.sym 11028 io_pmod[7]$SB_IO_OUT
.sym 11038 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11156 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11160 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11253 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11254 spi_if_ins.state_if[1]
.sym 11255 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11276 w_cs[1]
.sym 11282 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11292 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11293 spi_if_ins.state_if[0]
.sym 11296 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11298 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11310 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11319 spi_if_ins.state_if[1]
.sym 11325 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11326 spi_if_ins.state_if[0]
.sym 11327 spi_if_ins.state_if[1]
.sym 11332 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 11337 spi_if_ins.state_if[1]
.sym 11338 spi_if_ins.state_if[0]
.sym 11339 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11371 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 11372 r_counter[0]_$glb_clk
.sym 11373 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11377 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11380 spi_if_ins.r_tx_data_valid
.sym 11381 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11385 w_rx_data[0]
.sym 11392 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11396 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11397 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11400 w_load
.sym 11409 spi_if_ins.w_rx_data[5]
.sym 11416 spi_if_ins.state_if[0]
.sym 11418 spi_if_ins.state_if[1]
.sym 11419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11420 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11424 spi_if_ins.state_if[0]
.sym 11426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11428 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11429 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11433 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11445 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11449 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11450 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11451 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11455 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11456 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11457 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11463 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11473 spi_if_ins.state_if[0]
.sym 11475 spi_if_ins.state_if[1]
.sym 11479 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 11484 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11485 spi_if_ins.state_if[1]
.sym 11486 spi_if_ins.state_if[0]
.sym 11487 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11494 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 11495 r_counter[0]_$glb_clk
.sym 11496 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11497 w_cs[1]
.sym 11499 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11501 w_cs[2]
.sym 11503 w_cs[3]
.sym 11504 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11509 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11510 spi_if_ins.r_tx_data_valid
.sym 11514 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11526 spi_if_ins.r_tx_byte[7]
.sym 11528 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11530 w_cs[1]
.sym 11532 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11542 w_tx_data_smi_SB_DFFESR_Q_E
.sym 11556 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11557 w_cs[0]
.sym 11562 w_cs[1]
.sym 11565 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11585 w_tx_data_smi_SB_DFFESR_Q_E
.sym 11590 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 11613 w_cs[0]
.sym 11615 w_cs[1]
.sym 11617 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11618 r_counter[0]_$glb_clk
.sym 11624 spi_if_ins.r_tx_byte[5]
.sym 11626 spi_if_ins.r_tx_byte[1]
.sym 11637 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 11641 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11648 spi_if_ins.w_rx_data[6]
.sym 11661 r_tx_data[0]
.sym 11664 w_cs[0]
.sym 11665 w_cs[2]
.sym 11667 w_cs[3]
.sym 11669 w_cs[1]
.sym 11670 r_tx_data[7]
.sym 11672 w_fetch
.sym 11673 w_cs[2]
.sym 11674 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11677 r_tx_data[6]
.sym 11678 r_tx_data[3]
.sym 11680 r_tx_data[2]
.sym 11682 r_tx_data[4]
.sym 11688 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11696 r_tx_data[7]
.sym 11702 r_tx_data[4]
.sym 11708 r_tx_data[0]
.sym 11712 r_tx_data[2]
.sym 11718 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 11720 w_fetch
.sym 11721 w_cs[2]
.sym 11727 r_tx_data[6]
.sym 11731 r_tx_data[3]
.sym 11736 w_cs[0]
.sym 11737 w_cs[3]
.sym 11738 w_cs[1]
.sym 11739 w_cs[2]
.sym 11740 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11741 r_counter[0]_$glb_clk
.sym 11743 w_rx_data[1]
.sym 11745 w_rx_data[7]
.sym 11747 w_rx_data[6]
.sym 11748 w_rx_data[5]
.sym 11749 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11750 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 11757 spi_if_ins.r_tx_byte[6]
.sym 11763 spi_if_ins.r_tx_byte[2]
.sym 11772 io_ctrl_ins.mixer_en_state
.sym 11774 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11775 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 11776 w_cs[1]
.sym 11788 w_ioc[0]
.sym 11790 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11795 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11796 spi_if_ins.w_rx_data[0]
.sym 11798 w_fetch
.sym 11799 w_load
.sym 11800 w_cs[1]
.sym 11803 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11820 spi_if_ins.w_rx_data[0]
.sym 11848 w_ioc[0]
.sym 11850 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11853 w_cs[1]
.sym 11854 w_fetch
.sym 11855 w_load
.sym 11856 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11863 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11864 r_counter[0]_$glb_clk
.sym 11866 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 11868 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 11869 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11870 w_ioc[3]
.sym 11871 w_ioc[2]
.sym 11872 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 11873 w_ioc[4]
.sym 11878 w_rx_data[0]
.sym 11882 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 11885 w_rx_data[1]
.sym 11890 io_ctrl_ins.rf_mode[1]
.sym 11891 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 11892 io_ctrl_ins.debug_mode[1]
.sym 11897 spi_if_ins.w_rx_data[1]
.sym 11898 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11899 i_config[0]$SB_IO_IN
.sym 11900 w_load
.sym 11901 spi_if_ins.w_rx_data[5]
.sym 11907 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 11910 w_fetch
.sym 11911 spi_if_ins.w_rx_data[0]
.sym 11913 io_ctrl_ins.pmod_dir_state[2]
.sym 11915 spi_if_ins.w_rx_data[1]
.sym 11918 io_ctrl_ins.pmod_dir_state[0]
.sym 11920 o_shdn_tx_lna$SB_IO_OUT
.sym 11921 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11922 w_ioc[1]
.sym 11926 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11929 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11931 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 11932 io_ctrl_ins.mixer_en_state
.sym 11934 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11936 w_cs[1]
.sym 11937 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 11938 w_ioc[4]
.sym 11940 w_ioc[1]
.sym 11942 w_ioc[4]
.sym 11946 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 11947 io_ctrl_ins.pmod_dir_state[0]
.sym 11948 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11949 io_ctrl_ins.mixer_en_state
.sym 11952 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 11953 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 11954 w_cs[1]
.sym 11955 w_fetch
.sym 11958 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 11959 o_shdn_tx_lna$SB_IO_OUT
.sym 11960 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 11961 io_ctrl_ins.pmod_dir_state[2]
.sym 11964 spi_if_ins.w_rx_data[0]
.sym 11976 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 11979 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 11984 spi_if_ins.w_rx_data[1]
.sym 11986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 11987 r_counter[0]_$glb_clk
.sym 11989 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 11990 io_ctrl_ins.o_pmod[4]
.sym 11991 io_ctrl_ins.o_pmod[5]
.sym 11992 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 11993 io_ctrl_ins.o_pmod[6]
.sym 11994 io_ctrl_ins.o_pmod[3]
.sym 11995 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 11996 io_ctrl_ins.o_pmod[7]
.sym 12001 w_tx_data_io[6]
.sym 12012 spi_if_ins.w_rx_data[4]
.sym 12013 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12018 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12030 io_ctrl_ins.rf_mode[2]
.sym 12031 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 12032 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 12033 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 12034 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12035 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 12036 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 12038 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 12039 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 12040 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 12041 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 12043 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 12045 o_tr_vc1_b$SB_IO_OUT
.sym 12046 io_ctrl_ins.pmod_dir_state[4]
.sym 12047 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12048 o_tr_vc2$SB_IO_OUT
.sym 12049 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12050 io_ctrl_ins.rf_mode[1]
.sym 12051 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 12052 o_led0$SB_IO_OUT
.sym 12054 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 12055 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 12057 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 12059 i_config[0]$SB_IO_IN
.sym 12061 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 12063 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 12064 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 12065 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 12066 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 12069 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 12070 io_ctrl_ins.pmod_dir_state[4]
.sym 12071 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 12072 o_tr_vc1_b$SB_IO_OUT
.sym 12075 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 12076 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 12077 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 12078 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12081 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 12082 i_config[0]$SB_IO_IN
.sym 12083 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12084 o_tr_vc2$SB_IO_OUT
.sym 12087 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 12088 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12089 io_ctrl_ins.rf_mode[2]
.sym 12090 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 12093 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12094 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 12095 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 12096 o_led0$SB_IO_OUT
.sym 12105 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12106 io_ctrl_ins.rf_mode[1]
.sym 12107 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 12108 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 12109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 12110 r_counter[0]_$glb_clk
.sym 12111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 12112 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 12114 r_counter[0]
.sym 12116 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 12118 o_led0$SB_IO_OUT
.sym 12125 w_rx_data[4]
.sym 12126 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 12153 w_rx_data[2]
.sym 12156 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12157 io_ctrl_ins.o_pmod[0]
.sym 12158 io_ctrl_ins.debug_mode[0]
.sym 12159 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 12160 io_ctrl_ins.o_pmod[2]
.sym 12161 w_rx_data[1]
.sym 12164 io_ctrl_ins.debug_mode[1]
.sym 12167 o_ldo_2v8_en$SB_IO_OUT
.sym 12170 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 12171 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 12172 io_ctrl_ins.o_pmod[1]
.sym 12173 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12180 w_rx_data[0]
.sym 12187 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12189 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 12192 o_ldo_2v8_en$SB_IO_OUT
.sym 12193 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 12194 io_ctrl_ins.o_pmod[2]
.sym 12195 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 12204 w_rx_data[1]
.sym 12210 w_rx_data[0]
.sym 12216 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12217 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 12218 io_ctrl_ins.o_pmod[1]
.sym 12219 io_ctrl_ins.debug_mode[1]
.sym 12222 io_ctrl_ins.o_pmod[0]
.sym 12223 io_ctrl_ins.debug_mode[0]
.sym 12224 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 12225 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 12229 w_rx_data[2]
.sym 12232 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 12233 r_counter[0]_$glb_clk
.sym 12246 w_fetch
.sym 12248 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 12250 io_ctrl_ins.debug_mode[0]
.sym 12253 w_rx_data[2]
.sym 12255 i_config[1]$SB_IO_IN
.sym 12367 i_sck$SB_IO_IN
.sym 13117 spi_if_ins.spi.SCKr[0]
.sym 13146 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13241 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 13248 w_cs[1]
.sym 13266 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13361 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 13363 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 13364 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 13365 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 13367 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 13371 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 13384 $PACKER_VCC_NET
.sym 13402 spi_if_ins.state_if[0]
.sym 13403 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13404 spi_if_ins.state_if[1]
.sym 13409 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13411 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13426 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13446 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13447 spi_if_ins.state_if[0]
.sym 13448 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13449 spi_if_ins.state_if[1]
.sym 13452 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13453 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13454 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 13455 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13459 spi_if_ins.state_if[0]
.sym 13460 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13461 spi_if_ins.state_if[1]
.sym 13480 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13481 r_counter[0]_$glb_clk
.sym 13485 spi_if_ins.spi.r_tx_bit_count[2]
.sym 13486 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 13487 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 13488 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 13489 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13490 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 13499 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13501 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13505 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13506 spi_if_ins.r_tx_byte[7]
.sym 13508 w_cs[3]
.sym 13509 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13512 w_cs[1]
.sym 13527 spi_if_ins.state_if[1]
.sym 13533 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13535 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13537 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13538 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13542 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13549 spi_if_ins.state_if[0]
.sym 13551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13555 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13575 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 13578 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13593 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13600 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13601 spi_if_ins.state_if[1]
.sym 13602 spi_if_ins.state_if[0]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 13604 r_counter[0]_$glb_clk
.sym 13605 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13606 spi_if_ins.spi.r_tx_byte[0]
.sym 13607 spi_if_ins.spi.r_tx_byte[3]
.sym 13608 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 13609 spi_if_ins.spi.r_tx_byte[4]
.sym 13610 spi_if_ins.spi.r_tx_byte[1]
.sym 13611 spi_if_ins.spi.r_tx_byte[7]
.sym 13612 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 13613 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 13623 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13630 w_cs[2]
.sym 13634 w_cs[3]
.sym 13638 w_cs[1]
.sym 13641 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 13649 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13651 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13654 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13661 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13662 spi_if_ins.w_rx_data[5]
.sym 13671 spi_if_ins.w_rx_data[6]
.sym 13682 spi_if_ins.w_rx_data[5]
.sym 13683 spi_if_ins.w_rx_data[6]
.sym 13694 spi_if_ins.w_rx_data[5]
.sym 13695 spi_if_ins.w_rx_data[6]
.sym 13705 spi_if_ins.w_rx_data[6]
.sym 13706 spi_if_ins.w_rx_data[5]
.sym 13718 spi_if_ins.w_rx_data[5]
.sym 13719 spi_if_ins.w_rx_data[6]
.sym 13722 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13724 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 13726 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 13727 r_counter[0]_$glb_clk
.sym 13728 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13732 spi_if_ins.spi.r_tx_byte[2]
.sym 13735 spi_if_ins.spi.r_tx_byte[5]
.sym 13736 spi_if_ins.spi.r_tx_byte[6]
.sym 13747 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13754 w_fetch
.sym 13758 w_rx_data[1]
.sym 13759 w_load
.sym 13781 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13786 r_tx_data[5]
.sym 13792 r_tx_data[1]
.sym 13829 r_tx_data[5]
.sym 13841 r_tx_data[1]
.sym 13849 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13850 r_counter[0]_$glb_clk
.sym 13852 io_ctrl_ins.pmod_dir_state[5]
.sym 13853 io_ctrl_ins.pmod_dir_state[6]
.sym 13854 io_ctrl_ins.pmod_dir_state[3]
.sym 13855 io_ctrl_ins.pmod_dir_state[7]
.sym 13857 spi_if_ins.w_rx_data[2]
.sym 13859 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 13864 spi_if_ins.w_rx_data[1]
.sym 13866 spi_if_ins.w_rx_data[5]
.sym 13876 w_rx_data[6]
.sym 13878 w_rx_data[5]
.sym 13881 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 13882 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 13884 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13887 o_tr_vc2$SB_IO_OUT
.sym 13893 spi_if_ins.w_rx_data[6]
.sym 13895 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13897 w_ioc[3]
.sym 13898 w_ioc[2]
.sym 13899 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13900 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13901 w_cs[1]
.sym 13906 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13908 w_ioc[4]
.sym 13912 spi_if_ins.w_rx_data[1]
.sym 13914 w_fetch
.sym 13916 w_ioc[1]
.sym 13924 spi_if_ins.w_rx_data[5]
.sym 13927 spi_if_ins.w_rx_data[1]
.sym 13941 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 13952 spi_if_ins.w_rx_data[6]
.sym 13957 spi_if_ins.w_rx_data[5]
.sym 13962 w_ioc[3]
.sym 13963 w_ioc[1]
.sym 13964 w_ioc[4]
.sym 13965 w_ioc[2]
.sym 13968 w_fetch
.sym 13969 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 13970 w_cs[1]
.sym 13971 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13972 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 13973 r_counter[0]_$glb_clk
.sym 13975 w_tx_data_io[5]
.sym 13976 i_button_SB_LUT4_I1_O[0]
.sym 13977 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 13978 w_rx_data[7]
.sym 13979 w_tx_data_io[6]
.sym 13980 w_tx_data_io[7]
.sym 13981 i_button_SB_LUT4_I1_O[1]
.sym 13982 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 13999 io_ctrl_ins.pmod_dir_state[3]
.sym 14000 w_rx_data[7]
.sym 14007 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 14008 w_tx_data_io[5]
.sym 14016 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14020 w_ioc[0]
.sym 14021 spi_if_ins.w_rx_data[2]
.sym 14022 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 14023 w_ioc[1]
.sym 14027 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 14028 spi_if_ins.w_rx_data[4]
.sym 14029 w_ioc[2]
.sym 14030 spi_if_ins.w_rx_data[3]
.sym 14037 w_ioc[2]
.sym 14039 w_ioc[4]
.sym 14044 w_ioc[3]
.sym 14049 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14050 w_ioc[2]
.sym 14051 w_ioc[0]
.sym 14052 w_ioc[3]
.sym 14061 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 14062 w_ioc[1]
.sym 14063 w_ioc[0]
.sym 14064 w_ioc[4]
.sym 14067 w_ioc[1]
.sym 14068 w_ioc[0]
.sym 14069 w_ioc[4]
.sym 14070 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 14076 spi_if_ins.w_rx_data[3]
.sym 14079 spi_if_ins.w_rx_data[2]
.sym 14087 w_ioc[2]
.sym 14088 w_ioc[3]
.sym 14093 spi_if_ins.w_rx_data[4]
.sym 14095 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 14096 r_counter[0]_$glb_clk
.sym 14098 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 14099 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 14100 o_shdn_tx_lna$SB_IO_OUT
.sym 14101 io_ctrl_ins.mixer_en_state
.sym 14103 o_tr_vc2$SB_IO_OUT
.sym 14104 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 14105 o_shdn_rx_lna$SB_IO_OUT
.sym 14110 spi_if_ins.w_rx_data[6]
.sym 14111 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 14118 spi_if_ins.w_rx_data[3]
.sym 14123 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 14130 w_cs[1]
.sym 14142 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14143 w_ioc[3]
.sym 14144 w_ioc[2]
.sym 14145 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 14148 w_rx_data[6]
.sym 14149 w_rx_data[3]
.sym 14150 w_rx_data[5]
.sym 14151 w_rx_data[4]
.sym 14152 io_ctrl_ins.o_pmod[3]
.sym 14153 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 14155 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14159 io_ctrl_ins.pmod_dir_state[3]
.sym 14160 w_rx_data[7]
.sym 14163 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14166 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 14167 w_ioc[0]
.sym 14172 io_ctrl_ins.o_pmod[3]
.sym 14173 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 14174 io_ctrl_ins.pmod_dir_state[3]
.sym 14175 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 14180 w_rx_data[4]
.sym 14186 w_rx_data[5]
.sym 14190 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14191 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 14192 w_ioc[0]
.sym 14196 w_rx_data[6]
.sym 14204 w_rx_data[3]
.sym 14208 w_ioc[3]
.sym 14209 w_ioc[2]
.sym 14210 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 14211 w_ioc[0]
.sym 14216 w_rx_data[7]
.sym 14218 spi_if_ins.o_load_cmd_SB_LUT4_I3_1_O
.sym 14219 r_counter[0]_$glb_clk
.sym 14222 o_led1$SB_IO_OUT
.sym 14223 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 14224 o_ldo_2v8_en$SB_IO_OUT
.sym 14226 o_led0$SB_IO_OUT
.sym 14227 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 14235 io_ctrl_ins.rf_pin_state[1]
.sym 14236 io_ctrl_ins.mixer_en_state
.sym 14237 w_rx_data[3]
.sym 14244 o_shdn_tx_lna$SB_IO_OUT
.sym 14248 w_rx_data[2]
.sym 14250 w_rx_data[1]
.sym 14251 w_load
.sym 14266 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 14268 w_fetch
.sym 14271 io_ctrl_ins.o_pmod[4]
.sym 14272 r_counter[0]
.sym 14273 w_load
.sym 14276 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 14283 o_led0$SB_IO_OUT
.sym 14285 w_cs[1]
.sym 14290 i_config[1]$SB_IO_IN
.sym 14295 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 14296 i_config[1]$SB_IO_IN
.sym 14297 io_ctrl_ins.o_pmod[4]
.sym 14298 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 14308 r_counter[0]
.sym 14319 w_fetch
.sym 14320 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 14321 w_load
.sym 14322 w_cs[1]
.sym 14332 o_led0$SB_IO_OUT
.sym 14342 i_glob_clock$SB_IO_IN_$glb_clk
.sym 14354 io_ctrl_ins.debug_mode[1]
.sym 14357 i_config[0]$SB_IO_IN
.sym 14361 o_led1$SB_IO_OUT
.sym 14362 io_ctrl_ins.rf_mode[1]
.sym 14388 lvds_clock
.sym 14392 o_ldo_2v8_en$SB_IO_OUT
.sym 14401 o_ldo_2v8_en$SB_IO_OUT
.sym 14406 lvds_clock
.sym 14414 i_config[1]$SB_IO_IN
.sym 14418 i_sck$SB_IO_IN
.sym 14440 i_sck$SB_IO_IN
.sym 14988 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15126 o_miso_$_TBUF__Y_E
.sym 15134 i_sck$SB_IO_IN
.sym 15294 i_sck$SB_IO_IN
.sym 15317 i_sck$SB_IO_IN
.sym 15344 r_counter[0]_$glb_clk
.sym 15398 spi_if_ins.spi.SCKr[0]
.sym 15444 spi_if_ins.spi.SCKr[0]
.sym 15467 r_counter[0]_$glb_clk
.sym 15474 int_miso
.sym 15494 i_ss$SB_IO_IN
.sym 15514 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15520 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15521 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15522 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15523 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15525 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15527 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15538 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15540 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15550 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15561 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15563 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15564 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15567 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 15568 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 15570 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15575 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15585 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 15586 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 15587 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15588 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 15590 r_counter[0]_$glb_clk
.sym 15594 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15595 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 15596 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15600 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15616 spi_if_ins.r_tx_byte[3]
.sym 15620 spi_if_ins.r_tx_byte[7]
.sym 15622 spi_if_ins.r_tx_byte[4]
.sym 15623 o_miso_$_TBUF__Y_E
.sym 15624 spi_if_ins.r_tx_byte[0]
.sym 15633 spi_if_ins.spi.r_tx_byte[0]
.sym 15635 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15636 spi_if_ins.spi.r_tx_byte[4]
.sym 15637 $PACKER_VCC_NET
.sym 15643 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15644 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15645 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15646 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15647 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15648 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15651 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15653 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15665 $nextpnr_ICESTORM_LC_2$O
.sym 15668 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15671 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15673 $PACKER_VCC_NET
.sym 15674 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15678 $PACKER_VCC_NET
.sym 15679 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15681 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15684 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 15685 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15686 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15687 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 15690 $PACKER_VCC_NET
.sym 15692 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15693 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15696 spi_if_ins.spi.r_tx_byte[4]
.sym 15697 spi_if_ins.spi.r_tx_byte[0]
.sym 15698 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15699 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15702 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 15703 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 15704 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15709 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15712 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15713 r_counter[0]_$glb_clk
.sym 15714 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15715 spi_if_ins.spi.r_rx_byte[0]
.sym 15718 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15719 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15720 spi_if_ins.spi.r_rx_byte[2]
.sym 15722 spi_if_ins.spi.r_rx_byte[1]
.sym 15730 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 15739 spi_if_ins.w_rx_data[0]
.sym 15758 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15759 spi_if_ins.spi.r_tx_byte[2]
.sym 15760 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15762 spi_if_ins.spi.r_tx_byte[5]
.sym 15763 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15768 spi_if_ins.spi.r_tx_byte[1]
.sym 15771 spi_if_ins.spi.r_tx_byte[6]
.sym 15776 spi_if_ins.r_tx_byte[3]
.sym 15777 spi_if_ins.spi.r_tx_byte[7]
.sym 15778 spi_if_ins.r_tx_byte[1]
.sym 15780 spi_if_ins.r_tx_byte[7]
.sym 15781 spi_if_ins.spi.r_tx_byte[3]
.sym 15782 spi_if_ins.r_tx_byte[4]
.sym 15783 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15784 spi_if_ins.r_tx_byte[0]
.sym 15792 spi_if_ins.r_tx_byte[0]
.sym 15798 spi_if_ins.r_tx_byte[3]
.sym 15801 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15802 spi_if_ins.spi.r_tx_byte[7]
.sym 15803 spi_if_ins.spi.r_tx_byte[3]
.sym 15807 spi_if_ins.r_tx_byte[4]
.sym 15815 spi_if_ins.r_tx_byte[1]
.sym 15821 spi_if_ins.r_tx_byte[7]
.sym 15825 spi_if_ins.spi.r_tx_byte[6]
.sym 15826 spi_if_ins.spi.r_tx_byte[2]
.sym 15827 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15831 spi_if_ins.spi.r_tx_byte[1]
.sym 15832 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15833 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 15834 spi_if_ins.spi.r_tx_byte[5]
.sym 15835 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15836 r_counter[0]_$glb_clk
.sym 15837 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15839 spi_if_ins.w_rx_data[5]
.sym 15840 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 15841 spi_if_ins.w_rx_data[2]
.sym 15842 spi_if_ins.w_rx_data[1]
.sym 15844 spi_if_ins.w_rx_data[0]
.sym 15845 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15851 $PACKER_VCC_NET
.sym 15860 i_mosi$SB_IO_IN
.sym 15863 spi_if_ins.w_rx_data[1]
.sym 15865 w_fetch
.sym 15867 spi_if_ins.w_rx_data[0]
.sym 15869 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 15870 i_button$SB_IO_IN
.sym 15871 w_rx_data[3]
.sym 15883 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15890 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15891 spi_if_ins.r_tx_byte[5]
.sym 15897 spi_if_ins.r_tx_byte[6]
.sym 15909 spi_if_ins.r_tx_byte[2]
.sym 15932 spi_if_ins.r_tx_byte[2]
.sym 15951 spi_if_ins.r_tx_byte[5]
.sym 15955 spi_if_ins.r_tx_byte[6]
.sym 15958 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15959 r_counter[0]_$glb_clk
.sym 15960 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 15961 spi_if_ins.spi.r_rx_byte[7]
.sym 15962 spi_if_ins.spi.r_rx_byte[5]
.sym 15964 spi_if_ins.spi.r_rx_byte[4]
.sym 15966 spi_if_ins.spi.r_rx_byte[6]
.sym 15968 spi_if_ins.spi.r_rx_byte[3]
.sym 15985 w_cs[1]
.sym 15994 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16002 io_ctrl_ins.pmod_dir_state[5]
.sym 16004 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16005 spi_if_ins.w_rx_data[2]
.sym 16010 o_tr_vc1$SB_IO_OUT
.sym 16012 w_rx_data[7]
.sym 16014 w_rx_data[6]
.sym 16015 w_rx_data[5]
.sym 16018 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16021 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16031 w_rx_data[3]
.sym 16037 w_rx_data[5]
.sym 16043 w_rx_data[6]
.sym 16049 w_rx_data[3]
.sym 16055 w_rx_data[7]
.sym 16065 spi_if_ins.w_rx_data[2]
.sym 16077 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16078 io_ctrl_ins.pmod_dir_state[5]
.sym 16079 o_tr_vc1$SB_IO_OUT
.sym 16080 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O
.sym 16082 r_counter[0]_$glb_clk
.sym 16088 spi_if_ins.w_rx_data[6]
.sym 16090 spi_if_ins.w_rx_data[4]
.sym 16091 spi_if_ins.w_rx_data[3]
.sym 16106 o_tr_vc1$SB_IO_OUT
.sym 16110 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16125 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16126 io_ctrl_ins.pmod_dir_state[6]
.sym 16127 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16128 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16131 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 16132 w_load
.sym 16133 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 16134 o_rx_h_tx_l$SB_IO_OUT
.sym 16135 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16136 io_ctrl_ins.pmod_dir_state[7]
.sym 16139 w_fetch
.sym 16140 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16142 i_button$SB_IO_IN
.sym 16143 w_rx_data[7]
.sym 16145 w_cs[1]
.sym 16147 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 16148 io_ctrl_ins.o_pmod[7]
.sym 16150 i_button_SB_LUT4_I1_O[0]
.sym 16154 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16155 i_button_SB_LUT4_I1_O[1]
.sym 16156 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16158 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 16160 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 16164 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16165 io_ctrl_ins.pmod_dir_state[7]
.sym 16166 io_ctrl_ins.o_pmod[7]
.sym 16167 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 16170 w_cs[1]
.sym 16171 w_fetch
.sym 16172 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16173 w_load
.sym 16177 w_rx_data[7]
.sym 16183 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 16184 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 16188 i_button_SB_LUT4_I1_O[1]
.sym 16189 i_button_SB_LUT4_I1_O[0]
.sym 16194 o_rx_h_tx_l$SB_IO_OUT
.sym 16195 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16196 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16197 i_button$SB_IO_IN
.sym 16200 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 16201 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16202 io_ctrl_ins.pmod_dir_state[6]
.sym 16203 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16204 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 16205 r_counter[0]_$glb_clk
.sym 16206 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 16207 io_ctrl_ins.rf_pin_state[3]
.sym 16208 io_ctrl_ins.rf_pin_state[7]
.sym 16210 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16211 io_ctrl_ins.rf_pin_state[0]
.sym 16212 io_ctrl_ins.rf_pin_state[2]
.sym 16213 io_ctrl_ins.rf_pin_state[6]
.sym 16220 o_rx_h_tx_l$SB_IO_OUT
.sym 16225 w_rx_data[4]
.sym 16227 w_fetch
.sym 16229 w_rx_data[2]
.sym 16235 w_rx_data[0]
.sym 16240 i_config[3]$SB_IO_IN
.sym 16250 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16251 i_config[3]$SB_IO_IN
.sym 16252 io_ctrl_ins.o_pmod[6]
.sym 16254 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 16255 io_ctrl_ins.rf_pin_state[1]
.sym 16257 o_led1$SB_IO_OUT
.sym 16258 io_ctrl_ins.o_pmod[5]
.sym 16260 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16263 o_shdn_rx_lna$SB_IO_OUT
.sym 16264 io_ctrl_ins.rf_pin_state[3]
.sym 16268 io_ctrl_ins.rf_pin_state[0]
.sym 16269 io_ctrl_ins.rf_pin_state[2]
.sym 16271 io_ctrl_ins.rf_mode[2]
.sym 16272 io_ctrl_ins.rf_mode[1]
.sym 16274 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16275 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16277 i_config[2]$SB_IO_IN
.sym 16279 io_ctrl_ins.rf_mode[2]
.sym 16281 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 16282 i_config[3]$SB_IO_IN
.sym 16283 io_ctrl_ins.o_pmod[6]
.sym 16284 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16287 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 16288 o_shdn_rx_lna$SB_IO_OUT
.sym 16289 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16290 o_led1$SB_IO_OUT
.sym 16293 io_ctrl_ins.rf_mode[2]
.sym 16294 io_ctrl_ins.rf_mode[1]
.sym 16295 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16296 io_ctrl_ins.rf_pin_state[2]
.sym 16299 io_ctrl_ins.rf_mode[1]
.sym 16300 io_ctrl_ins.rf_pin_state[0]
.sym 16301 io_ctrl_ins.rf_mode[2]
.sym 16302 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16311 io_ctrl_ins.rf_mode[2]
.sym 16312 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16313 io_ctrl_ins.rf_mode[1]
.sym 16314 io_ctrl_ins.rf_pin_state[3]
.sym 16317 i_config[2]$SB_IO_IN
.sym 16318 io_ctrl_ins.o_pmod[5]
.sym 16319 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 16320 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16323 io_ctrl_ins.rf_pin_state[1]
.sym 16325 io_ctrl_ins.rf_mode[1]
.sym 16326 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 16327 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16328 r_counter[0]_$glb_clk
.sym 16330 io_ctrl_ins.rf_mode[1]
.sym 16331 io_ctrl_ins.debug_mode[1]
.sym 16333 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 16334 io_ctrl_ins.debug_mode[0]
.sym 16335 i_config[2]$SB_IO_IN
.sym 16337 io_ctrl_ins.rf_mode[2]
.sym 16343 io_ctrl_ins.rf_pin_state[6]
.sym 16344 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16347 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 16351 w_rx_data[6]
.sym 16353 w_rx_data[5]
.sym 16354 i_button$SB_IO_IN
.sym 16355 o_shdn_tx_lna$SB_IO_OUT
.sym 16357 w_fetch
.sym 16361 o_tr_vc2$SB_IO_OUT
.sym 16373 w_fetch
.sym 16376 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16382 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16383 w_cs[1]
.sym 16390 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 16391 w_rx_data[1]
.sym 16395 w_rx_data[0]
.sym 16397 w_rx_data[2]
.sym 16402 w_load
.sym 16411 w_rx_data[1]
.sym 16416 w_load
.sym 16417 w_cs[1]
.sym 16418 w_fetch
.sym 16419 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 16424 w_rx_data[2]
.sym 16434 w_rx_data[0]
.sym 16440 w_load
.sym 16441 w_cs[1]
.sym 16442 w_fetch
.sym 16443 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 16450 io_ctrl_ins.led0_state_SB_DFFE_Q_E
.sym 16451 r_counter[0]_$glb_clk
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16463 o_led0$SB_IO_OUT
.sym 16483 io_ctrl_ins.rf_mode[2]
.sym 16497 r_counter[0]
.sym 16517 r_counter[0]
.sym 16710 i_ss$SB_IO_IN
.sym 16996 i_ss$SB_IO_IN
.sym 17103 o_miso_$_TBUF__Y_E
.sym 17105 i_sck$SB_IO_IN
.sym 17117 int_miso
.sym 17467 i_ss$SB_IO_IN
.sym 17470 io_pmod[5]$SB_IO_OUT
.sym 17484 i_ss$SB_IO_IN
.sym 17485 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17591 $PACKER_VCC_NET
.sym 17596 io_pmod[6]$SB_IO_OUT
.sym 17604 int_miso
.sym 17613 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 17623 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17626 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17630 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17636 spi_if_ins.r_tx_byte[7]
.sym 17682 spi_if_ins.r_tx_byte[7]
.sym 17684 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17685 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17698 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17699 r_counter[0]_$glb_clk
.sym 17703 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17704 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17706 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17755 i_ss$SB_IO_IN
.sym 17762 spi_if_ins.r_tx_data_valid
.sym 17769 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17770 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17790 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17796 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17799 i_ss$SB_IO_IN
.sym 17801 spi_if_ins.r_tx_data_valid
.sym 17822 r_counter[0]_$glb_clk
.sym 17825 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 17826 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17827 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 17829 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17830 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17851 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 17855 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17867 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17877 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17878 i_mosi$SB_IO_IN
.sym 17883 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17887 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17895 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17900 i_mosi$SB_IO_IN
.sym 17918 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17925 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 17931 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17943 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17944 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 17945 i_sck$SB_IO_IN_$glb_clk
.sym 17948 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17949 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17951 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17953 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17968 o_miso_$_TBUF__Y_E
.sym 17977 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17988 spi_if_ins.spi.r_rx_byte[7]
.sym 17995 spi_if_ins.spi.r_rx_byte[1]
.sym 17996 spi_if_ins.spi.r_rx_byte[0]
.sym 17997 spi_if_ins.spi.r_rx_byte[5]
.sym 17998 i_ss$SB_IO_IN
.sym 17999 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18001 spi_if_ins.spi.r_rx_byte[2]
.sym 18015 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18030 spi_if_ins.spi.r_rx_byte[5]
.sym 18033 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 18034 i_ss$SB_IO_IN
.sym 18040 spi_if_ins.spi.r_rx_byte[2]
.sym 18046 spi_if_ins.spi.r_rx_byte[1]
.sym 18060 spi_if_ins.spi.r_rx_byte[0]
.sym 18064 spi_if_ins.spi.r_rx_byte[7]
.sym 18067 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18068 r_counter[0]_$glb_clk
.sym 18073 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18077 spi_if_ins.spi.r3_rx_done
.sym 18086 i_ss$SB_IO_IN
.sym 18090 o_miso_$_TBUF__Y_E
.sym 18094 w_rx_data[4]
.sym 18097 spi_if_ins.w_rx_data[2]
.sym 18112 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 18113 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18115 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18121 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18125 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18137 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 18145 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 18152 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 18165 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 18176 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 18186 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 18190 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D_SB_LUT4_I3_O
.sym 18191 i_sck$SB_IO_IN_$glb_clk
.sym 18193 w_rx_data[2]
.sym 18199 w_rx_data[4]
.sym 18200 w_rx_data[3]
.sym 18207 spi_if_ins.spi.r2_rx_done
.sym 18224 w_rx_data[3]
.sym 18226 w_rx_data[2]
.sym 18237 spi_if_ins.spi.r_rx_byte[4]
.sym 18245 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18247 spi_if_ins.spi.r_rx_byte[6]
.sym 18249 spi_if_ins.spi.r_rx_byte[3]
.sym 18291 spi_if_ins.spi.r_rx_byte[6]
.sym 18306 spi_if_ins.spi.r_rx_byte[4]
.sym 18310 spi_if_ins.spi.r_rx_byte[3]
.sym 18313 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 18314 r_counter[0]_$glb_clk
.sym 18317 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18318 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18319 io_ctrl_ins.rf_pin_state[5]
.sym 18321 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18322 io_ctrl_ins.rf_pin_state[4]
.sym 18333 w_rx_data[3]
.sym 18336 o_tr_vc2$SB_IO_OUT
.sym 18344 w_rx_data[0]
.sym 18348 w_rx_data[4]
.sym 18351 w_rx_data[1]
.sym 18357 w_rx_data[2]
.sym 18359 w_rx_data[6]
.sym 18361 io_ctrl_ins.debug_mode[0]
.sym 18362 w_rx_data[0]
.sym 18364 w_rx_data[3]
.sym 18366 io_ctrl_ins.debug_mode[1]
.sym 18375 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 18376 w_rx_data[7]
.sym 18393 w_rx_data[3]
.sym 18398 w_rx_data[7]
.sym 18409 io_ctrl_ins.debug_mode[0]
.sym 18411 io_ctrl_ins.debug_mode[1]
.sym 18417 w_rx_data[0]
.sym 18421 w_rx_data[2]
.sym 18426 w_rx_data[6]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 18437 r_counter[0]_$glb_clk
.sym 18452 io_ctrl_ins.rf_pin_state[4]
.sym 18454 o_tr_vc1_b$SB_IO_OUT
.sym 18455 io_ctrl_ins.rf_pin_state[7]
.sym 18459 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18461 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18482 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18494 w_rx_data[3]
.sym 18496 w_rx_data[2]
.sym 18504 w_rx_data[0]
.sym 18508 w_rx_data[4]
.sym 18510 i_config[2]$SB_IO_IN
.sym 18511 w_rx_data[1]
.sym 18514 w_rx_data[3]
.sym 18520 w_rx_data[1]
.sym 18534 w_rx_data[2]
.sym 18538 w_rx_data[0]
.sym 18545 i_config[2]$SB_IO_IN
.sym 18555 w_rx_data[4]
.sym 18559 io_ctrl_ins.rf_mode_SB_DFFE_Q_E
.sym 18560 r_counter[0]_$glb_clk
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18570 io_ctrl_ins.rf_mode[1]
.sym 18693 i_mosi$SB_IO_IN
.sym 18695 i_ss$SB_IO_IN
.sym 19091 int_miso
.sym 19459 io_pmod[7]$SB_IO_OUT
.sym 19839 i_mosi$SB_IO_IN
.sym 19852 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19854 i_ss$SB_IO_IN
.sym 19863 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19877 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19882 $nextpnr_ICESTORM_LC_1$O
.sym 19885 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19888 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19890 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19895 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19898 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 19902 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19904 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19914 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19930 i_sck$SB_IO_IN_$glb_clk
.sym 19931 i_ss$SB_IO_IN
.sym 19975 o_miso_$_TBUF__Y_E
.sym 19978 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19979 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19983 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19984 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19991 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19999 i_mosi$SB_IO_IN
.sym 20012 spi_if_ins.spi.r_rx_bit_count[2]
.sym 20013 spi_if_ins.spi.r_rx_bit_count[1]
.sym 20014 spi_if_ins.spi.r_rx_bit_count[0]
.sym 20019 i_mosi$SB_IO_IN
.sym 20024 spi_if_ins.spi.r_rx_bit_count[0]
.sym 20025 spi_if_ins.spi.r_rx_bit_count[1]
.sym 20026 spi_if_ins.spi.r_rx_bit_count[2]
.sym 20039 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 20044 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 20052 o_miso_$_TBUF__Y_E
.sym 20053 i_sck$SB_IO_IN_$glb_clk
.sym 20071 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 20075 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 20081 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20101 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20107 o_miso_$_TBUF__Y_E
.sym 20108 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20118 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20122 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20137 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20141 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 20156 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 20168 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20175 o_miso_$_TBUF__Y_E
.sym 20176 i_sck$SB_IO_IN_$glb_clk
.sym 20205 w_rx_data[3]
.sym 20226 spi_if_ins.spi.r2_rx_done
.sym 20234 spi_if_ins.spi.r3_rx_done
.sym 20270 spi_if_ins.spi.r2_rx_done
.sym 20273 spi_if_ins.spi.r3_rx_done
.sym 20296 spi_if_ins.spi.r2_rx_done
.sym 20299 r_counter[0]_$glb_clk
.sym 20349 spi_if_ins.w_rx_data[2]
.sym 20353 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20356 spi_if_ins.w_rx_data[4]
.sym 20357 spi_if_ins.w_rx_data[3]
.sym 20376 spi_if_ins.w_rx_data[2]
.sym 20412 spi_if_ins.w_rx_data[4]
.sym 20420 spi_if_ins.w_rx_data[3]
.sym 20421 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 20422 r_counter[0]_$glb_clk
.sym 20476 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20479 w_rx_data[4]
.sym 20482 w_rx_data[5]
.sym 20484 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 20489 io_ctrl_ins.rf_mode[1]
.sym 20490 io_ctrl_ins.debug_mode[1]
.sym 20492 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 20493 io_ctrl_ins.debug_mode[0]
.sym 20496 io_ctrl_ins.rf_mode[2]
.sym 20504 io_ctrl_ins.rf_mode[1]
.sym 20505 io_ctrl_ins.rf_mode[2]
.sym 20506 io_ctrl_ins.debug_mode[0]
.sym 20507 io_ctrl_ins.debug_mode[1]
.sym 20510 io_ctrl_ins.rf_mode[2]
.sym 20511 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 20518 w_rx_data[5]
.sym 20528 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 20529 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 20530 io_ctrl_ins.rf_mode[1]
.sym 20531 io_ctrl_ins.rf_mode[2]
.sym 20535 w_rx_data[4]
.sym 20544 spi_if_ins.o_load_cmd_SB_LUT4_I3_2_O
.sym 20545 r_counter[0]_$glb_clk
.sym 20561 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20563 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20565 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 20567 io_ctrl_ins.rf_pin_state[5]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20802 i_sck$SB_IO_IN
.sym 20805 int_miso
.sym 20842 i_mosi$SB_IO_IN
.sym 20926 i_mosi$SB_IO_IN
.sym 20938 o_miso_$_TBUF__Y_E
.sym 21089 o_miso_$_TBUF__Y_E
.sym 21251 i_mosi$SB_IO_IN
.sym 21496 $PACKER_VCC_NET
.sym 21639 i_mosi$SB_IO_IN
.sym 21650 $PACKER_VCC_NET
.sym 21659 i_mosi$SB_IO_IN
.sym 21806 spi_if_ins.spi.r_rx_done
.sym 21905 spi_if_ins.spi.r2_rx_done
.sym 22208 o_tr_vc1$SB_IO_OUT
.sym 22209 o_rx_h_tx_l_b$SB_IO_OUT
.sym 22213 o_rx_h_tx_l$SB_IO_OUT
.sym 22215 o_tr_vc1_b$SB_IO_OUT
.sym 22271 o_tr_vc1$SB_IO_OUT
.sym 22357 o_tr_vc1_b$SB_IO_OUT
.sym 22370 o_rx_h_tx_l$SB_IO_OUT
.sym 22480 o_led1$SB_IO_OUT
.sym 22482 i_config[0]$SB_IO_IN
.sym 22487 o_led1$SB_IO_OUT
.sym 22498 o_led1$SB_IO_OUT
.sym 22520 int_miso
.sym 22522 o_miso_$_TBUF__Y_E
.sym 22533 int_miso
.sym 22537 o_miso_$_TBUF__Y_E
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22724 i_ss$SB_IO_IN
.sym 22729 i_sck$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 23002 i_ss$SB_IO_IN
.sym 23047 i_ss$SB_IO_IN
.sym 23102 o_miso_$_TBUF__Y_E
.sym 23105 i_ss$SB_IO_IN
.sym 23222 i_ss$SB_IO_IN
.sym 23226 i_ss$SB_IO_IN
.sym 23230 $PACKER_GND_NET
.sym 23354 $PACKER_VCC_NET
.sym 23450 $PACKER_GND_NET
.sym 23569 $PACKER_GND_NET
.sym 23594 o_miso_$_TBUF__Y_E
.sym 23696 $PACKER_GND_NET
.sym 23714 $PACKER_GND_NET
.sym 23722 i_ss$SB_IO_IN
.sym 23723 i_ss$SB_IO_IN
.sym 23848 spi_if_ins.spi.r2_rx_done
.sym 23872 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23883 i_ss$SB_IO_IN
.sym 23884 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23924 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 23933 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_E
.sym 23934 i_sck$SB_IO_IN_$glb_clk
.sym 23935 i_ss$SB_IO_IN
.sym 23983 spi_if_ins.spi.r_rx_done
.sym 24031 spi_if_ins.spi.r_rx_done
.sym 24057 r_counter[0]_$glb_clk
.sym 24059 io_pmod[0]$SB_IO_OUT
.sym 24085 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24207 io_ctrl_ins.rf_mode[1]
.sym 24331 o_rx_h_tx_l$SB_IO_OUT
.sym 24355 io_ctrl_ins.rf_pin_state[6]
.sym 24364 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24366 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24367 io_ctrl_ins.rf_mode[1]
.sym 24372 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24373 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24374 io_ctrl_ins.rf_pin_state[4]
.sym 24376 io_ctrl_ins.rf_pin_state[5]
.sym 24377 io_ctrl_ins.rf_pin_state[7]
.sym 24379 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24380 io_ctrl_ins.rf_mode[1]
.sym 24381 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24382 io_ctrl_ins.rf_pin_state[5]
.sym 24386 io_ctrl_ins.rf_pin_state[6]
.sym 24387 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24388 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24410 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24411 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 24412 io_ctrl_ins.rf_pin_state[7]
.sym 24421 io_ctrl_ins.rf_pin_state[4]
.sym 24422 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 24423 io_ctrl_ins.rf_mode[1]
.sym 24424 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 24425 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 24426 r_counter[0]_$glb_clk
.sym 24440 o_tr_vc1$SB_IO_OUT
.sym 24441 io_ctrl_ins.rf_pin_state[6]
.sym 24444 o_rx_h_tx_l_b$SB_IO_OUT
.sym 24594 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24620 o_led0$SB_IO_OUT
.sym 25263 $PACKER_GND_NET
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25726 io_pmod[5]$SB_IO_OUT
.sym 25792 $PACKER_GND_NET
.sym 25854 $PACKER_GND_NET
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25881 io_pmod[6]$SB_IO_OUT
.sym 26031 $PACKER_VCC_NET
.sym 26102 $PACKER_GND_NET
.sym 26162 $PACKER_GND_NET
.sym 26501 $PACKER_GND_NET
.sym 26554 io_pmod[0]$SB_IO_OUT
.sym 26562 io_pmod[0]$SB_IO_OUT
.sym 26593 io_pmod[0]$SB_IO_OUT
.sym 26652 o_rx_h_tx_l$SB_IO_OUT
.sym 26813 o_tr_vc2$SB_IO_OUT
.sym 27306 io_pmod[5]$SB_IO_OUT
.sym 27310 $PACKER_GND_NET
.sym 27328 $PACKER_GND_NET
.sym 27335 i_mosi$SB_IO_IN
.sym 27336 io_pmod[6]$SB_IO_OUT
.sym 27370 io_pmod[5]$SB_IO_OUT
.sym 27373 io_pmod[7]$SB_IO_OUT
.sym 27387 io_pmod[7]$SB_IO_OUT
.sym 27392 io_pmod[5]$SB_IO_OUT
.sym 27400 $PACKER_GND_NET
.sym 27403 io_pmod[6]$SB_IO_OUT
.sym 27414 io_pmod[6]$SB_IO_OUT
.sym 27415 $PACKER_GND_NET
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27519 $PACKER_GND_NET
.sym 27522 $PACKER_GND_NET
.sym 27534 $PACKER_GND_NET
.sym 27542 $PACKER_GND_NET
.sym 27546 o_tr_vc1$SB_IO_OUT
.sym 27549 io_pmod[0]$SB_IO_OUT
.sym 27552 $PACKER_GND_NET
.sym 27558 io_pmod[0]$SB_IO_OUT
.sym 27565 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27591 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27643 o_tr_vc1_b$SB_IO_OUT
.sym 27655 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27907 lvds_rx_09_inst.r_phase_count[0]
.sym 27911 lvds_rx_09_inst.r_phase_count[1]
.sym 27912 $PACKER_VCC_NET
.sym 27914 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 27915 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27916 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 27917 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 27920 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[0]
.sym 27921 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 27924 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27925 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27926 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[0]
.sym 27927 lvds_rx_09_inst.r_phase_count[1]
.sym 27928 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_I0[2]
.sym 27929 lvds_rx_09_inst.r_phase_count[0]
.sym 27933 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27937 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_1_I3[1]
.sym 27940 lvds_rx_09_inst.r_state_if[0]
.sym 27941 lvds_rx_09_inst.r_state_if[1]
.sym 27944 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27945 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27948 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 27949 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27950 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 27951 w_lvds_rx_09_d1_SB_LUT4_I0_O_SB_LUT4_O_I1[0]
.sym 27952 lvds_rx_09_inst.r_state_if[0]
.sym 27953 lvds_rx_09_inst.r_state_if[1]
.sym 27956 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27957 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27958 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27964 lvds_rx_09_inst.r_state_if[0]
.sym 27965 lvds_rx_09_inst.r_state_if[1]
.sym 27966 w_lvds_rx_09_d1_SB_LUT4_I0_O[0]
.sym 27967 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 27968 w_lvds_rx_09_d1_SB_LUT4_I0_O[2]
.sym 27969 w_lvds_rx_09_d1_SB_LUT4_I0_O[3]
.sym 27974 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 27980 lvds_rx_09_inst.r_state_if[1]
.sym 27981 lvds_rx_09_inst.r_state_if[0]
.sym 27998 w_lvds_rx_09_d1
.sym 27999 w_lvds_rx_09_d0
.sym 28000 lvds_rx_09_inst.r_state_if[0]
.sym 28001 lvds_rx_09_inst.r_state_if[1]
.sym 28388 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28389 w_rx_09_fifo_data[25]
.sym 28400 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28401 w_rx_09_fifo_data[21]
.sym 28408 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28409 w_rx_09_fifo_data[19]
.sym 28416 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28417 w_rx_09_fifo_data[23]
.sym 28420 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28421 w_rx_09_fifo_data[18]
.sym 28424 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28425 w_rx_09_fifo_data[13]
.sym 28428 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28429 w_rx_09_fifo_data[16]
.sym 28432 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28433 w_rx_09_fifo_data[17]
.sym 28436 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28437 w_rx_09_fifo_data[15]
.sym 28440 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28441 w_rx_09_fifo_data[20]
.sym 28444 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28445 w_rx_09_fifo_data[9]
.sym 28448 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28449 w_rx_09_fifo_data[11]
.sym 28452 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28453 w_rx_09_fifo_data[14]
.sym 28456 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28457 w_rx_09_fifo_data[10]
.sym 28460 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28461 w_rx_09_fifo_data[6]
.sym 28464 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28465 w_rx_09_fifo_data[7]
.sym 28468 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28469 w_rx_09_fifo_data[12]
.sym 28472 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28473 w_rx_09_fifo_data[8]
.sym 28476 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28477 w_rx_09_fifo_data[3]
.sym 28480 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28481 w_rx_09_fifo_data[5]
.sym 28484 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28485 w_rx_09_fifo_data[4]
.sym 28492 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28493 w_rx_09_fifo_data[2]
.sym 28496 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28497 w_rx_09_fifo_data[0]
.sym 28500 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28501 w_rx_09_fifo_data[1]
.sym 28502 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28503 lvds_rx_09_inst.r_state_if[1]
.sym 28504 lvds_rx_09_inst.r_state_if[0]
.sym 28505 w_lvds_rx_09_d1
.sym 28510 w_lvds_rx_09_d1_SB_LUT4_I0_O[1]
.sym 28511 lvds_rx_09_inst.r_state_if[1]
.sym 28512 lvds_rx_09_inst.r_state_if[0]
.sym 28513 w_lvds_rx_09_d0
.sym 28916 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28917 io_pmod[5]$SB_IO_OUT
.sym 28940 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28941 w_rx_09_fifo_data[26]
.sym 28956 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28957 w_rx_09_fifo_data[22]
.sym 28960 lvds_rx_09_inst.r_state_if_SB_LUT4_I2_O[0]
.sym 28961 w_rx_09_fifo_data[24]
.sym 28986 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29001 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29015 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29016 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 29017 spi_if_ins.state_if_SB_DFFESR_Q_1_D[2]
.sym 29038 w_tx_data_smi
.sym 29039 w_cs[3]
.sym 29040 w_cs[2]
.sym 29041 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 29049 w_cs[2]
.sym 29054 $PACKER_VCC_NET
.sym 29059 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29060 w_tx_data_io[0]
.sym 29061 w_tx_data_smi_SB_LUT4_I0_O[2]
.sym 29063 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29064 w_tx_data_io[7]
.sym 29065 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 29066 w_cs[2]
.sym 29067 w_cs[1]
.sym 29068 w_cs[3]
.sym 29069 w_cs[0]
.sym 29072 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29073 w_tx_data_io[1]
.sym 29075 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29076 w_tx_data_io[5]
.sym 29077 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 29087 w_cs[2]
.sym 29088 w_tx_data_smi_SB_LUT4_I0_I3[1]
.sym 29089 w_cs[3]
.sym 29092 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29093 w_tx_data_io[6]
.sym 29096 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29097 w_tx_data_io[3]
.sym 29098 w_cs[2]
.sym 29099 w_cs[1]
.sym 29100 w_cs[3]
.sym 29101 w_cs[0]
.sym 29103 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29104 w_tx_data_io[2]
.sym 29105 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[2]
.sym 29112 w_tx_data_smi_SB_LUT4_I0_I3_SB_LUT4_I2_O[0]
.sym 29113 w_tx_data_io[4]
.sym 29122 w_rx_data[4]
.sym 29134 w_rx_data[0]
.sym 29146 w_rx_data[2]
.sym 29150 w_rx_data[1]
.sym 29158 w_rx_data[1]
.sym 29475 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29476 spi_if_ins.state_if[0]
.sym 29477 spi_if_ins.state_if[1]
.sym 29478 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29483 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29484 spi_if_ins.state_if[1]
.sym 29485 spi_if_ins.state_if[0]
.sym 29506 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29507 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 29508 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29509 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29511 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29513 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29517 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 29524 spi_if_ins.state_if[0]
.sym 29525 spi_if_ins.state_if[1]
.sym 29526 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29530 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29531 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29532 spi_if_ins.state_if[0]
.sym 29533 spi_if_ins.state_if[1]
.sym 29537 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29549 w_tx_data_smi_SB_DFFESR_Q_E
.sym 29550 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29568 w_cs[1]
.sym 29569 w_cs[0]
.sym 29570 r_tx_data[7]
.sym 29574 r_tx_data[4]
.sym 29578 r_tx_data[0]
.sym 29582 r_tx_data[2]
.sym 29587 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 29588 w_fetch
.sym 29589 w_cs[2]
.sym 29590 r_tx_data[6]
.sym 29594 r_tx_data[3]
.sym 29598 w_cs[2]
.sym 29599 w_cs[3]
.sym 29600 w_cs[0]
.sym 29601 w_cs[1]
.sym 29602 spi_if_ins.w_rx_data[0]
.sym 29624 w_ioc[0]
.sym 29625 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29626 w_fetch
.sym 29627 w_cs[1]
.sym 29628 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 29629 w_load
.sym 29636 w_ioc[1]
.sym 29637 w_ioc[4]
.sym 29638 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 29639 io_ctrl_ins.pmod_dir_state[0]
.sym 29640 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 29641 io_ctrl_ins.mixer_en_state
.sym 29642 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29643 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 29644 w_cs[1]
.sym 29645 w_fetch
.sym 29646 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 29647 io_ctrl_ins.pmod_dir_state[2]
.sym 29648 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 29649 o_shdn_tx_lna$SB_IO_OUT
.sym 29650 spi_if_ins.w_rx_data[0]
.sym 29660 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 29661 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 29662 spi_if_ins.w_rx_data[1]
.sym 29666 io_ctrl_ins.led1_state_SB_LUT4_I1_O[0]
.sym 29667 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 29668 io_ctrl_ins.led1_state_SB_LUT4_I1_O[2]
.sym 29669 io_ctrl_ins.led1_state_SB_LUT4_I1_O[3]
.sym 29670 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 29671 io_ctrl_ins.pmod_dir_state[4]
.sym 29672 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 29673 o_tr_vc1_b$SB_IO_OUT
.sym 29674 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 29675 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29676 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[2]
.sym 29677 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[3]
.sym 29678 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 29679 i_config[0]$SB_IO_IN
.sym 29680 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 29681 o_tr_vc2$SB_IO_OUT
.sym 29682 io_ctrl_ins.rf_mode[2]
.sym 29683 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29684 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 29685 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 29686 o_led0$SB_IO_OUT
.sym 29687 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 29688 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 29689 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 29694 io_ctrl_ins.rf_mode[1]
.sym 29695 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29696 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 29697 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 29700 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29701 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 29702 io_ctrl_ins.o_pmod[2]
.sym 29703 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 29704 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 29705 o_ldo_2v8_en$SB_IO_OUT
.sym 29710 w_rx_data[1]
.sym 29714 w_rx_data[0]
.sym 29718 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 29719 io_ctrl_ins.o_pmod[1]
.sym 29720 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29721 io_ctrl_ins.debug_mode[1]
.sym 29722 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 29723 io_ctrl_ins.o_pmod[0]
.sym 29724 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 29725 io_ctrl_ins.debug_mode[0]
.sym 29726 w_rx_data[2]
.sym 29994 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 29996 spi_if_ins.state_if[0]
.sym 29997 spi_if_ins.state_if[1]
.sym 29998 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 29999 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30000 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30001 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30002 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30004 spi_if_ins.state_if[0]
.sym 30005 spi_if_ins.state_if[1]
.sym 30031 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30032 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 30033 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 30042 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30047 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30048 spi_if_ins.state_if[0]
.sym 30049 spi_if_ins.state_if[1]
.sym 30052 spi_if_ins.w_rx_data[6]
.sym 30053 spi_if_ins.w_rx_data[5]
.sym 30060 spi_if_ins.w_rx_data[5]
.sym 30061 spi_if_ins.w_rx_data[6]
.sym 30068 spi_if_ins.w_rx_data[5]
.sym 30069 spi_if_ins.w_rx_data[6]
.sym 30076 spi_if_ins.w_rx_data[5]
.sym 30077 spi_if_ins.w_rx_data[6]
.sym 30080 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 30081 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30098 r_tx_data[5]
.sym 30106 r_tx_data[1]
.sym 30114 spi_if_ins.w_rx_data[1]
.sym 30122 spi_if_ins.state_if_SB_DFFESR_Q_D[1]
.sym 30130 spi_if_ins.w_rx_data[6]
.sym 30134 spi_if_ins.w_rx_data[5]
.sym 30138 w_ioc[4]
.sym 30139 w_ioc[3]
.sym 30140 w_ioc[2]
.sym 30141 w_ioc[1]
.sym 30142 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30143 w_tx_data_smi_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 30144 w_cs[1]
.sym 30145 w_fetch
.sym 30146 w_ioc[3]
.sym 30147 w_ioc[2]
.sym 30148 w_ioc[0]
.sym 30149 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30154 w_ioc[0]
.sym 30155 w_ioc[4]
.sym 30156 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 30157 w_ioc[1]
.sym 30158 w_ioc[4]
.sym 30159 w_ioc[1]
.sym 30160 w_ioc[0]
.sym 30161 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 30162 spi_if_ins.w_rx_data[3]
.sym 30166 spi_if_ins.w_rx_data[2]
.sym 30172 w_ioc[2]
.sym 30173 w_ioc[3]
.sym 30174 spi_if_ins.w_rx_data[4]
.sym 30178 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30179 io_ctrl_ins.pmod_dir_state[3]
.sym 30180 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30181 io_ctrl_ins.o_pmod[3]
.sym 30182 w_rx_data[4]
.sym 30186 w_rx_data[5]
.sym 30191 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2]
.sym 30192 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30193 w_ioc[0]
.sym 30194 w_rx_data[6]
.sym 30198 w_rx_data[3]
.sym 30202 w_ioc[0]
.sym 30203 w_ioc[3]
.sym 30204 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 30205 w_ioc[2]
.sym 30206 w_rx_data[7]
.sym 30210 io_ctrl_ins.o_pmod[4]
.sym 30211 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30212 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30213 i_config[1]$SB_IO_IN
.sym 30221 r_counter[0]
.sym 30226 w_fetch
.sym 30227 w_cs[1]
.sym 30228 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30229 w_load
.sym 30237 o_led0$SB_IO_OUT
.sym 30446 i_sck$SB_IO_IN
.sym 30482 spi_if_ins.spi.SCKr[0]
.sym 30502 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30510 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30511 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30512 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30513 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30515 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[0]
.sym 30516 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[1]
.sym 30517 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30521 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30526 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30527 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 30528 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 30529 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 30531 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30535 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30536 $PACKER_VCC_NET
.sym 30539 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30540 $PACKER_VCC_NET
.sym 30541 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30542 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 30543 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 30544 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30545 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30547 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30548 $PACKER_VCC_NET
.sym 30549 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30550 spi_if_ins.spi.r_tx_byte[0]
.sym 30551 spi_if_ins.spi.r_tx_byte[4]
.sym 30552 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30553 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30555 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 30556 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 30557 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 30561 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30562 spi_if_ins.r_tx_byte[0]
.sym 30566 spi_if_ins.r_tx_byte[3]
.sym 30571 spi_if_ins.spi.r_tx_byte[3]
.sym 30572 spi_if_ins.spi.r_tx_byte[7]
.sym 30573 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30574 spi_if_ins.r_tx_byte[4]
.sym 30578 spi_if_ins.r_tx_byte[1]
.sym 30582 spi_if_ins.r_tx_byte[7]
.sym 30587 spi_if_ins.spi.r_tx_byte[2]
.sym 30588 spi_if_ins.spi.r_tx_byte[6]
.sym 30589 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30590 spi_if_ins.spi.r_tx_byte[1]
.sym 30591 spi_if_ins.spi.r_tx_byte[5]
.sym 30592 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30593 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 30606 spi_if_ins.r_tx_byte[2]
.sym 30618 spi_if_ins.r_tx_byte[5]
.sym 30622 spi_if_ins.r_tx_byte[6]
.sym 30626 w_rx_data[5]
.sym 30630 w_rx_data[6]
.sym 30634 w_rx_data[3]
.sym 30638 w_rx_data[7]
.sym 30649 spi_if_ins.w_rx_data[2]
.sym 30654 io_ctrl_ins.pmod_dir_state[5]
.sym 30655 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30656 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 30657 o_tr_vc1$SB_IO_OUT
.sym 30660 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 30661 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 30662 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30663 io_ctrl_ins.pmod_dir_state[7]
.sym 30664 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30665 io_ctrl_ins.o_pmod[7]
.sym 30666 w_fetch
.sym 30667 w_cs[1]
.sym 30668 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 30669 w_load
.sym 30673 w_rx_data[7]
.sym 30676 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 30677 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 30680 i_button_SB_LUT4_I1_O[0]
.sym 30681 i_button_SB_LUT4_I1_O[1]
.sym 30682 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30683 i_button$SB_IO_IN
.sym 30684 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 30685 o_rx_h_tx_l$SB_IO_OUT
.sym 30686 io_ctrl_ins.led1_state_SB_LUT4_I1_O[1]
.sym 30687 io_ctrl_ins.pmod_dir_state[6]
.sym 30688 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 30689 o_rx_h_tx_l_b$SB_IO_OUT
.sym 30690 io_ctrl_ins.o_pmod[6]
.sym 30691 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30692 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30693 i_config[3]$SB_IO_IN
.sym 30694 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30695 o_led1$SB_IO_OUT
.sym 30696 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 30697 o_shdn_rx_lna$SB_IO_OUT
.sym 30698 io_ctrl_ins.rf_mode[1]
.sym 30699 io_ctrl_ins.rf_mode[2]
.sym 30700 io_ctrl_ins.rf_pin_state[2]
.sym 30701 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30702 io_ctrl_ins.rf_pin_state[0]
.sym 30703 io_ctrl_ins.rf_mode[1]
.sym 30704 io_ctrl_ins.rf_mode[2]
.sym 30705 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30710 io_ctrl_ins.rf_pin_state[3]
.sym 30711 io_ctrl_ins.rf_mode[1]
.sym 30712 io_ctrl_ins.rf_mode[2]
.sym 30713 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30714 io_ctrl_ins.o_pmod[5]
.sym 30715 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]
.sym 30716 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30717 i_config[2]$SB_IO_IN
.sym 30719 io_ctrl_ins.rf_pin_state[1]
.sym 30720 io_ctrl_ins.rf_mode[1]
.sym 30721 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 30726 w_rx_data[1]
.sym 30730 w_fetch
.sym 30731 w_cs[1]
.sym 30732 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[1]
.sym 30733 w_load
.sym 30734 w_rx_data[2]
.sym 30742 w_rx_data[0]
.sym 30746 w_fetch
.sym 30747 w_cs[1]
.sym 30748 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[1]
.sym 30749 w_load
.sym 31031 spi_if_ins.r_tx_byte[7]
.sym 31032 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31053 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 31054 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 31060 i_ss$SB_IO_IN
.sym 31061 spi_if_ins.r_tx_data_valid
.sym 31074 i_mosi$SB_IO_IN
.sym 31089 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 31093 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O[2]
.sym 31094 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31102 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31110 spi_if_ins.spi.r_rx_byte[5]
.sym 31116 i_ss$SB_IO_IN
.sym 31117 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 31118 spi_if_ins.spi.r_rx_byte[2]
.sym 31122 spi_if_ins.spi.r_rx_byte[1]
.sym 31130 spi_if_ins.spi.r_rx_byte[0]
.sym 31134 spi_if_ins.spi.r_rx_byte[7]
.sym 31138 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31142 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31150 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31158 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31166 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31186 spi_if_ins.spi.r_rx_byte[6]
.sym 31194 spi_if_ins.spi.r_rx_byte[4]
.sym 31198 spi_if_ins.spi.r_rx_byte[3]
.sym 31202 w_rx_data[3]
.sym 31206 w_rx_data[7]
.sym 31216 io_ctrl_ins.debug_mode[0]
.sym 31217 io_ctrl_ins.debug_mode[1]
.sym 31218 w_rx_data[0]
.sym 31222 w_rx_data[2]
.sym 31226 w_rx_data[6]
.sym 31234 w_rx_data[3]
.sym 31238 w_rx_data[1]
.sym 31246 w_rx_data[2]
.sym 31250 w_rx_data[0]
.sym 31257 i_config[2]$SB_IO_IN
.sym 31262 w_rx_data[4]
.sym 31555 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31560 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31564 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31565 spi_if_ins.spi.r_rx_bit_count_SB_DFFR_Q_D_SB_LUT4_O_I3[2]
.sym 31568 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31569 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31577 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31591 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31592 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31593 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31594 i_mosi$SB_IO_IN
.sym 31599 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31600 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31601 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31610 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31622 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31626 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31634 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31642 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31664 spi_if_ins.spi.r3_rx_done
.sym 31665 spi_if_ins.spi.r2_rx_done
.sym 31678 spi_if_ins.spi.r2_rx_done
.sym 31682 spi_if_ins.w_rx_data[2]
.sym 31706 spi_if_ins.w_rx_data[4]
.sym 31710 spi_if_ins.w_rx_data[3]
.sym 31718 io_ctrl_ins.debug_mode[0]
.sym 31719 io_ctrl_ins.rf_mode[2]
.sym 31720 io_ctrl_ins.rf_mode[1]
.sym 31721 io_ctrl_ins.debug_mode[1]
.sym 31724 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 31725 io_ctrl_ins.rf_mode[2]
.sym 31726 w_rx_data[5]
.sym 31734 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 31735 io_ctrl_ins.rf_mode[1]
.sym 31736 io_ctrl_ins.ldo2v8_state_SB_LUT4_I3_O[0]
.sym 31737 io_ctrl_ins.rf_mode[2]
.sym 31738 w_rx_data[4]
.sym 31889 i_ss$SB_IO_IN
.sym 32122 spi_if_ins.spi.r_rx_done_SB_DFFER_Q_D[1]
.sym 32142 spi_if_ins.spi.r_rx_done
.sym 32226 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32227 io_ctrl_ins.rf_mode[1]
.sym 32228 io_ctrl_ins.rf_pin_state[5]
.sym 32229 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32231 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32232 io_ctrl_ins.rf_pin_state[6]
.sym 32233 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32247 io_ctrl_ins.rf_pin_state[7]
.sym 32248 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32249 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 32254 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32255 io_ctrl_ins.rf_mode[1]
.sym 32256 io_ctrl_ins.rf_pin_state[4]
.sym 32257 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 32541 $PACKER_GND_NET
.sym 32605 $PACKER_GND_NET
.sym 32677 io_pmod[0]$SB_IO_OUT
