# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do maqestados_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_E/maqestados.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maqestados
# -- Compiling architecture BEHAVIOR of maqestados
# 
vsim +altera -do maqestados_run_msim_rtl_vhdl.do -l msim_transcript -gui work.maqestados
# vsim +altera -do maqestados_run_msim_rtl_vhdl.do -l msim_transcript -gui work.maqestados 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.maqestados(behavior)
# do maqestados_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/Facultad/TyDD2/ProgramasVHDL/Prueba_1/Parte_E/maqestados.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maqestados
# -- Compiling architecture BEHAVIOR of maqestados
# 
add wave -position insertpoint  \
sim:/maqestados/reset \
sim:/maqestados/clock \
sim:/maqestados/x \
sim:/maqestados/z0 \
sim:/maqestados/z1 \
sim:/maqestados/z2 \
sim:/maqestados/z3 \
sim:/maqestados/fstate \
sim:/maqestados/reg_fstate
run -all
run -all
