-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Wed Apr 24 15:35:00 2024
-- Host        : WFXA4BB6DB88619 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/EECE4632FinalProject/Increased_Coefs/Audio_Equalizer/Audio_Equalizer_Vivado/equalizer/equalizer.gen/sources_1/bd/equalizer/ip/equalizer_equalizer_0_2/equalizer_equalizer_0_2_sim_netlist.vhdl
-- Design      : equalizer_equalizer_0_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_control_s_axi is
  port (
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    coefs : out STD_LOGIC_VECTOR ( 62 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_control_s_axi : entity is "equalizer_control_s_axi";
end equalizer_equalizer_0_2_equalizer_control_s_axi;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^coefs\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal int_coefs : STD_LOGIC;
  signal int_coefs3_out : STD_LOGIC;
  signal int_coefs_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_coefs_reg02_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_coefs_reg_n_3_[0]\ : STD_LOGIC;
  signal rdata : STD_LOGIC;
  signal \rdata[0]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_3\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal w_hs : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute SOFT_HLUTNM of \FSM_onehot_wstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \int_coefs[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_coefs[10]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_coefs[11]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_coefs[12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_coefs[13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_coefs[14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_coefs[15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_coefs[16]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_coefs[17]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_coefs[18]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_coefs[19]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_coefs[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_coefs[20]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_coefs[21]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_coefs[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_coefs[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_coefs[24]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_coefs[25]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_coefs[26]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_coefs[27]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_coefs[28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_coefs[29]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_coefs[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_coefs[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_coefs[31]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_coefs[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_coefs[32]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_coefs[33]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_coefs[34]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_coefs[35]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_coefs[36]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_coefs[37]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_coefs[38]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_coefs[39]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_coefs[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_coefs[40]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_coefs[41]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_coefs[42]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_coefs[43]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_coefs[44]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_coefs[45]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_coefs[46]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_coefs[47]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_coefs[48]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_coefs[49]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_coefs[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_coefs[50]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_coefs[51]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_coefs[52]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_coefs[53]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_coefs[54]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_coefs[55]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_coefs[56]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_coefs[57]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_coefs[58]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_coefs[59]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_coefs[5]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_coefs[60]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_coefs[61]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_coefs[62]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_coefs[63]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_coefs[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_coefs[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_coefs[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_coefs[9]_i_1\ : label is "soft_lutpair11";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  coefs(62 downto 0) <= \^coefs\(62 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_1_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
\int_coefs[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_coefs_reg_n_3_[0]\,
      O => int_coefs_reg02_out(0)
    );
\int_coefs[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(9),
      O => int_coefs_reg02_out(10)
    );
\int_coefs[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(10),
      O => int_coefs_reg02_out(11)
    );
\int_coefs[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(11),
      O => int_coefs_reg02_out(12)
    );
\int_coefs[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(12),
      O => int_coefs_reg02_out(13)
    );
\int_coefs[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(13),
      O => int_coefs_reg02_out(14)
    );
\int_coefs[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(14),
      O => int_coefs_reg02_out(15)
    );
\int_coefs[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(15),
      O => int_coefs_reg02_out(16)
    );
\int_coefs[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(16),
      O => int_coefs_reg02_out(17)
    );
\int_coefs[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(17),
      O => int_coefs_reg02_out(18)
    );
\int_coefs[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(18),
      O => int_coefs_reg02_out(19)
    );
\int_coefs[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(0),
      O => int_coefs_reg02_out(1)
    );
\int_coefs[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(19),
      O => int_coefs_reg02_out(20)
    );
\int_coefs[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(20),
      O => int_coefs_reg02_out(21)
    );
\int_coefs[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(21),
      O => int_coefs_reg02_out(22)
    );
\int_coefs[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(22),
      O => int_coefs_reg02_out(23)
    );
\int_coefs[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(23),
      O => int_coefs_reg02_out(24)
    );
\int_coefs[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(24),
      O => int_coefs_reg02_out(25)
    );
\int_coefs[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(25),
      O => int_coefs_reg02_out(26)
    );
\int_coefs[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(26),
      O => int_coefs_reg02_out(27)
    );
\int_coefs[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(27),
      O => int_coefs_reg02_out(28)
    );
\int_coefs[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(28),
      O => int_coefs_reg02_out(29)
    );
\int_coefs[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(1),
      O => int_coefs_reg02_out(2)
    );
\int_coefs[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(29),
      O => int_coefs_reg02_out(30)
    );
\int_coefs[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => w_hs,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[2]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => int_coefs3_out
    );
\int_coefs[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(30),
      O => int_coefs_reg02_out(31)
    );
\int_coefs[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      O => w_hs
    );
\int_coefs[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(31),
      O => int_coefs_reg0(0)
    );
\int_coefs[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(32),
      O => int_coefs_reg0(1)
    );
\int_coefs[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(33),
      O => int_coefs_reg0(2)
    );
\int_coefs[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(34),
      O => int_coefs_reg0(3)
    );
\int_coefs[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(35),
      O => int_coefs_reg0(4)
    );
\int_coefs[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(36),
      O => int_coefs_reg0(5)
    );
\int_coefs[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(37),
      O => int_coefs_reg0(6)
    );
\int_coefs[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(38),
      O => int_coefs_reg0(7)
    );
\int_coefs[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(2),
      O => int_coefs_reg02_out(3)
    );
\int_coefs[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(39),
      O => int_coefs_reg0(8)
    );
\int_coefs[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(40),
      O => int_coefs_reg0(9)
    );
\int_coefs[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(41),
      O => int_coefs_reg0(10)
    );
\int_coefs[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(42),
      O => int_coefs_reg0(11)
    );
\int_coefs[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(43),
      O => int_coefs_reg0(12)
    );
\int_coefs[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(44),
      O => int_coefs_reg0(13)
    );
\int_coefs[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(45),
      O => int_coefs_reg0(14)
    );
\int_coefs[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(46),
      O => int_coefs_reg0(15)
    );
\int_coefs[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(47),
      O => int_coefs_reg0(16)
    );
\int_coefs[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(48),
      O => int_coefs_reg0(17)
    );
\int_coefs[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(3),
      O => int_coefs_reg02_out(4)
    );
\int_coefs[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(49),
      O => int_coefs_reg0(18)
    );
\int_coefs[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(50),
      O => int_coefs_reg0(19)
    );
\int_coefs[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(51),
      O => int_coefs_reg0(20)
    );
\int_coefs[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(52),
      O => int_coefs_reg0(21)
    );
\int_coefs[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(53),
      O => int_coefs_reg0(22)
    );
\int_coefs[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^coefs\(54),
      O => int_coefs_reg0(23)
    );
\int_coefs[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(55),
      O => int_coefs_reg0(24)
    );
\int_coefs[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(56),
      O => int_coefs_reg0(25)
    );
\int_coefs[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(57),
      O => int_coefs_reg0(26)
    );
\int_coefs[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(58),
      O => int_coefs_reg0(27)
    );
\int_coefs[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(4),
      O => int_coefs_reg02_out(5)
    );
\int_coefs[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(59),
      O => int_coefs_reg0(28)
    );
\int_coefs[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(60),
      O => int_coefs_reg0(29)
    );
\int_coefs[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(61),
      O => int_coefs_reg0(30)
    );
\int_coefs[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => w_hs,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[2]\,
      O => int_coefs
    );
\int_coefs[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^coefs\(62),
      O => int_coefs_reg0(31)
    );
\int_coefs[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(5),
      O => int_coefs_reg02_out(6)
    );
\int_coefs[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^coefs\(6),
      O => int_coefs_reg02_out(7)
    );
\int_coefs[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(7),
      O => int_coefs_reg02_out(8)
    );
\int_coefs[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^coefs\(8),
      O => int_coefs_reg02_out(9)
    );
\int_coefs_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(0),
      Q => \int_coefs_reg_n_3_[0]\,
      R => ap_rst_n_inv
    );
\int_coefs_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(10),
      Q => \^coefs\(9),
      R => ap_rst_n_inv
    );
\int_coefs_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(11),
      Q => \^coefs\(10),
      R => ap_rst_n_inv
    );
\int_coefs_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(12),
      Q => \^coefs\(11),
      R => ap_rst_n_inv
    );
\int_coefs_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(13),
      Q => \^coefs\(12),
      R => ap_rst_n_inv
    );
\int_coefs_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(14),
      Q => \^coefs\(13),
      R => ap_rst_n_inv
    );
\int_coefs_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(15),
      Q => \^coefs\(14),
      R => ap_rst_n_inv
    );
\int_coefs_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(16),
      Q => \^coefs\(15),
      R => ap_rst_n_inv
    );
\int_coefs_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(17),
      Q => \^coefs\(16),
      R => ap_rst_n_inv
    );
\int_coefs_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(18),
      Q => \^coefs\(17),
      R => ap_rst_n_inv
    );
\int_coefs_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(19),
      Q => \^coefs\(18),
      R => ap_rst_n_inv
    );
\int_coefs_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(1),
      Q => \^coefs\(0),
      R => ap_rst_n_inv
    );
\int_coefs_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(20),
      Q => \^coefs\(19),
      R => ap_rst_n_inv
    );
\int_coefs_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(21),
      Q => \^coefs\(20),
      R => ap_rst_n_inv
    );
\int_coefs_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(22),
      Q => \^coefs\(21),
      R => ap_rst_n_inv
    );
\int_coefs_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(23),
      Q => \^coefs\(22),
      R => ap_rst_n_inv
    );
\int_coefs_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(24),
      Q => \^coefs\(23),
      R => ap_rst_n_inv
    );
\int_coefs_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(25),
      Q => \^coefs\(24),
      R => ap_rst_n_inv
    );
\int_coefs_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(26),
      Q => \^coefs\(25),
      R => ap_rst_n_inv
    );
\int_coefs_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(27),
      Q => \^coefs\(26),
      R => ap_rst_n_inv
    );
\int_coefs_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(28),
      Q => \^coefs\(27),
      R => ap_rst_n_inv
    );
\int_coefs_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(29),
      Q => \^coefs\(28),
      R => ap_rst_n_inv
    );
\int_coefs_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(2),
      Q => \^coefs\(1),
      R => ap_rst_n_inv
    );
\int_coefs_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(30),
      Q => \^coefs\(29),
      R => ap_rst_n_inv
    );
\int_coefs_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(31),
      Q => \^coefs\(30),
      R => ap_rst_n_inv
    );
\int_coefs_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(0),
      Q => \^coefs\(31),
      R => ap_rst_n_inv
    );
\int_coefs_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(1),
      Q => \^coefs\(32),
      R => ap_rst_n_inv
    );
\int_coefs_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(2),
      Q => \^coefs\(33),
      R => ap_rst_n_inv
    );
\int_coefs_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(3),
      Q => \^coefs\(34),
      R => ap_rst_n_inv
    );
\int_coefs_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(4),
      Q => \^coefs\(35),
      R => ap_rst_n_inv
    );
\int_coefs_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(5),
      Q => \^coefs\(36),
      R => ap_rst_n_inv
    );
\int_coefs_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(6),
      Q => \^coefs\(37),
      R => ap_rst_n_inv
    );
\int_coefs_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(7),
      Q => \^coefs\(38),
      R => ap_rst_n_inv
    );
\int_coefs_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(3),
      Q => \^coefs\(2),
      R => ap_rst_n_inv
    );
\int_coefs_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(8),
      Q => \^coefs\(39),
      R => ap_rst_n_inv
    );
\int_coefs_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(9),
      Q => \^coefs\(40),
      R => ap_rst_n_inv
    );
\int_coefs_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(10),
      Q => \^coefs\(41),
      R => ap_rst_n_inv
    );
\int_coefs_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(11),
      Q => \^coefs\(42),
      R => ap_rst_n_inv
    );
\int_coefs_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(12),
      Q => \^coefs\(43),
      R => ap_rst_n_inv
    );
\int_coefs_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(13),
      Q => \^coefs\(44),
      R => ap_rst_n_inv
    );
\int_coefs_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(14),
      Q => \^coefs\(45),
      R => ap_rst_n_inv
    );
\int_coefs_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(15),
      Q => \^coefs\(46),
      R => ap_rst_n_inv
    );
\int_coefs_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(16),
      Q => \^coefs\(47),
      R => ap_rst_n_inv
    );
\int_coefs_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(17),
      Q => \^coefs\(48),
      R => ap_rst_n_inv
    );
\int_coefs_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(4),
      Q => \^coefs\(3),
      R => ap_rst_n_inv
    );
\int_coefs_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(18),
      Q => \^coefs\(49),
      R => ap_rst_n_inv
    );
\int_coefs_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(19),
      Q => \^coefs\(50),
      R => ap_rst_n_inv
    );
\int_coefs_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(20),
      Q => \^coefs\(51),
      R => ap_rst_n_inv
    );
\int_coefs_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(21),
      Q => \^coefs\(52),
      R => ap_rst_n_inv
    );
\int_coefs_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(22),
      Q => \^coefs\(53),
      R => ap_rst_n_inv
    );
\int_coefs_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(23),
      Q => \^coefs\(54),
      R => ap_rst_n_inv
    );
\int_coefs_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(24),
      Q => \^coefs\(55),
      R => ap_rst_n_inv
    );
\int_coefs_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(25),
      Q => \^coefs\(56),
      R => ap_rst_n_inv
    );
\int_coefs_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(26),
      Q => \^coefs\(57),
      R => ap_rst_n_inv
    );
\int_coefs_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(27),
      Q => \^coefs\(58),
      R => ap_rst_n_inv
    );
\int_coefs_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(5),
      Q => \^coefs\(4),
      R => ap_rst_n_inv
    );
\int_coefs_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(28),
      Q => \^coefs\(59),
      R => ap_rst_n_inv
    );
\int_coefs_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(29),
      Q => \^coefs\(60),
      R => ap_rst_n_inv
    );
\int_coefs_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(30),
      Q => \^coefs\(61),
      R => ap_rst_n_inv
    );
\int_coefs_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs,
      D => int_coefs_reg0(31),
      Q => \^coefs\(62),
      R => ap_rst_n_inv
    );
\int_coefs_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(6),
      Q => \^coefs\(5),
      R => ap_rst_n_inv
    );
\int_coefs_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(7),
      Q => \^coefs\(6),
      R => ap_rst_n_inv
    );
\int_coefs_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(8),
      Q => \^coefs\(7),
      R => ap_rst_n_inv
    );
\int_coefs_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_coefs3_out,
      D => int_coefs_reg02_out(9),
      Q => \^coefs\(8),
      R => ap_rst_n_inv
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \int_coefs_reg_n_3_[0]\,
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(31),
      O => \rdata[0]_i_1_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(9),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(41),
      O => \rdata[10]_i_1_n_3\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(10),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(42),
      O => \rdata[11]_i_1_n_3\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(11),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(43),
      O => \rdata[12]_i_1_n_3\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(12),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(44),
      O => \rdata[13]_i_1_n_3\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(13),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(45),
      O => \rdata[14]_i_1_n_3\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(14),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(46),
      O => \rdata[15]_i_1_n_3\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(15),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(47),
      O => \rdata[16]_i_1_n_3\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(16),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(48),
      O => \rdata[17]_i_1_n_3\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(17),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(49),
      O => \rdata[18]_i_1_n_3\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(18),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(50),
      O => \rdata[19]_i_1_n_3\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(0),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(32),
      O => \rdata[1]_i_1_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(19),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(51),
      O => \rdata[20]_i_1_n_3\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(20),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(52),
      O => \rdata[21]_i_1_n_3\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(21),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(53),
      O => \rdata[22]_i_1_n_3\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(22),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(54),
      O => \rdata[23]_i_1_n_3\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(23),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(55),
      O => \rdata[24]_i_1_n_3\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(24),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(56),
      O => \rdata[25]_i_1_n_3\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(25),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(57),
      O => \rdata[26]_i_1_n_3\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(26),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(58),
      O => \rdata[27]_i_1_n_3\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(27),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(59),
      O => \rdata[28]_i_1_n_3\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(28),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(60),
      O => \rdata[29]_i_1_n_3\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(1),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(33),
      O => \rdata[2]_i_1_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(29),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(61),
      O => \rdata[30]_i_1_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => s_axi_control_ARADDR(4),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => rdata
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(30),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(62),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(2),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(34),
      O => \rdata[3]_i_1_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(35),
      O => \rdata[4]_i_1_n_3\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(4),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(36),
      O => \rdata[5]_i_1_n_3\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(5),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(37),
      O => \rdata[6]_i_1_n_3\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(6),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(38),
      O => \rdata[7]_i_1_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(7),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(39),
      O => \rdata[8]_i_1_n_3\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      I2 => \^coefs\(8),
      I3 => s_axi_control_ARADDR(2),
      I4 => \^coefs\(40),
      O => \rdata[9]_i_1_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[0]_i_1_n_3\,
      Q => s_axi_control_RDATA(0),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[10]_i_1_n_3\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[11]_i_1_n_3\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[12]_i_1_n_3\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[13]_i_1_n_3\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[14]_i_1_n_3\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[15]_i_1_n_3\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[16]_i_1_n_3\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[17]_i_1_n_3\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[18]_i_1_n_3\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[19]_i_1_n_3\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[1]_i_1_n_3\,
      Q => s_axi_control_RDATA(1),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[20]_i_1_n_3\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[21]_i_1_n_3\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[22]_i_1_n_3\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[23]_i_1_n_3\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[24]_i_1_n_3\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[25]_i_1_n_3\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[26]_i_1_n_3\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[27]_i_1_n_3\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[28]_i_1_n_3\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[29]_i_1_n_3\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[2]_i_1_n_3\,
      Q => s_axi_control_RDATA(2),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[30]_i_1_n_3\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[31]_i_3_n_3\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[3]_i_1_n_3\,
      Q => s_axi_control_RDATA(3),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[4]_i_1_n_3\,
      Q => s_axi_control_RDATA(4),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[5]_i_1_n_3\,
      Q => s_axi_control_RDATA(5),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[6]_i_1_n_3\,
      Q => s_axi_control_RDATA(6),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[7]_i_1_n_3\,
      Q => s_axi_control_RDATA(7),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[8]_i_1_n_3\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_3\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rdata,
      D => \rdata[9]_i_1_n_3\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1_n_3\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln51_fu_181_p2 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 61 downto 0 );
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready : out STD_LOGIC;
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg : in STD_LOGIC;
    input_r_TVALID_int_regslice : in STD_LOGIC;
    \i_fu_94_reg[6]\ : in STD_LOGIC;
    \i_fu_94_reg[6]_0\ : in STD_LOGIC;
    \i_fu_94_reg[6]_1\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter14_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2 : in STD_LOGIC;
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gmem_ARREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    gmem_BVALID : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    gmem_AWREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    \ap_CS_fsm_reg[24]_0\ : in STD_LOGIC;
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init : entity is "equalizer_flow_control_loop_pipe_sequential_init";
end equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init is
  signal \^add_ln51_fu_181_p2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_3\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[2]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[2]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[2]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[6]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[6]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[6]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277[6]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[61]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[61]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_277_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\ : STD_LOGIC;
  signal \i_fu_94[6]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln51_fu_175_p2 : STD_LOGIC;
  signal \NLW_gmem_addr_reg_277_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_277_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_277_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of ap_done_cache_i_2 : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter9_i_1 : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1 : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \gmem_addr_reg_277[61]_i_1\ : label is "soft_lutpair307";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_277_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_94[0]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \i_fu_94[1]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_fu_94[2]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \i_fu_94[3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \i_fu_94[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \i_fu_94[6]_i_8\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \i_fu_94[6]_i_9\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mem_reg[3][0]_srl4_i_1__0\ : label is "soft_lutpair300";
begin
  add_ln51_fu_181_p2(6 downto 0) <= \^add_ln51_fu_181_p2\(6 downto 0);
  grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg <= \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\;
\ap_CS_fsm[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B00FFFF"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => ap_done_cache,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[25]\(5),
      I4 => \ap_CS_fsm_reg[24]_0\,
      O => \ap_CS_fsm_reg[24]\(0)
    );
\ap_CS_fsm[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20FFFFAA20AA20"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(5),
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_done_reg1,
      I4 => input_r_TVALID_int_regslice,
      I5 => \ap_CS_fsm_reg[25]\(6),
      O => \ap_CS_fsm_reg[24]\(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_3\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter14_reg,
      I1 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      O => ap_done_reg1
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_3\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880A8800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln51_fu_175_p2,
      I3 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I4 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter9_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      O => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce
    );
ap_enable_reg_pp0_iter9_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF00A2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => \i_fu_94_reg[6]_1\,
      I2 => \^add_ln51_fu_181_p2\(0),
      I3 => input_r_TVALID_int_regslice,
      I4 => \i_fu_94_reg[6]\,
      I5 => \i_fu_94_reg[6]_0\,
      O => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\
    );
ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I2 => icmp_ln51_fu_175_p2,
      O => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFF575"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I4 => ap_loop_exit_ready_pp0_iter14_reg,
      O => \ap_loop_init_int_i_1__0_n_3\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_3\,
      Q => ap_loop_init_int,
      R => '0'
    );
\gmem_addr_reg_277[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => Q(2),
      I3 => gmem_addr_reg_793(2),
      O => \gmem_addr_reg_277[2]_i_2_n_3\
    );
\gmem_addr_reg_277[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => Q(1),
      I3 => gmem_addr_reg_793(1),
      O => \gmem_addr_reg_277[2]_i_3_n_3\
    );
\gmem_addr_reg_277[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I3 => gmem_addr_reg_793(0),
      O => \gmem_addr_reg_277[2]_i_4_n_3\
    );
\gmem_addr_reg_277[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln51_fu_175_p2,
      I1 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      O => E(0)
    );
\gmem_addr_reg_277[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => Q(6),
      I3 => gmem_addr_reg_793(6),
      O => \gmem_addr_reg_277[6]_i_2_n_3\
    );
\gmem_addr_reg_277[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I3 => gmem_addr_reg_793(5),
      O => \gmem_addr_reg_277[6]_i_3_n_3\
    );
\gmem_addr_reg_277[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => Q(4),
      I3 => gmem_addr_reg_793(4),
      O => \gmem_addr_reg_277[6]_i_4_n_3\
    );
\gmem_addr_reg_277[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I3 => gmem_addr_reg_793(3),
      O => \gmem_addr_reg_277[6]_i_5_n_3\
    );
\gmem_addr_reg_277_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[6]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[10]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[10]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[10]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(10 downto 7),
      S(3 downto 0) => gmem_addr_reg_793(10 downto 7)
    );
\gmem_addr_reg_277_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[10]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[14]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[14]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[14]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(14 downto 11),
      S(3 downto 0) => gmem_addr_reg_793(14 downto 11)
    );
\gmem_addr_reg_277_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[14]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[18]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[18]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[18]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(18 downto 15),
      S(3 downto 0) => gmem_addr_reg_793(18 downto 15)
    );
\gmem_addr_reg_277_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[18]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[22]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[22]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[22]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(22 downto 19),
      S(3 downto 0) => gmem_addr_reg_793(22 downto 19)
    );
\gmem_addr_reg_277_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[22]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[26]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[26]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[26]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(26 downto 23),
      S(3 downto 0) => gmem_addr_reg_793(26 downto 23)
    );
\gmem_addr_reg_277_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_277_reg[2]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[2]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[2]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => gmem_addr_reg_793(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => D(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_277_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_277[2]_i_2_n_3\,
      S(2) => \gmem_addr_reg_277[2]_i_3_n_3\,
      S(1) => \gmem_addr_reg_277[2]_i_4_n_3\,
      S(0) => S(0)
    );
\gmem_addr_reg_277_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[26]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[30]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[30]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[30]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(30 downto 27),
      S(3 downto 0) => gmem_addr_reg_793(30 downto 27)
    );
\gmem_addr_reg_277_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[30]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[34]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[34]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[34]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[34]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(34 downto 31),
      S(3 downto 0) => gmem_addr_reg_793(34 downto 31)
    );
\gmem_addr_reg_277_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[34]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[38]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[38]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[38]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[38]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(38 downto 35),
      S(3 downto 0) => gmem_addr_reg_793(38 downto 35)
    );
\gmem_addr_reg_277_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[38]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[42]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[42]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[42]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[42]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(42 downto 39),
      S(3 downto 0) => gmem_addr_reg_793(42 downto 39)
    );
\gmem_addr_reg_277_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[42]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[46]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[46]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[46]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[46]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(46 downto 43),
      S(3 downto 0) => gmem_addr_reg_793(46 downto 43)
    );
\gmem_addr_reg_277_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[46]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[50]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[50]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[50]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[50]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(50 downto 47),
      S(3 downto 0) => gmem_addr_reg_793(50 downto 47)
    );
\gmem_addr_reg_277_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[50]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[54]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[54]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[54]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[54]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(54 downto 51),
      S(3 downto 0) => gmem_addr_reg_793(54 downto 51)
    );
\gmem_addr_reg_277_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[54]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[58]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[58]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[58]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[58]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => D(58 downto 55),
      S(3 downto 0) => gmem_addr_reg_793(58 downto 55)
    );
\gmem_addr_reg_277_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[58]_i_1_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_277_reg[61]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_277_reg[61]_i_2_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[61]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_277_reg[61]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_reg_793(61 downto 59)
    );
\gmem_addr_reg_277_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_277_reg[2]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_277_reg[6]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_277_reg[6]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_277_reg[6]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_277_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_reg_793(6 downto 3),
      O(3 downto 0) => D(6 downto 3),
      S(3) => \gmem_addr_reg_277[6]_i_2_n_3\,
      S(2) => \gmem_addr_reg_277[6]_i_3_n_3\,
      S(1) => \gmem_addr_reg_277[6]_i_4_n_3\,
      S(0) => \gmem_addr_reg_277[6]_i_5_n_3\
    );
grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8AFF8AFF8AFF8A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I2 => icmp_ln51_fu_175_p2,
      I3 => \ap_CS_fsm_reg[25]\(4),
      I4 => j_reg_401(0),
      I5 => j_reg_401(1),
      O => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1
    );
\i_fu_94[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \^add_ln51_fu_181_p2\(0)
    );
\i_fu_94[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(1),
      I2 => Q(0),
      O => \^add_ln51_fu_181_p2\(1)
    );
\i_fu_94[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(2),
      O => \^add_ln51_fu_181_p2\(2)
    );
\i_fu_94[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      O => \^add_ln51_fu_181_p2\(3)
    );
\i_fu_94[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00800000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => ap_loop_init,
      I4 => Q(3),
      I5 => Q(4),
      O => \^add_ln51_fu_181_p2\(4)
    );
\i_fu_94[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => Q(5),
      I1 => \i_fu_94[6]_i_9_n_3\,
      I2 => Q(4),
      I3 => Q(3),
      I4 => ap_loop_init_int,
      O => \^add_ln51_fu_181_p2\(5)
    );
\i_fu_94[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I2 => icmp_ln51_fu_175_p2,
      I3 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      O => SR(0)
    );
\i_fu_94[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000080008"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      I1 => input_r_TVALID_int_regslice,
      I2 => \i_fu_94_reg[6]\,
      I3 => \i_fu_94_reg[6]_0\,
      I4 => \^add_ln51_fu_181_p2\(0),
      I5 => \i_fu_94_reg[6]_1\,
      O => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0(0)
    );
\i_fu_94[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => Q(3),
      I2 => Q(4),
      I3 => \i_fu_94[6]_i_9_n_3\,
      I4 => Q(5),
      I5 => Q(6),
      O => \^add_ln51_fu_181_p2\(6)
    );
\i_fu_94[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \^add_ln51_fu_181_p2\(0),
      O => icmp_ln51_fu_175_p2
    );
\i_fu_94[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      O => ap_loop_init
    );
\i_fu_94[6]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      O => \i_fu_94[6]_i_9_n_3\
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFF00000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[25]\(3),
      I1 => ap_enable_reg_pp0_iter15,
      I2 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I3 => mem_reg,
      I4 => gmem_BVALID,
      I5 => full_n_reg,
      O => pop
    );
\mem_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF22E200000000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => mem_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I4 => \ap_CS_fsm_reg[25]\(0),
      I5 => gmem_ARREADY,
      O => push
    );
\mem_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88A88888"
    )
        port map (
      I0 => gmem_AWREADY,
      I1 => \ap_CS_fsm_reg[25]\(1),
      I2 => mem_reg,
      I3 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I4 => ap_enable_reg_pp0_iter9,
      O => push_1
    );
mem_reg_i_36: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => mem_reg,
      I1 => \^grp_equalizer_pipeline_vitis_loop_51_1_fu_465_ap_start_reg_reg\,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => gmem_WREADY,
      I4 => \ap_CS_fsm_reg[25]\(2),
      O => push_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gmem_addr_reg_793_reg[61]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \accumulate_fu_66_reg[0]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg : in STD_LOGIC;
    \accumulate_fu_66_reg[0]_0\ : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter10_reg : in STD_LOGIC;
    i_fu_70_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg1 : in STD_LOGIC;
    ap_NS_fsm113_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11 : entity is "equalizer_flow_control_loop_pipe_sequential_init";
end equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11 is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \gmem_addr_reg_252[2]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[2]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[2]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[2]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[2]_i_6_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_6_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_8_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252[6]_i_9_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[61]_i_2_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[61]_i_2_n_6\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_reg_252_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\ : STD_LOGIC;
  signal ram_reg_i_49_n_3 : STD_LOGIC;
  signal ram_reg_i_50_n_3 : STD_LOGIC;
  signal \NLW_gmem_addr_reg_252_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_reg_252_reg[61]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_reg_252_reg[61]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair295";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[61]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_reg_252_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \i_2_reg_238[0]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \i_2_reg_238[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_2_reg_238[3]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \i_2_reg_238[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \i_2_reg_238[5]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \i_2_reg_238[6]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \i_fu_70[6]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of ram_reg_i_50 : label is "soft_lutpair295";
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  E(0) <= \^e\(0);
  grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready <= \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\;
\accumulate_fu_66[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880800008808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I2 => \accumulate_fu_66_reg[0]_0\,
      I3 => gmem_RVALID,
      I4 => \accumulate_fu_66_reg[0]\,
      I5 => gmem_ARREADY,
      O => ap_loop_init_int_reg_0
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB0000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => ap_loop_exit_ready_pp0_iter10_reg,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(0),
      I5 => ap_NS_fsm113_out,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88FFFF8A888A88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_done_reg1,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I3 => ap_done_cache,
      I4 => gmem_ARREADY,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => \ap_CS_fsm_reg[2]_0\,
      I2 => ap_loop_exit_ready_pp0_iter10_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \accumulate_fu_66_reg[0]\,
      I2 => \ap_CS_fsm_reg[2]_0\,
      I3 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I4 => \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\,
      O => ap_rst_n_0
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => i_fu_70_reg(6),
      I1 => \^d\(5),
      I2 => i_fu_70_reg(4),
      I3 => ram_reg_i_49_n_3,
      I4 => \ap_CS_fsm_reg[2]_0\,
      I5 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[2]_0\,
      I4 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
\gmem_addr_reg_252[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[2]_i_2_n_3\
    );
\gmem_addr_reg_252[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[2]_i_3_n_3\
    );
\gmem_addr_reg_252[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(2),
      I3 => gmem_addr_reg_793(2),
      O => \gmem_addr_reg_252[2]_i_4_n_3\
    );
\gmem_addr_reg_252[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(1),
      I3 => gmem_addr_reg_793(1),
      O => \gmem_addr_reg_252[2]_i_5_n_3\
    );
\gmem_addr_reg_252[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(0),
      I3 => gmem_addr_reg_793(0),
      O => \gmem_addr_reg_252[2]_i_6_n_3\
    );
\gmem_addr_reg_252[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => i_fu_70_reg(6),
      I2 => i_fu_70_reg(5),
      I3 => ram_reg_i_50_n_3,
      I4 => i_fu_70_reg(4),
      I5 => ram_reg_i_49_n_3,
      O => \^e\(0)
    );
\gmem_addr_reg_252[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_fu_70_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[6]_i_2_n_3\
    );
\gmem_addr_reg_252[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_fu_70_reg(5),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[6]_i_3_n_3\
    );
\gmem_addr_reg_252[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[6]_i_4_n_3\
    );
\gmem_addr_reg_252[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \gmem_addr_reg_252[6]_i_5_n_3\
    );
\gmem_addr_reg_252[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(6),
      I3 => gmem_addr_reg_793(6),
      O => \gmem_addr_reg_252[6]_i_6_n_3\
    );
\gmem_addr_reg_252[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(5),
      I3 => gmem_addr_reg_793(5),
      O => \gmem_addr_reg_252[6]_i_7_n_3\
    );
\gmem_addr_reg_252[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(4),
      I3 => gmem_addr_reg_793(4),
      O => \gmem_addr_reg_252[6]_i_8_n_3\
    );
\gmem_addr_reg_252[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F70"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(3),
      I3 => gmem_addr_reg_793(3),
      O => \gmem_addr_reg_252[6]_i_9_n_3\
    );
\gmem_addr_reg_252_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[6]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[10]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[10]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[10]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(10 downto 7),
      S(3 downto 0) => gmem_addr_reg_793(10 downto 7)
    );
\gmem_addr_reg_252_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[10]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[14]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[14]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[14]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(14 downto 11),
      S(3 downto 0) => gmem_addr_reg_793(14 downto 11)
    );
\gmem_addr_reg_252_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[14]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[18]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[18]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[18]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(18 downto 15),
      S(3 downto 0) => gmem_addr_reg_793(18 downto 15)
    );
\gmem_addr_reg_252_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[18]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[22]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[22]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[22]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(22 downto 19),
      S(3 downto 0) => gmem_addr_reg_793(22 downto 19)
    );
\gmem_addr_reg_252_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[22]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[26]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[26]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[26]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(26 downto 23),
      S(3 downto 0) => gmem_addr_reg_793(26 downto 23)
    );
\gmem_addr_reg_252_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_reg_252_reg[2]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[2]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[2]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \gmem_addr_reg_252[2]_i_2_n_3\,
      DI(2) => gmem_addr_reg_793(1),
      DI(1) => \gmem_addr_reg_252[2]_i_3_n_3\,
      DI(0) => '0',
      O(3 downto 1) => \gmem_addr_reg_793_reg[61]\(2 downto 0),
      O(0) => \NLW_gmem_addr_reg_252_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_reg_252[2]_i_4_n_3\,
      S(2) => \gmem_addr_reg_252[2]_i_5_n_3\,
      S(1) => \gmem_addr_reg_252[2]_i_6_n_3\,
      S(0) => S(0)
    );
\gmem_addr_reg_252_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[26]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[30]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[30]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[30]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(30 downto 27),
      S(3 downto 0) => gmem_addr_reg_793(30 downto 27)
    );
\gmem_addr_reg_252_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[30]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[34]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[34]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[34]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[34]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(34 downto 31),
      S(3 downto 0) => gmem_addr_reg_793(34 downto 31)
    );
\gmem_addr_reg_252_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[34]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[38]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[38]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[38]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[38]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(38 downto 35),
      S(3 downto 0) => gmem_addr_reg_793(38 downto 35)
    );
\gmem_addr_reg_252_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[38]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[42]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[42]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[42]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[42]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(42 downto 39),
      S(3 downto 0) => gmem_addr_reg_793(42 downto 39)
    );
\gmem_addr_reg_252_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[42]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[46]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[46]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[46]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[46]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(46 downto 43),
      S(3 downto 0) => gmem_addr_reg_793(46 downto 43)
    );
\gmem_addr_reg_252_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[46]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[50]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[50]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[50]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[50]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(50 downto 47),
      S(3 downto 0) => gmem_addr_reg_793(50 downto 47)
    );
\gmem_addr_reg_252_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[50]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[54]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[54]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[54]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[54]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(54 downto 51),
      S(3 downto 0) => gmem_addr_reg_793(54 downto 51)
    );
\gmem_addr_reg_252_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[54]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[58]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[58]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[58]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[58]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(58 downto 55),
      S(3 downto 0) => gmem_addr_reg_793(58 downto 55)
    );
\gmem_addr_reg_252_reg[61]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[58]_i_1_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_reg_252_reg[61]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_reg_252_reg[61]_i_2_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[61]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_reg_252_reg[61]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \gmem_addr_reg_793_reg[61]\(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_reg_793(61 downto 59)
    );
\gmem_addr_reg_252_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_reg_252_reg[2]_i_1_n_3\,
      CO(3) => \gmem_addr_reg_252_reg[6]_i_1_n_3\,
      CO(2) => \gmem_addr_reg_252_reg[6]_i_1_n_4\,
      CO(1) => \gmem_addr_reg_252_reg[6]_i_1_n_5\,
      CO(0) => \gmem_addr_reg_252_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \gmem_addr_reg_252[6]_i_2_n_3\,
      DI(2) => \gmem_addr_reg_252[6]_i_3_n_3\,
      DI(1) => \gmem_addr_reg_252[6]_i_4_n_3\,
      DI(0) => \gmem_addr_reg_252[6]_i_5_n_3\,
      O(3 downto 0) => \gmem_addr_reg_793_reg[61]\(6 downto 3),
      S(3) => \gmem_addr_reg_252[6]_i_6_n_3\,
      S(2) => \gmem_addr_reg_252[6]_i_7_n_3\,
      S(1) => \gmem_addr_reg_252[6]_i_8_n_3\,
      S(0) => \gmem_addr_reg_252[6]_i_9_n_3\
    );
\i_2_reg_238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(0),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(0)
    );
\i_2_reg_238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(1),
      O => \^d\(1)
    );
\i_2_reg_238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(2),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(2)
    );
\i_2_reg_238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(3),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(3)
    );
\i_2_reg_238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => i_fu_70_reg(4),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(4)
    );
\i_2_reg_238[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_fu_70_reg(5),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(5)
    );
\i_2_reg_238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => i_fu_70_reg(6),
      I1 => ap_loop_init_int,
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \^d\(6)
    );
\i_fu_70[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAAF999FAAAFAAA"
    )
        port map (
      I0 => i_fu_70_reg(6),
      I1 => i_fu_70_reg(4),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => i_fu_70_reg(5),
      I5 => ram_reg_i_49_n_3,
      O => ADDRARDADDR(6)
    );
ram_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0999FAAA"
    )
        port map (
      I0 => i_fu_70_reg(5),
      I1 => i_fu_70_reg(4),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I4 => ram_reg_i_49_n_3,
      O => ADDRARDADDR(5)
    );
ram_reg_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010101"
    )
        port map (
      I0 => i_fu_70_reg(0),
      I1 => i_fu_70_reg(1),
      I2 => i_fu_70_reg(2),
      I3 => ap_loop_init_int,
      I4 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I5 => i_fu_70_reg(3),
      O => ram_reg_i_49_n_3
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFE00000001"
    )
        port map (
      I0 => i_fu_70_reg(3),
      I1 => i_fu_70_reg(2),
      I2 => i_fu_70_reg(1),
      I3 => i_fu_70_reg(0),
      I4 => ram_reg_i_50_n_3,
      I5 => i_fu_70_reg(4),
      O => ADDRARDADDR(4)
    );
ram_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_i_50_n_3
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0AAA0AAA0AAA0999"
    )
        port map (
      I0 => i_fu_70_reg(3),
      I1 => i_fu_70_reg(2),
      I2 => ap_loop_init_int,
      I3 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I4 => i_fu_70_reg(1),
      I5 => i_fu_70_reg(0),
      O => ADDRARDADDR(3)
    );
ram_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEE0111"
    )
        port map (
      I0 => i_fu_70_reg(0),
      I1 => i_fu_70_reg(1),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => i_fu_70_reg(2),
      O => ADDRARDADDR(2)
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A15"
    )
        port map (
      I0 => i_fu_70_reg(1),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => i_fu_70_reg(0),
      O => ADDRARDADDR(1)
    );
ram_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => i_fu_70_reg(0),
      O => ADDRARDADDR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    p_13_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_rreq : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    rreq_handling_reg : out STD_LOGIC;
    m_axi_gmem_ARREADY_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARREADY_1 : out STD_LOGIC;
    m_axi_gmem_ARREADY_2 : out STD_LOGIC;
    m_axi_gmem_ARREADY_3 : out STD_LOGIC;
    m_axi_gmem_ARREADY_4 : out STD_LOGIC;
    m_axi_gmem_ARREADY_5 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17\ is
  signal \dout_vld_i_1__9_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__9_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \full_n_i_2__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal need_rlast : STD_LOGIC;
  signal \^next_rreq\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^p_13_in\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \empty_n_i_2__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \full_n_i_2__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__10\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__10\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__6\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1__0\ : label is "soft_lutpair41";
begin
  fifo_rctl_ready <= \^fifo_rctl_ready\;
  next_rreq <= \^next_rreq\;
  p_13_in <= \^p_13_in\;
  p_14_in <= \^p_14_in\;
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EA"
    )
        port map (
      I0 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \^fifo_rctl_ready\,
      I3 => m_axi_gmem_ARREADY,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I3 => m_axi_gmem_ARREADY,
      O => \^p_13_in\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(0),
      O => m_axi_gmem_ARREADY_1
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(1),
      O => m_axi_gmem_ARREADY_2
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(2),
      O => m_axi_gmem_ARREADY_3
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      O => m_axi_gmem_ARREADY_4
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B000"
    )
        port map (
      I0 => m_axi_gmem_ARREADY,
      I1 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I3 => \^fifo_rctl_ready\,
      I4 => \could_multi_bursts.last_loop__10\,
      I5 => \could_multi_bursts.arlen_buf_reg[3]\(3),
      O => m_axi_gmem_ARREADY_5
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_0(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7500FF00"
    )
        port map (
      I0 => \could_multi_bursts.last_loop__10\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \could_multi_bursts.ARVALID_Dummy_reg_1\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => \^fifo_rctl_ready\,
      I5 => rreq_handling_reg_0,
      O => m_axi_gmem_ARREADY_0
    );
\dout_vld_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => need_rlast,
      I2 => RBURST_READY_Dummy,
      O => \dout_vld_i_1__9_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__9_n_3\,
      Q => need_rlast,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00BA00BA00"
    )
        port map (
      I0 => \empty_n_i_2__9_n_3\,
      I1 => RBURST_READY_Dummy,
      I2 => need_rlast,
      I3 => empty_n_reg_n_3,
      I4 => \^fifo_rctl_ready\,
      I5 => \^p_13_in\,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__9_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__9_n_3\,
      I2 => \^p_13_in\,
      I3 => \^fifo_rctl_ready\,
      I4 => pop,
      O => \full_n_i_1__9_n_3\
    );
\full_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__9_n_3\
    );
full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => RBURST_READY_Dummy,
      I1 => need_rlast,
      I2 => empty_n_reg_n_3,
      O => pop
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_3\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__9_n_3\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__10_n_3\
    );
\mOutPtr[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__10_n_3\
    );
\mOutPtr[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__10_n_3\
    );
\mOutPtr[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78778888"
    )
        port map (
      I0 => \^fifo_rctl_ready\,
      I1 => \^p_13_in\,
      I2 => RBURST_READY_Dummy,
      I3 => need_rlast,
      I4 => empty_n_reg_n_3,
      O => \mOutPtr[4]_i_1__7_n_3\
    );
\mOutPtr[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2__6_n_3\
    );
\mOutPtr[4]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \^p_13_in\,
      I1 => \^fifo_rctl_ready\,
      I2 => empty_n_reg_n_3,
      I3 => need_rlast,
      I4 => RBURST_READY_Dummy,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_3\,
      D => \mOutPtr[0]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_3\,
      D => \mOutPtr[1]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_3\,
      D => \mOutPtr[2]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_3\,
      D => \mOutPtr[3]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__7_n_3\,
      D => \mOutPtr[4]_i_2__6_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => \^p_14_in\,
      I2 => CO(0),
      I3 => Q(0),
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^p_14_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\sect_cnt[51]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_rreq\,
      I1 => \^p_14_in\,
      O => E(0)
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\,
      I1 => \sect_len_buf_reg[9]_0\,
      I2 => \^p_13_in\,
      I3 => \could_multi_bursts.ARVALID_Dummy_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^p_14_in\
    );
\start_addr[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => Q(0),
      O => \^next_rreq\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout_vld_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \push__0\ : in STD_LOGIC;
    pop : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    dout_vld_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_r_TVALID_int_regslice : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_coefs_fu_180 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2\ is
  signal \dout_vld_i_1__0_n_3\ : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal \^dout_vld_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__2_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \full_n_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[22]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \i_1_reg_390[7]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair292";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  dout_vld_reg_1(0) <= \^dout_vld_reg_1\(0);
  empty_n_reg_0 <= \^empty_n_reg_0\;
  ursp_ready <= \^ursp_ready\;
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAEAAAAA"
    )
        port map (
      I0 => \^dout_vld_reg_1\(0),
      I1 => input_r_TVALID_int_regslice,
      I2 => dout_vld_reg_3(0),
      I3 => state_fu_184(1),
      I4 => state_fu_184(0),
      I5 => read_coefs_fu_180,
      O => D(0)
    );
\ap_CS_fsm[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => dout_vld_reg_3(1),
      I2 => \ap_CS_fsm_reg[22]\,
      O => D(1)
    );
\dout_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBFFAAAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => dout_vld_reg_2,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter15,
      I4 => \^dout_vld_reg_0\,
      I5 => dout_vld_reg_3(1),
      O => \dout_vld_i_1__0_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__0_n_3\,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \empty_n_i_2__2_n_3\,
      I3 => pop,
      I4 => \push__0\,
      I5 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      O => \empty_n_i_2__2_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__2_n_3\,
      I2 => \full_n_i_2__0_n_3\,
      I3 => \^ursp_ready\,
      I4 => \push__0\,
      I5 => pop,
      O => \full_n_i_1__1_n_3\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => \full_n_i_2__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_3\,
      Q => \^ursp_ready\,
      R => '0'
    );
\i_1_reg_390[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => dout_vld_reg_3(1),
      O => \^dout_vld_reg_1\(0)
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => \push__0\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => pop,
      I3 => \push__0\,
      I4 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__1_n_3\
    );
\mOutPtr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => pop,
      I4 => \push__0\,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem is
  port (
    full_n_reg : out STD_LOGIC;
    rnext : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    \i_fu_94_reg[6]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    \i_fu_94_reg[6]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    raddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pop_0 : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    push_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem : entity is "equalizer_gmem_m_axi_mem";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem is
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rnext\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-4 {cell *THIS*} {string 4}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 540;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 496;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[0]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \raddr_reg[1]_i_1__0\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \raddr_reg[2]_i_1__0\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \raddr_reg[3]_i_1__0\ : label is "soft_lutpair276";
begin
  rnext(3 downto 0) <= \^rnext\(3 downto 0);
\i_fu_94[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \i_fu_94_reg[6]\,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => \i_fu_94_reg[6]_0\,
      I3 => ap_enable_reg_pp0_iter9,
      O => full_n_reg
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => raddr_reg(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 5) => Q(3 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1 downto 0) => dout(33 downto 32),
      DOPBDOP(1 downto 0) => dout(35 downto 34),
      ENARDEN => mem_reg_0,
      ENBWREN => '1',
      REGCEAREGCE => mem_reg_1,
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => mem_reg_2,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => push_1,
      WEBWE(2) => push_1,
      WEBWE(1) => push_1,
      WEBWE(0) => push_1
    );
\mem_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => dout_vld_reg(1),
      I1 => dout_vld_reg(0),
      I2 => j_reg_401(0),
      I3 => j_reg_401(1),
      O => \ap_CS_fsm_reg[24]\
    );
\raddr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7F00"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(3),
      I2 => raddr(1),
      I3 => pop_0,
      I4 => raddr(0),
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FFAA00"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(3),
      I2 => raddr(2),
      I3 => pop_0,
      I4 => raddr(1),
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"37FF8800"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(3),
      I3 => pop_0,
      I4 => raddr(2),
      O => \^rnext\(2)
    );
\raddr_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop_0,
      I4 => raddr(3),
      O => \^rnext\(3)
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0\ is
  port (
    rnext : out STD_LOGIC_VECTOR ( 7 downto 0 );
    full_n_reg : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \raddr_reg_reg[0]_0\ : in STD_LOGIC;
    gmem_RREADY : in STD_LOGIC;
    \raddr_reg_reg[7]_0\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    \raddr_reg_reg[1]_0\ : in STD_LOGIC;
    \raddr_reg_reg[2]_0\ : in STD_LOGIC;
    \raddr_reg_reg[3]_0\ : in STD_LOGIC;
    \raddr_reg_reg[4]_0\ : in STD_LOGIC;
    \raddr_reg_reg[5]_0\ : in STD_LOGIC;
    \raddr_reg_reg[6]_0\ : in STD_LOGIC;
    \raddr_reg_reg[7]_1\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0\ : entity is "equalizer_gmem_m_axi_mem";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0\ is
  signal \^full_n_reg\ : STD_LOGIC;
  signal mem_reg_i_1_n_3 : STD_LOGIC;
  signal mem_reg_n_36 : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \raddr_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \raddr_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \raddr_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \^rnext\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p2_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8670;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 33;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \raddr_reg[3]_i_2__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \raddr_reg[4]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \raddr_reg[5]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \raddr_reg[7]_i_4\ : label is "soft_lutpair261";
begin
  full_n_reg <= \^full_n_reg\;
  rnext(7 downto 0) <= \^rnext\(7 downto 0);
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => raddr_reg(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => Q(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => din(15 downto 0),
      DIBDI(15 downto 0) => din(31 downto 16),
      DIPADIP(1 downto 0) => din(33 downto 32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => dout(15 downto 0),
      DOBDO(15 downto 0) => dout(31 downto 16),
      DOPADOP(1) => dout(32),
      DOPADOP(0) => mem_reg_n_36,
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => mem_reg_i_1_n_3,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => \^full_n_reg\,
      WEBWE(2) => \^full_n_reg\,
      WEBWE(1) => \^full_n_reg\,
      WEBWE(0) => \^full_n_reg\
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2FF"
    )
        port map (
      I0 => mem_reg_0,
      I1 => \raddr_reg_reg[7]_0\,
      I2 => gmem_RREADY,
      I3 => ap_rst_n,
      O => mem_reg_i_1_n_3
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_1,
      I1 => mem_reg_2(0),
      O => \^full_n_reg\
    );
\raddr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AA20AA"
    )
        port map (
      I0 => \raddr_reg_reg[0]_0\,
      I1 => gmem_RREADY,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => mem_reg_0,
      I4 => \raddr_reg[7]_i_2_n_3\,
      O => \^rnext\(0)
    );
\raddr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[1]_0\,
      I5 => \raddr_reg_reg[0]_0\,
      O => \^rnext\(1)
    );
\raddr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[2]_0\,
      I5 => \raddr_reg[2]_i_2_n_3\,
      O => \^rnext\(2)
    );
\raddr_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \raddr_reg_reg[1]_0\,
      I1 => \raddr_reg_reg[0]_0\,
      O => \raddr_reg[2]_i_2_n_3\
    );
\raddr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[3]_0\,
      I5 => \raddr_reg[3]_i_2__0_n_3\,
      O => \^rnext\(3)
    );
\raddr_reg[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \raddr_reg_reg[2]_0\,
      I1 => \raddr_reg_reg[0]_0\,
      I2 => \raddr_reg_reg[1]_0\,
      O => \raddr_reg[3]_i_2__0_n_3\
    );
\raddr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[4]_0\,
      I5 => \raddr_reg[4]_i_2_n_3\,
      O => \^rnext\(4)
    );
\raddr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raddr_reg_reg[3]_0\,
      I1 => \raddr_reg_reg[1]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[2]_0\,
      O => \raddr_reg[4]_i_2_n_3\
    );
\raddr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[5]_0\,
      I5 => \raddr_reg[5]_i_2_n_3\,
      O => \^rnext\(5)
    );
\raddr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg_reg[3]_0\,
      O => \raddr_reg[5]_i_2_n_3\
    );
\raddr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33F38808BBFB0000"
    )
        port map (
      I0 => \raddr_reg[7]_i_2_n_3\,
      I1 => mem_reg_0,
      I2 => \raddr_reg_reg[7]_0\,
      I3 => gmem_RREADY,
      I4 => \raddr_reg_reg[6]_0\,
      I5 => \raddr_reg[6]_i_2_n_3\,
      O => \^rnext\(6)
    );
\raddr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \raddr_reg_reg[5]_0\,
      I1 => \raddr_reg_reg[3]_0\,
      I2 => \raddr_reg_reg[1]_0\,
      I3 => \raddr_reg_reg[0]_0\,
      I4 => \raddr_reg_reg[2]_0\,
      I5 => \raddr_reg_reg[4]_0\,
      O => \raddr_reg[6]_i_2_n_3\
    );
\raddr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AAA0ACACAAACA"
    )
        port map (
      I0 => \raddr_reg_reg[7]_1\,
      I1 => \raddr_reg[7]_i_2_n_3\,
      I2 => mem_reg_0,
      I3 => \raddr_reg_reg[7]_0\,
      I4 => gmem_RREADY,
      I5 => \raddr_reg[7]_i_3_n_3\,
      O => \^rnext\(7)
    );
\raddr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => \raddr_reg_reg[3]_0\,
      I1 => \raddr_reg_reg[2]_0\,
      I2 => \raddr_reg_reg[0]_0\,
      I3 => \raddr_reg_reg[1]_0\,
      I4 => \raddr_reg[7]_i_4_n_3\,
      O => \raddr_reg[7]_i_2_n_3\
    );
\raddr_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \raddr_reg[6]_i_2_n_3\,
      I1 => \raddr_reg_reg[6]_0\,
      I2 => \raddr_reg_reg[7]_1\,
      O => \raddr_reg[7]_i_3_n_3\
    );
\raddr_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \raddr_reg_reg[4]_0\,
      I1 => \raddr_reg_reg[5]_0\,
      I2 => \raddr_reg_reg[7]_1\,
      I3 => \raddr_reg_reg[6]_0\,
      O => \raddr_reg[7]_i_4_n_3\
    );
\raddr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(0),
      Q => raddr_reg(0),
      R => '0'
    );
\raddr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(1),
      Q => raddr_reg(1),
      R => '0'
    );
\raddr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(2),
      Q => raddr_reg(2),
      R => '0'
    );
\raddr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(3),
      Q => raddr_reg(3),
      R => '0'
    );
\raddr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(4),
      Q => raddr_reg(4),
      R => '0'
    );
\raddr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(5),
      Q => raddr_reg(5),
      R => '0'
    );
\raddr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(6),
      Q => raddr_reg(6),
      R => '0'
    );
\raddr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^rnext\(7),
      Q => raddr_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    next_wreq : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[67]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p2_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice : entity is "equalizer_gmem_m_axi_reg_slice";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[66]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[95]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_3\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1_n_6\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_3 : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair154";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of s_ready_t_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair176";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(63 downto 0) <= \^data_p1_reg[95]_0\(63 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => next_wreq,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => AWVALID_Dummy,
      I2 => next_wreq,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(8),
      O => \data_p1[10]_i_1_n_3\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(9),
      O => \data_p1[11]_i_1_n_3\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(10),
      O => \data_p1[12]_i_1_n_3\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(11),
      O => \data_p1[13]_i_1_n_3\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(12),
      O => \data_p1[14]_i_1_n_3\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(13),
      O => \data_p1[15]_i_1_n_3\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(14),
      O => \data_p1[16]_i_1_n_3\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(15),
      O => \data_p1[17]_i_1_n_3\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(16),
      O => \data_p1[18]_i_1_n_3\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(17),
      O => \data_p1[19]_i_1_n_3\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(18),
      O => \data_p1[20]_i_1_n_3\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(19),
      O => \data_p1[21]_i_1_n_3\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(20),
      O => \data_p1[22]_i_1_n_3\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(21),
      O => \data_p1[23]_i_1_n_3\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(22),
      O => \data_p1[24]_i_1_n_3\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(23),
      O => \data_p1[25]_i_1_n_3\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(24),
      O => \data_p1[26]_i_1_n_3\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(25),
      O => \data_p1[27]_i_1_n_3\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(26),
      O => \data_p1[28]_i_1_n_3\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(27),
      O => \data_p1[29]_i_1_n_3\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(0),
      O => \data_p1[2]_i_1_n_3\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(28),
      O => \data_p1[30]_i_1_n_3\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(29),
      O => \data_p1[31]_i_1_n_3\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(30),
      O => \data_p1[32]_i_1_n_3\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(31),
      O => \data_p1[33]_i_1_n_3\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(32),
      O => \data_p1[34]_i_1_n_3\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(33),
      O => \data_p1[35]_i_1_n_3\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(34),
      O => \data_p1[36]_i_1_n_3\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(35),
      O => \data_p1[37]_i_1_n_3\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(36),
      O => \data_p1[38]_i_1_n_3\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(37),
      O => \data_p1[39]_i_1_n_3\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(1),
      O => \data_p1[3]_i_1_n_3\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(38),
      O => \data_p1[40]_i_1_n_3\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(39),
      O => \data_p1[41]_i_1_n_3\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(40),
      O => \data_p1[42]_i_1_n_3\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(41),
      O => \data_p1[43]_i_1_n_3\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(42),
      O => \data_p1[44]_i_1_n_3\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(43),
      O => \data_p1[45]_i_1_n_3\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(44),
      O => \data_p1[46]_i_1_n_3\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(45),
      O => \data_p1[47]_i_1_n_3\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(46),
      O => \data_p1[48]_i_1_n_3\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(47),
      O => \data_p1[49]_i_1_n_3\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(2),
      O => \data_p1[4]_i_1_n_3\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(48),
      O => \data_p1[50]_i_1_n_3\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(49),
      O => \data_p1[51]_i_1_n_3\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(50),
      O => \data_p1[52]_i_1_n_3\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(51),
      O => \data_p1[53]_i_1_n_3\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(52),
      O => \data_p1[54]_i_1_n_3\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(53),
      O => \data_p1[55]_i_1_n_3\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(54),
      O => \data_p1[56]_i_1_n_3\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(55),
      O => \data_p1[57]_i_1_n_3\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(56),
      O => \data_p1[58]_i_1_n_3\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(57),
      O => \data_p1[59]_i_1_n_3\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(3),
      O => \data_p1[5]_i_1_n_3\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(58),
      O => \data_p1[60]_i_1_n_3\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(59),
      O => \data_p1[61]_i_1_n_3\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(60),
      O => \data_p1[62]_i_1_n_3\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(61),
      O => \data_p1[63]_i_1_n_3\
    );
\data_p1[66]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(62),
      O => \data_p1[66]_i_1_n_3\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(4),
      O => \data_p1[6]_i_1_n_3\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(5),
      O => \data_p1[7]_i_1_n_3\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(6),
      O => \data_p1[8]_i_1_n_3\
    );
\data_p1[95]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => next_wreq,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => AWVALID_Dummy,
      O => load_p1
    );
\data_p1[95]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(63),
      O => \data_p1[95]_i_2_n_3\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(7),
      O => \data_p1[9]_i_1_n_3\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2_n_3\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_3\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(8),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(9),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(10),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(11),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(12),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(13),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(14),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(15),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(16),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(17),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(18),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(19),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(20),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(21),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(22),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(23),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(24),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(25),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(26),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(27),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(0),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(28),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(29),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(30),
      Q => \data_p2_reg_n_3_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(31),
      Q => \data_p2_reg_n_3_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(32),
      Q => \data_p2_reg_n_3_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(33),
      Q => \data_p2_reg_n_3_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(34),
      Q => \data_p2_reg_n_3_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(35),
      Q => \data_p2_reg_n_3_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(36),
      Q => \data_p2_reg_n_3_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(37),
      Q => \data_p2_reg_n_3_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(1),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(38),
      Q => \data_p2_reg_n_3_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(39),
      Q => \data_p2_reg_n_3_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(40),
      Q => \data_p2_reg_n_3_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(41),
      Q => \data_p2_reg_n_3_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(42),
      Q => \data_p2_reg_n_3_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(43),
      Q => \data_p2_reg_n_3_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(44),
      Q => \data_p2_reg_n_3_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(45),
      Q => \data_p2_reg_n_3_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(46),
      Q => \data_p2_reg_n_3_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(47),
      Q => \data_p2_reg_n_3_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(2),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(48),
      Q => \data_p2_reg_n_3_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(49),
      Q => \data_p2_reg_n_3_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(50),
      Q => \data_p2_reg_n_3_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(51),
      Q => \data_p2_reg_n_3_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(52),
      Q => \data_p2_reg_n_3_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(53),
      Q => \data_p2_reg_n_3_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(54),
      Q => \data_p2_reg_n_3_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(55),
      Q => \data_p2_reg_n_3_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(56),
      Q => \data_p2_reg_n_3_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(57),
      Q => \data_p2_reg_n_3_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(3),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(58),
      Q => \data_p2_reg_n_3_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(59),
      Q => \data_p2_reg_n_3_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(60),
      Q => \data_p2_reg_n_3_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(61),
      Q => \data_p2_reg_n_3_[63]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(62),
      Q => \data_p2_reg_n_3_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(63),
      Q => \data_p2_reg_n_3_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(4),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(5),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(6),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p2_reg[2]_0\(0),
      D => \data_p2_reg[67]_0\(7),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
\end_addr_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1_n_3\,
      CO(3) => \end_addr_reg[13]_i_1_n_3\,
      CO(2) => \end_addr_reg[13]_i_1_n_4\,
      CO(1) => \end_addr_reg[13]_i_1_n_5\,
      CO(0) => \end_addr_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1_n_3\,
      CO(3) => \end_addr_reg[17]_i_1_n_3\,
      CO(2) => \end_addr_reg[17]_i_1_n_4\,
      CO(1) => \end_addr_reg[17]_i_1_n_5\,
      CO(0) => \end_addr_reg[17]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1_n_3\,
      CO(3) => \end_addr_reg[21]_i_1_n_3\,
      CO(2) => \end_addr_reg[21]_i_1_n_4\,
      CO(1) => \end_addr_reg[21]_i_1_n_5\,
      CO(0) => \end_addr_reg[21]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1_n_3\,
      CO(3) => \end_addr_reg[25]_i_1_n_3\,
      CO(2) => \end_addr_reg[25]_i_1_n_4\,
      CO(1) => \end_addr_reg[25]_i_1_n_5\,
      CO(0) => \end_addr_reg[25]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1_n_3\,
      CO(3) => \end_addr_reg[29]_i_1_n_3\,
      CO(2) => \end_addr_reg[29]_i_1_n_4\,
      CO(1) => \end_addr_reg[29]_i_1_n_5\,
      CO(0) => \end_addr_reg[29]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1_n_3\,
      CO(3) => \end_addr_reg[33]_i_1_n_3\,
      CO(2) => \end_addr_reg[33]_i_1_n_4\,
      CO(1) => \end_addr_reg[33]_i_1_n_5\,
      CO(0) => \end_addr_reg[33]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1_n_3\,
      CO(3) => \end_addr_reg[37]_i_1_n_3\,
      CO(2) => \end_addr_reg[37]_i_1_n_4\,
      CO(1) => \end_addr_reg[37]_i_1_n_5\,
      CO(0) => \end_addr_reg[37]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1_n_3\,
      CO(3) => \end_addr_reg[41]_i_1_n_3\,
      CO(2) => \end_addr_reg[41]_i_1_n_4\,
      CO(1) => \end_addr_reg[41]_i_1_n_5\,
      CO(0) => \end_addr_reg[41]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1_n_3\,
      CO(3) => \end_addr_reg[45]_i_1_n_3\,
      CO(2) => \end_addr_reg[45]_i_1_n_4\,
      CO(1) => \end_addr_reg[45]_i_1_n_5\,
      CO(0) => \end_addr_reg[45]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1_n_3\,
      CO(3) => \end_addr_reg[49]_i_1_n_3\,
      CO(2) => \end_addr_reg[49]_i_1_n_4\,
      CO(1) => \end_addr_reg[49]_i_1_n_5\,
      CO(0) => \end_addr_reg[49]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1_n_3\,
      CO(3) => \end_addr_reg[53]_i_1_n_3\,
      CO(2) => \end_addr_reg[53]_i_1_n_4\,
      CO(1) => \end_addr_reg[53]_i_1_n_5\,
      CO(0) => \end_addr_reg[53]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1_n_3\,
      CO(3) => \end_addr_reg[57]_i_1_n_3\,
      CO(2) => \end_addr_reg[57]_i_1_n_4\,
      CO(1) => \end_addr_reg[57]_i_1_n_5\,
      CO(0) => \end_addr_reg[57]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1_n_3\,
      CO(2) => \end_addr_reg[5]_i_1_n_4\,
      CO(1) => \end_addr_reg[5]_i_1_n_5\,
      CO(0) => \end_addr_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1_n_3\,
      CO(3) => \end_addr_reg[61]_i_1_n_3\,
      CO(2) => \end_addr_reg[61]_i_1_n_4\,
      CO(1) => \end_addr_reg[61]_i_1_n_5\,
      CO(0) => \end_addr_reg[61]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1_n_3\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1_n_3\,
      CO(3) => \end_addr_reg[9]_i_1_n_3\,
      CO(2) => \end_addr_reg[9]_i_1_n_4\,
      CO(1) => \end_addr_reg[9]_i_1_n_5\,
      CO(0) => \end_addr_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg_0(3),
      I1 => last_sect_buf_reg(4),
      O => S(1)
    );
\last_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(2),
      I1 => last_sect_buf_reg_0(1),
      I2 => last_sect_buf_reg(1),
      I3 => last_sect_buf_reg_0(0),
      I4 => last_sect_buf_reg(3),
      I5 => last_sect_buf_reg_0(2),
      O => S(0)
    );
s_ready_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => AWVALID_Dummy,
      I2 => next_wreq,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => s_ready_t_i_1_n_3
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_3,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => next_wreq,
      I2 => last_sect_buf_reg(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(20),
      I1 => next_wreq,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(21),
      I1 => next_wreq,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(22),
      I1 => next_wreq,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(23),
      I1 => next_wreq,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(24),
      I1 => next_wreq,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(25),
      I1 => next_wreq,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(26),
      I1 => next_wreq,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(27),
      I1 => next_wreq,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(28),
      I1 => next_wreq,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(29),
      I1 => next_wreq,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(11),
      I1 => next_wreq,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(30),
      I1 => next_wreq,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(31),
      I1 => next_wreq,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(32),
      I1 => next_wreq,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(33),
      I1 => next_wreq,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(34),
      I1 => next_wreq,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(35),
      I1 => next_wreq,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(36),
      I1 => next_wreq,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(37),
      I1 => next_wreq,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(38),
      I1 => next_wreq,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(39),
      I1 => next_wreq,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(12),
      I1 => next_wreq,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(40),
      I1 => next_wreq,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(41),
      I1 => next_wreq,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(42),
      I1 => next_wreq,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(43),
      I1 => next_wreq,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(44),
      I1 => next_wreq,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(45),
      I1 => next_wreq,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(46),
      I1 => next_wreq,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(47),
      I1 => next_wreq,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(48),
      I1 => next_wreq,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(49),
      I1 => next_wreq,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(13),
      I1 => next_wreq,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(50),
      I1 => next_wreq,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(51),
      I1 => next_wreq,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(52),
      I1 => next_wreq,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(53),
      I1 => next_wreq,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(54),
      I1 => next_wreq,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(55),
      I1 => next_wreq,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(56),
      I1 => next_wreq,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(57),
      I1 => next_wreq,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(58),
      I1 => next_wreq,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(59),
      I1 => next_wreq,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(14),
      I1 => next_wreq,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(60),
      I1 => next_wreq,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(61),
      I1 => next_wreq,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(15),
      I1 => next_wreq,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(16),
      I1 => next_wreq,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(17),
      I1 => next_wreq,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(18),
      I1 => next_wreq,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(19),
      I1 => next_wreq,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => next_wreq,
      I3 => AWVALID_Dummy,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => AWVALID_Dummy,
      I2 => state(1),
      I3 => next_wreq,
      O => \state[1]_i_1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18 is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 51 downto 0 );
    \data_p1_reg[95]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[63]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    next_rreq : in STD_LOGIC;
    sect_cnt0 : in STD_LOGIC_VECTOR ( 50 downto 0 );
    last_sect_buf_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    last_sect_buf_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p2_reg[67]_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \end_addr_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[17]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[21]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[25]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \end_addr_reg[33]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18 : entity is "equalizer_gmem_m_axi_reg_slice";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[10]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[66]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \data_p1[95]_i_2__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__1_n_3\ : STD_LOGIC;
  signal \^data_p1_reg[95]_0\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal data_p2 : STD_LOGIC_VECTOR ( 67 downto 2 );
  signal \end_addr_reg[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[13]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[17]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[21]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[25]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[29]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[33]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[37]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[41]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[45]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[49]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[53]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[57]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[5]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[61]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[63]_i_1__0_n_6\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal \end_addr_reg[9]_i_1__0_n_6\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__1_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair46";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \end_addr_reg[13]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[17]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[21]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[25]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[29]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[33]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[37]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[41]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[45]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[49]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[53]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[57]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[5]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[61]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[63]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \end_addr_reg[9]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \s_ready_t_i_1__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sect_cnt[20]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_cnt[21]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sect_cnt[22]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_cnt[23]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sect_cnt[24]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_cnt[25]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sect_cnt[26]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_cnt[27]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sect_cnt[28]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_cnt[29]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_cnt[30]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_cnt[31]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sect_cnt[32]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_cnt[33]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sect_cnt[34]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_cnt[35]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sect_cnt[36]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_cnt[37]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sect_cnt[38]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sect_cnt[39]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sect_cnt[40]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sect_cnt[41]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sect_cnt[42]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sect_cnt[43]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sect_cnt[44]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sect_cnt[45]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sect_cnt[46]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sect_cnt[47]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sect_cnt[48]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sect_cnt[49]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_cnt[50]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sect_cnt[51]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair68";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[95]_0\(63 downto 0) <= \^data_p1_reg[95]_0\(63 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => ARVALID_Dummy,
      I1 => next_rreq,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => next_rreq,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(10),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(8),
      O => \data_p1[10]_i_1__1_n_3\
    );
\data_p1[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(11),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(9),
      O => \data_p1[11]_i_1__1_n_3\
    );
\data_p1[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(12),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(10),
      O => \data_p1[12]_i_1__1_n_3\
    );
\data_p1[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(13),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(11),
      O => \data_p1[13]_i_1__1_n_3\
    );
\data_p1[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(14),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(12),
      O => \data_p1[14]_i_1__1_n_3\
    );
\data_p1[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(15),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(13),
      O => \data_p1[15]_i_1__1_n_3\
    );
\data_p1[16]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(16),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(14),
      O => \data_p1[16]_i_1__1_n_3\
    );
\data_p1[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(17),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(15),
      O => \data_p1[17]_i_1__1_n_3\
    );
\data_p1[18]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(18),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(16),
      O => \data_p1[18]_i_1__1_n_3\
    );
\data_p1[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(19),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(17),
      O => \data_p1[19]_i_1__1_n_3\
    );
\data_p1[20]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(20),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(18),
      O => \data_p1[20]_i_1__1_n_3\
    );
\data_p1[21]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(21),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(19),
      O => \data_p1[21]_i_1__1_n_3\
    );
\data_p1[22]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(22),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(20),
      O => \data_p1[22]_i_1__1_n_3\
    );
\data_p1[23]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(23),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(21),
      O => \data_p1[23]_i_1__1_n_3\
    );
\data_p1[24]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(24),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(22),
      O => \data_p1[24]_i_1__1_n_3\
    );
\data_p1[25]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(25),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(23),
      O => \data_p1[25]_i_1__1_n_3\
    );
\data_p1[26]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(26),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(24),
      O => \data_p1[26]_i_1__1_n_3\
    );
\data_p1[27]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(27),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(25),
      O => \data_p1[27]_i_1__1_n_3\
    );
\data_p1[28]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(28),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(26),
      O => \data_p1[28]_i_1__1_n_3\
    );
\data_p1[29]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(29),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(27),
      O => \data_p1[29]_i_1__1_n_3\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(2),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(0),
      O => \data_p1[2]_i_1__1_n_3\
    );
\data_p1[30]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(30),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(28),
      O => \data_p1[30]_i_1__1_n_3\
    );
\data_p1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(31),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(29),
      O => \data_p1[31]_i_1__1_n_3\
    );
\data_p1[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(32),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(30),
      O => \data_p1[32]_i_1__1_n_3\
    );
\data_p1[33]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(33),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(31),
      O => \data_p1[33]_i_1__1_n_3\
    );
\data_p1[34]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(34),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(32),
      O => \data_p1[34]_i_1__1_n_3\
    );
\data_p1[35]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(35),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(33),
      O => \data_p1[35]_i_1__1_n_3\
    );
\data_p1[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(36),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(34),
      O => \data_p1[36]_i_1__1_n_3\
    );
\data_p1[37]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(37),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(35),
      O => \data_p1[37]_i_1__1_n_3\
    );
\data_p1[38]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(38),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(36),
      O => \data_p1[38]_i_1__1_n_3\
    );
\data_p1[39]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(39),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(37),
      O => \data_p1[39]_i_1__1_n_3\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(3),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(1),
      O => \data_p1[3]_i_1__1_n_3\
    );
\data_p1[40]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(40),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(38),
      O => \data_p1[40]_i_1__1_n_3\
    );
\data_p1[41]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(41),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(39),
      O => \data_p1[41]_i_1__1_n_3\
    );
\data_p1[42]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(42),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(40),
      O => \data_p1[42]_i_1__1_n_3\
    );
\data_p1[43]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(43),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(41),
      O => \data_p1[43]_i_1__1_n_3\
    );
\data_p1[44]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(44),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(42),
      O => \data_p1[44]_i_1__1_n_3\
    );
\data_p1[45]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(45),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(43),
      O => \data_p1[45]_i_1__1_n_3\
    );
\data_p1[46]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(46),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(44),
      O => \data_p1[46]_i_1__1_n_3\
    );
\data_p1[47]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(47),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(45),
      O => \data_p1[47]_i_1__1_n_3\
    );
\data_p1[48]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(48),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(46),
      O => \data_p1[48]_i_1__1_n_3\
    );
\data_p1[49]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(49),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(47),
      O => \data_p1[49]_i_1__1_n_3\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(4),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(2),
      O => \data_p1[4]_i_1__1_n_3\
    );
\data_p1[50]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(50),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(48),
      O => \data_p1[50]_i_1__1_n_3\
    );
\data_p1[51]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(51),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(49),
      O => \data_p1[51]_i_1__1_n_3\
    );
\data_p1[52]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(52),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(50),
      O => \data_p1[52]_i_1__1_n_3\
    );
\data_p1[53]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(53),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(51),
      O => \data_p1[53]_i_1__1_n_3\
    );
\data_p1[54]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(54),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(52),
      O => \data_p1[54]_i_1__1_n_3\
    );
\data_p1[55]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(55),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(53),
      O => \data_p1[55]_i_1__1_n_3\
    );
\data_p1[56]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(56),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(54),
      O => \data_p1[56]_i_1__1_n_3\
    );
\data_p1[57]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(57),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(55),
      O => \data_p1[57]_i_1__1_n_3\
    );
\data_p1[58]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(58),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(56),
      O => \data_p1[58]_i_1__1_n_3\
    );
\data_p1[59]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(59),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(57),
      O => \data_p1[59]_i_1__1_n_3\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(5),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(3),
      O => \data_p1[5]_i_1__1_n_3\
    );
\data_p1[60]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(60),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(58),
      O => \data_p1[60]_i_1__1_n_3\
    );
\data_p1[61]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(61),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(59),
      O => \data_p1[61]_i_1__1_n_3\
    );
\data_p1[62]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(62),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(60),
      O => \data_p1[62]_i_1__1_n_3\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(63),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(61),
      O => \data_p1[63]_i_1__0_n_3\
    );
\data_p1[66]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(66),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(62),
      O => \data_p1[66]_i_1__1_n_3\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(6),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(4),
      O => \data_p1[6]_i_1__1_n_3\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(7),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(5),
      O => \data_p1[7]_i_1__1_n_3\
    );
\data_p1[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(8),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(6),
      O => \data_p1[8]_i_1__1_n_3\
    );
\data_p1[95]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => next_rreq,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ARVALID_Dummy,
      O => load_p1
    );
\data_p1[95]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(67),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(63),
      O => \data_p1[95]_i_2__0_n_3\
    );
\data_p1[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2(9),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[67]_0\(7),
      O => \data_p1[9]_i_1__1_n_3\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_1__0_n_3\,
      Q => \^data_p1_reg[95]_0\(61),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(62),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(6),
      R => '0'
    );
\data_p1_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[95]_i_2__0_n_3\,
      Q => \^data_p1_reg[95]_0\(63),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__1_n_3\,
      Q => \^data_p1_reg[95]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(8),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(9),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(10),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(11),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(12),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(13),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(14),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(15),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(16),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(17),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(18),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(19),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(20),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(21),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(22),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(23),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(24),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(25),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(26),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(27),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(0),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(28),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(29),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(30),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(31),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(32),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(33),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(34),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(35),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(36),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(37),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(1),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(38),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(39),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(40),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(41),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(42),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(43),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(44),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(45),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(46),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(47),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(2),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(48),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(49),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(50),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(51),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(52),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(53),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(54),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(55),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(56),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(57),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(3),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(58),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(59),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(60),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(61),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(62),
      Q => data_p2(66),
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(63),
      Q => data_p2(67),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(4),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(5),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(6),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[67]_0\(7),
      Q => data_p2(9),
      R => '0'
    );
\end_addr_reg[13]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[9]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[13]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[13]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[13]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[13]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(11 downto 8),
      O(3 downto 0) => \data_p1_reg[63]_0\(11 downto 8),
      S(3 downto 0) => \end_addr_reg[13]\(3 downto 0)
    );
\end_addr_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[13]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[17]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[17]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[17]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[17]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(15 downto 12),
      O(3 downto 0) => \data_p1_reg[63]_0\(15 downto 12),
      S(3 downto 0) => \end_addr_reg[17]\(3 downto 0)
    );
\end_addr_reg[21]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[17]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[21]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[21]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[21]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[21]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(19 downto 16),
      O(3 downto 0) => \data_p1_reg[63]_0\(19 downto 16),
      S(3 downto 0) => \end_addr_reg[21]\(3 downto 0)
    );
\end_addr_reg[25]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[21]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[25]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[25]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[25]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[25]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(23 downto 20),
      O(3 downto 0) => \data_p1_reg[63]_0\(23 downto 20),
      S(3 downto 0) => \end_addr_reg[25]\(3 downto 0)
    );
\end_addr_reg[29]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[25]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[29]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[29]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[29]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[29]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(27 downto 24),
      O(3 downto 0) => \data_p1_reg[63]_0\(27 downto 24),
      S(3 downto 0) => \end_addr_reg[29]\(3 downto 0)
    );
\end_addr_reg[33]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[29]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[33]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[33]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[33]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[33]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^data_p1_reg[95]_0\(29 downto 28),
      O(3 downto 0) => \data_p1_reg[63]_0\(31 downto 28),
      S(3 downto 2) => \^data_p1_reg[95]_0\(31 downto 30),
      S(1 downto 0) => \end_addr_reg[33]\(1 downto 0)
    );
\end_addr_reg[37]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[33]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[37]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[37]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[37]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[37]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(35 downto 32),
      S(3 downto 0) => \^data_p1_reg[95]_0\(35 downto 32)
    );
\end_addr_reg[41]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[37]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[41]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[41]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[41]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[41]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(39 downto 36),
      S(3 downto 0) => \^data_p1_reg[95]_0\(39 downto 36)
    );
\end_addr_reg[45]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[41]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[45]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[45]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[45]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[45]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(43 downto 40),
      S(3 downto 0) => \^data_p1_reg[95]_0\(43 downto 40)
    );
\end_addr_reg[49]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[45]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[49]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[49]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[49]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[49]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(47 downto 44),
      S(3 downto 0) => \^data_p1_reg[95]_0\(47 downto 44)
    );
\end_addr_reg[53]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[49]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[53]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[53]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[53]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[53]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(51 downto 48),
      S(3 downto 0) => \^data_p1_reg[95]_0\(51 downto 48)
    );
\end_addr_reg[57]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[53]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[57]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[57]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[57]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[57]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(55 downto 52),
      S(3 downto 0) => \^data_p1_reg[95]_0\(55 downto 52)
    );
\end_addr_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \end_addr_reg[5]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[5]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[5]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[5]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(3 downto 0),
      O(3 downto 0) => \data_p1_reg[63]_0\(3 downto 0),
      S(3 downto 0) => \end_addr_reg[5]\(3 downto 0)
    );
\end_addr_reg[61]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[57]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[61]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[61]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[61]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[61]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \data_p1_reg[63]_0\(59 downto 56),
      S(3 downto 0) => \^data_p1_reg[95]_0\(59 downto 56)
    );
\end_addr_reg[63]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[61]_i_1__0_n_3\,
      CO(3 downto 1) => \NLW_end_addr_reg[63]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \end_addr_reg[63]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_end_addr_reg[63]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \data_p1_reg[63]_0\(61 downto 60),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^data_p1_reg[95]_0\(61 downto 60)
    );
\end_addr_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_reg[5]_i_1__0_n_3\,
      CO(3) => \end_addr_reg[9]_i_1__0_n_3\,
      CO(2) => \end_addr_reg[9]_i_1__0_n_4\,
      CO(1) => \end_addr_reg[9]_i_1__0_n_5\,
      CO(0) => \end_addr_reg[9]_i_1__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^data_p1_reg[95]_0\(7 downto 4),
      O(3 downto 0) => \data_p1_reg[63]_0\(7 downto 4),
      S(3 downto 0) => \end_addr_reg[9]\(3 downto 0)
    );
\last_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => last_sect_buf_reg_0(3),
      I1 => last_sect_buf_reg(4),
      O => S(1)
    );
\last_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => last_sect_buf_reg(2),
      I1 => last_sect_buf_reg_0(1),
      I2 => last_sect_buf_reg(1),
      I3 => last_sect_buf_reg_0(0),
      I4 => last_sect_buf_reg(3),
      I5 => last_sect_buf_reg_0(2),
      O => S(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => ARVALID_Dummy,
      I2 => next_rreq,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__1_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(10),
      I1 => next_rreq,
      I2 => last_sect_buf_reg(0),
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(20),
      I1 => next_rreq,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(21),
      I1 => next_rreq,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(22),
      I1 => next_rreq,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(23),
      I1 => next_rreq,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(24),
      I1 => next_rreq,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(25),
      I1 => next_rreq,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(26),
      I1 => next_rreq,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(27),
      I1 => next_rreq,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(28),
      I1 => next_rreq,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(29),
      I1 => next_rreq,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(11),
      I1 => next_rreq,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(30),
      I1 => next_rreq,
      I2 => sect_cnt0(19),
      O => D(20)
    );
\sect_cnt[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(31),
      I1 => next_rreq,
      I2 => sect_cnt0(20),
      O => D(21)
    );
\sect_cnt[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(32),
      I1 => next_rreq,
      I2 => sect_cnt0(21),
      O => D(22)
    );
\sect_cnt[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(33),
      I1 => next_rreq,
      I2 => sect_cnt0(22),
      O => D(23)
    );
\sect_cnt[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(34),
      I1 => next_rreq,
      I2 => sect_cnt0(23),
      O => D(24)
    );
\sect_cnt[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(35),
      I1 => next_rreq,
      I2 => sect_cnt0(24),
      O => D(25)
    );
\sect_cnt[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(36),
      I1 => next_rreq,
      I2 => sect_cnt0(25),
      O => D(26)
    );
\sect_cnt[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(37),
      I1 => next_rreq,
      I2 => sect_cnt0(26),
      O => D(27)
    );
\sect_cnt[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(38),
      I1 => next_rreq,
      I2 => sect_cnt0(27),
      O => D(28)
    );
\sect_cnt[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(39),
      I1 => next_rreq,
      I2 => sect_cnt0(28),
      O => D(29)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(12),
      I1 => next_rreq,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(40),
      I1 => next_rreq,
      I2 => sect_cnt0(29),
      O => D(30)
    );
\sect_cnt[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(41),
      I1 => next_rreq,
      I2 => sect_cnt0(30),
      O => D(31)
    );
\sect_cnt[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(42),
      I1 => next_rreq,
      I2 => sect_cnt0(31),
      O => D(32)
    );
\sect_cnt[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(43),
      I1 => next_rreq,
      I2 => sect_cnt0(32),
      O => D(33)
    );
\sect_cnt[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(44),
      I1 => next_rreq,
      I2 => sect_cnt0(33),
      O => D(34)
    );
\sect_cnt[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(45),
      I1 => next_rreq,
      I2 => sect_cnt0(34),
      O => D(35)
    );
\sect_cnt[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(46),
      I1 => next_rreq,
      I2 => sect_cnt0(35),
      O => D(36)
    );
\sect_cnt[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(47),
      I1 => next_rreq,
      I2 => sect_cnt0(36),
      O => D(37)
    );
\sect_cnt[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(48),
      I1 => next_rreq,
      I2 => sect_cnt0(37),
      O => D(38)
    );
\sect_cnt[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(49),
      I1 => next_rreq,
      I2 => sect_cnt0(38),
      O => D(39)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(13),
      I1 => next_rreq,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(50),
      I1 => next_rreq,
      I2 => sect_cnt0(39),
      O => D(40)
    );
\sect_cnt[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(51),
      I1 => next_rreq,
      I2 => sect_cnt0(40),
      O => D(41)
    );
\sect_cnt[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(52),
      I1 => next_rreq,
      I2 => sect_cnt0(41),
      O => D(42)
    );
\sect_cnt[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(53),
      I1 => next_rreq,
      I2 => sect_cnt0(42),
      O => D(43)
    );
\sect_cnt[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(54),
      I1 => next_rreq,
      I2 => sect_cnt0(43),
      O => D(44)
    );
\sect_cnt[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(55),
      I1 => next_rreq,
      I2 => sect_cnt0(44),
      O => D(45)
    );
\sect_cnt[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(56),
      I1 => next_rreq,
      I2 => sect_cnt0(45),
      O => D(46)
    );
\sect_cnt[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(57),
      I1 => next_rreq,
      I2 => sect_cnt0(46),
      O => D(47)
    );
\sect_cnt[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(58),
      I1 => next_rreq,
      I2 => sect_cnt0(47),
      O => D(48)
    );
\sect_cnt[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(59),
      I1 => next_rreq,
      I2 => sect_cnt0(48),
      O => D(49)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(14),
      I1 => next_rreq,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(60),
      I1 => next_rreq,
      I2 => sect_cnt0(49),
      O => D(50)
    );
\sect_cnt[51]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(61),
      I1 => next_rreq,
      I2 => sect_cnt0(50),
      O => D(51)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(15),
      I1 => next_rreq,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(16),
      I1 => next_rreq,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(17),
      I1 => next_rreq,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(18),
      I1 => next_rreq,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[95]_0\(19),
      I1 => next_rreq,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => next_rreq,
      I3 => ARVALID_Dummy,
      I4 => \^q\(0),
      O => \state[0]_i_1__1_n_3\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => ARVALID_Dummy,
      I2 => state(1),
      I3 => next_rreq,
      O => \state[1]_i_1__1_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0\ is
  port (
    rs_req_ready : out STD_LOGIC;
    \last_cnt_reg[2]\ : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state[0]_i_3\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \req_en__0\ : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0\ : entity is "equalizer_gmem_m_axi_reg_slice";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0\ is
  signal \data_p1[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[64]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[65]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[66]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[67]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[33]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[34]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[35]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[36]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[37]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[38]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[39]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[40]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[41]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[42]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[43]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[44]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[45]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[46]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[47]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[48]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[49]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[50]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[51]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[52]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[53]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[54]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[55]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[56]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[57]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[58]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[59]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[60]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[61]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[62]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[63]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[64]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[65]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[66]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[67]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axi_gmem_awvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rs_req_ready\ : STD_LOGIC;
  signal \s_ready_t_i_1__3_n_3\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_2_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  m_axi_gmem_AWVALID <= \^m_axi_gmem_awvalid\;
  rs_req_ready <= \^rs_req_ready\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem_AWREADY,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008877FF008080"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^rs_req_ready\,
      I3 => m_axi_gmem_AWREADY,
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(8),
      O => \data_p1[10]_i_1__0_n_3\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(9),
      O => \data_p1[11]_i_1__0_n_3\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(10),
      O => \data_p1[12]_i_1__0_n_3\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(11),
      O => \data_p1[13]_i_1__0_n_3\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(12),
      O => \data_p1[14]_i_1__0_n_3\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(13),
      O => \data_p1[15]_i_1__0_n_3\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(14),
      O => \data_p1[16]_i_1__0_n_3\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(15),
      O => \data_p1[17]_i_1__0_n_3\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(16),
      O => \data_p1[18]_i_1__0_n_3\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(17),
      O => \data_p1[19]_i_1__0_n_3\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(18),
      O => \data_p1[20]_i_1__0_n_3\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(19),
      O => \data_p1[21]_i_1__0_n_3\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(20),
      O => \data_p1[22]_i_1__0_n_3\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(21),
      O => \data_p1[23]_i_1__0_n_3\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(22),
      O => \data_p1[24]_i_1__0_n_3\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(23),
      O => \data_p1[25]_i_1__0_n_3\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(24),
      O => \data_p1[26]_i_1__0_n_3\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(25),
      O => \data_p1[27]_i_1__0_n_3\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(26),
      O => \data_p1[28]_i_1__0_n_3\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(27),
      O => \data_p1[29]_i_1__0_n_3\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(0),
      O => \data_p1[2]_i_1__0_n_3\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(28),
      O => \data_p1[30]_i_1__0_n_3\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(29),
      O => \data_p1[31]_i_1__0_n_3\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(30),
      O => \data_p1[32]_i_1__0_n_3\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[33]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(31),
      O => \data_p1[33]_i_1__0_n_3\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[34]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(32),
      O => \data_p1[34]_i_1__0_n_3\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[35]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(33),
      O => \data_p1[35]_i_1__0_n_3\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[36]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(34),
      O => \data_p1[36]_i_1__0_n_3\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[37]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(35),
      O => \data_p1[37]_i_1__0_n_3\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[38]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(36),
      O => \data_p1[38]_i_1__0_n_3\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[39]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(37),
      O => \data_p1[39]_i_1__0_n_3\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(1),
      O => \data_p1[3]_i_1__0_n_3\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[40]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(38),
      O => \data_p1[40]_i_1__0_n_3\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[41]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(39),
      O => \data_p1[41]_i_1__0_n_3\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[42]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(40),
      O => \data_p1[42]_i_1__0_n_3\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[43]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(41),
      O => \data_p1[43]_i_1__0_n_3\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[44]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(42),
      O => \data_p1[44]_i_1__0_n_3\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[45]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(43),
      O => \data_p1[45]_i_1__0_n_3\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[46]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(44),
      O => \data_p1[46]_i_1__0_n_3\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[47]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(45),
      O => \data_p1[47]_i_1__0_n_3\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[48]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(46),
      O => \data_p1[48]_i_1__0_n_3\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[49]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(47),
      O => \data_p1[49]_i_1__0_n_3\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(2),
      O => \data_p1[4]_i_1__0_n_3\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[50]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(48),
      O => \data_p1[50]_i_1__0_n_3\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[51]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(49),
      O => \data_p1[51]_i_1__0_n_3\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[52]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(50),
      O => \data_p1[52]_i_1__0_n_3\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[53]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(51),
      O => \data_p1[53]_i_1__0_n_3\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[54]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(52),
      O => \data_p1[54]_i_1__0_n_3\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[55]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(53),
      O => \data_p1[55]_i_1__0_n_3\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[56]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(54),
      O => \data_p1[56]_i_1__0_n_3\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[57]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(55),
      O => \data_p1[57]_i_1__0_n_3\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[58]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(56),
      O => \data_p1[58]_i_1__0_n_3\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[59]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(57),
      O => \data_p1[59]_i_1__0_n_3\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(3),
      O => \data_p1[5]_i_1__0_n_3\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[60]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(58),
      O => \data_p1[60]_i_1__0_n_3\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[61]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(59),
      O => \data_p1[61]_i_1__0_n_3\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[62]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(60),
      O => \data_p1[62]_i_1__0_n_3\
    );
\data_p1[63]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08F80008"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axi_gmem_AWREADY,
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[63]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(61),
      O => \data_p1[63]_i_2_n_3\
    );
\data_p1[64]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[64]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(62),
      O => \data_p1[64]_i_1_n_3\
    );
\data_p1[65]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[65]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(63),
      O => \data_p1[65]_i_1_n_3\
    );
\data_p1[66]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[66]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(64),
      O => \data_p1[66]_i_1__0_n_3\
    );
\data_p1[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[67]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(65),
      O => \data_p1[67]_i_1_n_3\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(4),
      O => \data_p1[6]_i_1__0_n_3\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(5),
      O => \data_p1[7]_i_1__0_n_3\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(6),
      O => \data_p1[8]_i_1__0_n_3\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => D(7),
      O => \data_p1[9]_i_1__0_n_3\
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(8),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(9),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(10),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(11),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(12),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(13),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(14),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(15),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(16),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(17),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(18),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(19),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(20),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(21),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(22),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(23),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(24),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(25),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(26),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(27),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(0),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(28),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(29),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(30),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(31),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(32),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(33),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(34),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(35),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(36),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(37),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(1),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(38),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(39),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(40),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(41),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(42),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(43),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(44),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(45),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(46),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(47),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(2),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(48),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(49),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(50),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(51),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(52),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(53),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(54),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(55),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(56),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(57),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(3),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(58),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(59),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(60),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_3\,
      Q => \data_p1_reg[67]_0\(61),
      R => '0'
    );
\data_p1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[64]_i_1_n_3\,
      Q => \data_p1_reg[67]_0\(62),
      R => '0'
    );
\data_p1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[65]_i_1_n_3\,
      Q => \data_p1_reg[67]_0\(63),
      R => '0'
    );
\data_p1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[66]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(64),
      R => '0'
    );
\data_p1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[67]_i_1_n_3\,
      Q => \data_p1_reg[67]_0\(65),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(4),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(5),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(6),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_3\,
      Q => \data_p1_reg[67]_0\(7),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \data_p2_reg_n_3_[32]\,
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \data_p2_reg_n_3_[33]\,
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \data_p2_reg_n_3_[34]\,
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(33),
      Q => \data_p2_reg_n_3_[35]\,
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(34),
      Q => \data_p2_reg_n_3_[36]\,
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(35),
      Q => \data_p2_reg_n_3_[37]\,
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(36),
      Q => \data_p2_reg_n_3_[38]\,
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(37),
      Q => \data_p2_reg_n_3_[39]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(38),
      Q => \data_p2_reg_n_3_[40]\,
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(39),
      Q => \data_p2_reg_n_3_[41]\,
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(40),
      Q => \data_p2_reg_n_3_[42]\,
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(41),
      Q => \data_p2_reg_n_3_[43]\,
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(42),
      Q => \data_p2_reg_n_3_[44]\,
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(43),
      Q => \data_p2_reg_n_3_[45]\,
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(44),
      Q => \data_p2_reg_n_3_[46]\,
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(45),
      Q => \data_p2_reg_n_3_[47]\,
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(46),
      Q => \data_p2_reg_n_3_[48]\,
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(47),
      Q => \data_p2_reg_n_3_[49]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(48),
      Q => \data_p2_reg_n_3_[50]\,
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(49),
      Q => \data_p2_reg_n_3_[51]\,
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(50),
      Q => \data_p2_reg_n_3_[52]\,
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(51),
      Q => \data_p2_reg_n_3_[53]\,
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(52),
      Q => \data_p2_reg_n_3_[54]\,
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(53),
      Q => \data_p2_reg_n_3_[55]\,
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(54),
      Q => \data_p2_reg_n_3_[56]\,
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(55),
      Q => \data_p2_reg_n_3_[57]\,
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(56),
      Q => \data_p2_reg_n_3_[58]\,
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(57),
      Q => \data_p2_reg_n_3_[59]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(58),
      Q => \data_p2_reg_n_3_[60]\,
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(59),
      Q => \data_p2_reg_n_3_[61]\,
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(60),
      Q => \data_p2_reg_n_3_[62]\,
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(61),
      Q => \data_p2_reg_n_3_[63]\,
      R => '0'
    );
\data_p2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(62),
      Q => \data_p2_reg_n_3_[64]\,
      R => '0'
    );
\data_p2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(63),
      Q => \data_p2_reg_n_3_[65]\,
      R => '0'
    );
\data_p2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(64),
      Q => \data_p2_reg_n_3_[66]\,
      R => '0'
    );
\data_p2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(65),
      Q => \data_p2_reg_n_3_[67]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
\s_ready_t_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFF0F700FFFF"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => m_axi_gmem_AWREADY,
      I3 => \^rs_req_ready\,
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \s_ready_t_i_1__3_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__3_n_3\,
      Q => \^rs_req_ready\,
      R => SR(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFFFF80008000"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => state(1),
      I3 => \^rs_req_ready\,
      I4 => m_axi_gmem_AWREADY,
      I5 => \^m_axi_gmem_awvalid\,
      O => \state[0]_i_2_n_3\
    );
\state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => \state[0]_i_3\,
      O => \last_cnt_reg[2]\
    );
\state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7F0F"
    )
        port map (
      I0 => \req_en__0\,
      I1 => req_fifo_valid,
      I2 => \^m_axi_gmem_awvalid\,
      I3 => state(1),
      I4 => m_axi_gmem_AWREADY,
      O => \state[1]_i_1__3_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_2_n_3\,
      Q => \^m_axi_gmem_awvalid\,
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__3_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1\ : entity is "equalizer_gmem_m_axi_reg_slice";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair153";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__0\ : label is "soft_lutpair153";
begin
  Q(0) <= \^q\(0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_BVALID,
      I1 => \resp_ready__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3CCA0"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \resp_ready__1\,
      I2 => m_axi_gmem_BVALID,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => m_axi_gmem_BVALID,
      I2 => \resp_ready__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__0_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => \resp_ready__1\,
      I3 => m_axi_gmem_BVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__0_n_3\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => \resp_ready__1\,
      I3 => m_axi_gmem_BVALID,
      O => \state[1]_i_1__0_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2\ is
  port (
    s_ready_t_reg_0 : out STD_LOGIC;
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[32]_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2\ : entity is "equalizer_gmem_m_axi_reg_slice";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[10]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[13]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[14]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[17]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[18]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[19]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_3\ : STD_LOGIC;
  signal \data_p1[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[21]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[22]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[23]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[25]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[26]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[27]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[29]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[30]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[31]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[32]_i_2_n_3\ : STD_LOGIC;
  signal \data_p1[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[6]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \data_p1[9]_i_1__2_n_3\ : STD_LOGIC;
  signal \^data_p1_reg[32]_0\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \data_p2_reg_n_3_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[30]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[31]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[32]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_3_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__2_n_3\ : STD_LOGIC;
  signal \^s_ready_t_reg_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \state[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__2\ : label is "soft_lutpair45";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \s_ready_t_i_1__2\ : label is "soft_lutpair45";
begin
  Q(0) <= \^q\(0);
  \data_p1_reg[32]_0\(32 downto 0) <= \^data_p1_reg[32]_0\(32 downto 0);
  s_ready_t_reg_0 <= \^s_ready_t_reg_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E02300C"
    )
        port map (
      I0 => \^s_ready_t_reg_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => RREADY_Dummy,
      I4 => m_axi_gmem_RVALID,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(0),
      O => \data_p1[0]_i_1_n_3\
    );
\data_p1[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(10),
      O => \data_p1[10]_i_1__2_n_3\
    );
\data_p1[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(11),
      O => \data_p1[11]_i_1__2_n_3\
    );
\data_p1[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(12),
      O => \data_p1[12]_i_1__2_n_3\
    );
\data_p1[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(13),
      O => \data_p1[13]_i_1__2_n_3\
    );
\data_p1[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(14),
      O => \data_p1[14]_i_1__2_n_3\
    );
\data_p1[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(15),
      O => \data_p1[15]_i_1__2_n_3\
    );
\data_p1[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(16),
      O => \data_p1[16]_i_1__2_n_3\
    );
\data_p1[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(17),
      O => \data_p1[17]_i_1__2_n_3\
    );
\data_p1[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(18),
      O => \data_p1[18]_i_1__2_n_3\
    );
\data_p1[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(19),
      O => \data_p1[19]_i_1__2_n_3\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(1),
      O => \data_p1[1]_i_1_n_3\
    );
\data_p1[20]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(20),
      O => \data_p1[20]_i_1__2_n_3\
    );
\data_p1[21]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(21),
      O => \data_p1[21]_i_1__2_n_3\
    );
\data_p1[22]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(22),
      O => \data_p1[22]_i_1__2_n_3\
    );
\data_p1[23]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(23),
      O => \data_p1[23]_i_1__2_n_3\
    );
\data_p1[24]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(24),
      O => \data_p1[24]_i_1__2_n_3\
    );
\data_p1[25]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(25),
      O => \data_p1[25]_i_1__2_n_3\
    );
\data_p1[26]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(26),
      O => \data_p1[26]_i_1__2_n_3\
    );
\data_p1[27]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(27),
      O => \data_p1[27]_i_1__2_n_3\
    );
\data_p1[28]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(28),
      O => \data_p1[28]_i_1__2_n_3\
    );
\data_p1[29]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(29),
      O => \data_p1[29]_i_1__2_n_3\
    );
\data_p1[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(2),
      O => \data_p1[2]_i_1__2_n_3\
    );
\data_p1[30]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[30]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(30),
      O => \data_p1[30]_i_1__2_n_3\
    );
\data_p1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[31]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(31),
      O => \data_p1[31]_i_1__2_n_3\
    );
\data_p1[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[32]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[32]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(32),
      O => \data_p1[32]_i_2_n_3\
    );
\data_p1[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(3),
      O => \data_p1[3]_i_1__2_n_3\
    );
\data_p1[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(4),
      O => \data_p1[4]_i_1__2_n_3\
    );
\data_p1[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(5),
      O => \data_p1[5]_i_1__2_n_3\
    );
\data_p1[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(6),
      O => \data_p1[6]_i_1__2_n_3\
    );
\data_p1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(7),
      O => \data_p1[7]_i_1__2_n_3\
    );
\data_p1[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(8),
      O => \data_p1[8]_i_1__2_n_3\
    );
\data_p1[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_3_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p2_reg[32]_0\(9),
      O => \data_p1[9]_i_1__2_n_3\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_3\,
      Q => \^data_p1_reg[32]_0\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_3\,
      Q => \^data_p1_reg[32]_0\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_2_n_3\,
      Q => \^data_p1_reg[32]_0\(32),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__2_n_3\,
      Q => \^data_p1_reg[32]_0\(9),
      R => '0'
    );
\data_p2[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => \^s_ready_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(0),
      Q => \data_p2_reg_n_3_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(10),
      Q => \data_p2_reg_n_3_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(11),
      Q => \data_p2_reg_n_3_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(12),
      Q => \data_p2_reg_n_3_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(13),
      Q => \data_p2_reg_n_3_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(14),
      Q => \data_p2_reg_n_3_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(15),
      Q => \data_p2_reg_n_3_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(16),
      Q => \data_p2_reg_n_3_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(17),
      Q => \data_p2_reg_n_3_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(18),
      Q => \data_p2_reg_n_3_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(19),
      Q => \data_p2_reg_n_3_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(1),
      Q => \data_p2_reg_n_3_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(20),
      Q => \data_p2_reg_n_3_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(21),
      Q => \data_p2_reg_n_3_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(22),
      Q => \data_p2_reg_n_3_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(23),
      Q => \data_p2_reg_n_3_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(24),
      Q => \data_p2_reg_n_3_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(25),
      Q => \data_p2_reg_n_3_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(26),
      Q => \data_p2_reg_n_3_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(27),
      Q => \data_p2_reg_n_3_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(28),
      Q => \data_p2_reg_n_3_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(29),
      Q => \data_p2_reg_n_3_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(2),
      Q => \data_p2_reg_n_3_[2]\,
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(30),
      Q => \data_p2_reg_n_3_[30]\,
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(31),
      Q => \data_p2_reg_n_3_[31]\,
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(32),
      Q => \data_p2_reg_n_3_[32]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(3),
      Q => \data_p2_reg_n_3_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(4),
      Q => \data_p2_reg_n_3_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(5),
      Q => \data_p2_reg_n_3_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(6),
      Q => \data_p2_reg_n_3_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(7),
      Q => \data_p2_reg_n_3_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(8),
      Q => \data_p2_reg_n_3_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \data_p2_reg[32]_0\(9),
      Q => \data_p2_reg_n_3_[9]\,
      R => '0'
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => RREADY_Dummy,
      I1 => \^q\(0),
      I2 => \^data_p1_reg[32]_0\(32),
      I3 => burst_valid,
      I4 => \dout_reg[0]\,
      O => pop
    );
\s_ready_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => m_axi_gmem_RVALID,
      I1 => RREADY_Dummy,
      I2 => \^s_ready_t_reg_0\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \s_ready_t_i_1__2_n_3\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__2_n_3\,
      Q => \^s_ready_t_reg_0\,
      R => SR(0)
    );
\state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^s_ready_t_reg_0\,
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1__2_n_3\
    );
\state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F5FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => state(1),
      I2 => RREADY_Dummy,
      I3 => m_axi_gmem_RVALID,
      O => \state[1]_i_1__2_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__2_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__2_n_3\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl is
  port (
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_0\ : out STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[64]_1\ : in STD_LOGIC;
    \dout_reg[64]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl : entity is "equalizer_gmem_m_axi_srl";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl is
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \mem_reg[3][0]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][64]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_1\ : label is "soft_lutpair284";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][0]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][10]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][11]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][12]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][13]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][14]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][15]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][16]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][17]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][18]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][19]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][1]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][20]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][21]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][22]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][24]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][25]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][26]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][27]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][28]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][29]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][2]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][30]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][31]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][32]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][33]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][34]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][35]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][36]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][37]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][38]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][39]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][3]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][40]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][41]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][42]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][43]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][44]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][45]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][46]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][47]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][48]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][49]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][4]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][50]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][51]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][52]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][53]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][54]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][55]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][56]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][57]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][58]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][59]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][5]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][60]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][61]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][64]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][6]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][7]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][8]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM of tmp_valid_i_1 : label is "soft_lutpair284";
begin
  Q(62 downto 0) <= \^q\(62 downto 0);
  pop <= \^pop\;
\dout[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => wrsp_ready,
      I1 => tmp_valid_reg,
      I2 => AWREADY_Dummy,
      I3 => \dout_reg[0]_0\,
      I4 => \dout_reg[0]_1\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][0]_srl4_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][10]_srl4_n_3\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][11]_srl4_n_3\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][12]_srl4_n_3\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][13]_srl4_n_3\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][14]_srl4_n_3\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][15]_srl4_n_3\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][16]_srl4_n_3\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][17]_srl4_n_3\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][18]_srl4_n_3\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][19]_srl4_n_3\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][1]_srl4_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][20]_srl4_n_3\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][21]_srl4_n_3\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][22]_srl4_n_3\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][23]_srl4_n_3\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][24]_srl4_n_3\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][25]_srl4_n_3\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][26]_srl4_n_3\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][27]_srl4_n_3\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][28]_srl4_n_3\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][29]_srl4_n_3\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][2]_srl4_n_3\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][30]_srl4_n_3\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][31]_srl4_n_3\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][32]_srl4_n_3\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][33]_srl4_n_3\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][34]_srl4_n_3\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][35]_srl4_n_3\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][36]_srl4_n_3\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][37]_srl4_n_3\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][38]_srl4_n_3\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][39]_srl4_n_3\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][3]_srl4_n_3\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][40]_srl4_n_3\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][41]_srl4_n_3\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][42]_srl4_n_3\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][43]_srl4_n_3\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][44]_srl4_n_3\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][45]_srl4_n_3\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][46]_srl4_n_3\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][47]_srl4_n_3\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][48]_srl4_n_3\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][49]_srl4_n_3\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][4]_srl4_n_3\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][50]_srl4_n_3\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][51]_srl4_n_3\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][52]_srl4_n_3\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][53]_srl4_n_3\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][54]_srl4_n_3\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][55]_srl4_n_3\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][56]_srl4_n_3\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][57]_srl4_n_3\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][58]_srl4_n_3\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][59]_srl4_n_3\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][5]_srl4_n_3\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][60]_srl4_n_3\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][61]_srl4_n_3\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][64]_srl4_n_3\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][6]_srl4_n_3\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][7]_srl4_n_3\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][8]_srl4_n_3\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][9]_srl4_n_3\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[14][0]_srl15_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => tmp_valid_reg,
      I2 => \dout_reg[0]_0\,
      I3 => wrsp_ready,
      O => push
    );
\mem_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[3][0]_srl4_n_3\
    );
\mem_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[3][10]_srl4_n_3\
    );
\mem_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[3][11]_srl4_n_3\
    );
\mem_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[3][12]_srl4_n_3\
    );
\mem_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[3][13]_srl4_n_3\
    );
\mem_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[3][14]_srl4_n_3\
    );
\mem_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[3][15]_srl4_n_3\
    );
\mem_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[3][16]_srl4_n_3\
    );
\mem_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[3][17]_srl4_n_3\
    );
\mem_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[3][18]_srl4_n_3\
    );
\mem_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[3][19]_srl4_n_3\
    );
\mem_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[3][1]_srl4_n_3\
    );
\mem_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[3][20]_srl4_n_3\
    );
\mem_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[3][21]_srl4_n_3\
    );
\mem_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[3][22]_srl4_n_3\
    );
\mem_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[3][23]_srl4_n_3\
    );
\mem_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[3][24]_srl4_n_3\
    );
\mem_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[3][25]_srl4_n_3\
    );
\mem_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[3][26]_srl4_n_3\
    );
\mem_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[3][27]_srl4_n_3\
    );
\mem_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[3][28]_srl4_n_3\
    );
\mem_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[3][29]_srl4_n_3\
    );
\mem_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[3][2]_srl4_n_3\
    );
\mem_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[3][30]_srl4_n_3\
    );
\mem_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[3][31]_srl4_n_3\
    );
\mem_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[3][32]_srl4_n_3\
    );
\mem_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[3][33]_srl4_n_3\
    );
\mem_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[3][34]_srl4_n_3\
    );
\mem_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[3][35]_srl4_n_3\
    );
\mem_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[3][36]_srl4_n_3\
    );
\mem_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[3][37]_srl4_n_3\
    );
\mem_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[3][38]_srl4_n_3\
    );
\mem_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[3][39]_srl4_n_3\
    );
\mem_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[3][3]_srl4_n_3\
    );
\mem_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[3][40]_srl4_n_3\
    );
\mem_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[3][41]_srl4_n_3\
    );
\mem_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[3][42]_srl4_n_3\
    );
\mem_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[3][43]_srl4_n_3\
    );
\mem_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[3][44]_srl4_n_3\
    );
\mem_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[3][45]_srl4_n_3\
    );
\mem_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[3][46]_srl4_n_3\
    );
\mem_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[3][47]_srl4_n_3\
    );
\mem_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[3][48]_srl4_n_3\
    );
\mem_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[3][49]_srl4_n_3\
    );
\mem_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[3][4]_srl4_n_3\
    );
\mem_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[3][50]_srl4_n_3\
    );
\mem_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[3][51]_srl4_n_3\
    );
\mem_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[3][52]_srl4_n_3\
    );
\mem_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[3][53]_srl4_n_3\
    );
\mem_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[3][54]_srl4_n_3\
    );
\mem_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[3][55]_srl4_n_3\
    );
\mem_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[3][56]_srl4_n_3\
    );
\mem_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[3][57]_srl4_n_3\
    );
\mem_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[3][58]_srl4_n_3\
    );
\mem_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[3][59]_srl4_n_3\
    );
\mem_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[3][5]_srl4_n_3\
    );
\mem_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[3][60]_srl4_n_3\
    );
\mem_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[3][61]_srl4_n_3\
    );
\mem_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][64]_srl4_n_3\
    );
\mem_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[3][6]_srl4_n_3\
    );
\mem_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[3][7]_srl4_n_3\
    );
\mem_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[3][8]_srl4_n_3\
    );
\mem_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push_2,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[3][9]_srl4_n_3\
    );
tmp_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(0)
    );
tmp_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8080FF80"
    )
        port map (
      I0 => \^q\(62),
      I1 => wrsp_ready,
      I2 => \dout_reg[0]_0\,
      I3 => tmp_valid_reg,
      I4 => AWREADY_Dummy,
      O => \dout_reg[64]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13 is
  port (
    pop : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]_0\ : out STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    rreq_valid : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_1\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mem_reg[3][0]_srl4_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mem_reg[3][0]_srl4_i_2_1\ : in STD_LOGIC;
    push : in STD_LOGIC;
    \dout_reg[64]_1\ : in STD_LOGIC;
    \dout_reg[64]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13 : entity is "equalizer_gmem_m_axi_srl";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \mem_reg[3][0]_srl4_i_4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_i_5_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_i_6_n_3\ : STD_LOGIC;
  signal \mem_reg[3][0]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][10]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][11]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][12]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][13]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][14]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][15]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][16]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][17]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][18]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][19]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][1]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][20]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][21]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][22]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][23]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][24]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][25]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][26]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][27]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][28]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][29]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][2]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][30]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][31]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][32]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][33]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][34]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][35]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][36]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][37]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][38]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][39]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][3]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][40]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][41]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][42]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][43]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][44]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][45]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][46]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][47]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][48]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][49]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][4]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][50]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][51]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][52]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][53]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][54]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][55]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][56]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][57]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][58]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][59]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][5]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][60]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][61]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][64]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][6]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][7]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][8]_srl4_n_3\ : STD_LOGIC;
  signal \mem_reg[3][9]_srl4_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[3][0]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][0]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][10]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][10]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][11]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][11]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][12]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][12]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][13]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][13]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][14]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][14]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][15]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][15]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][16]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][16]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][17]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][17]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][18]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][18]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][19]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][19]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][1]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][1]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][20]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][20]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][21]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][21]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][22]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][22]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][23]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][23]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][24]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][24]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][25]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][25]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][26]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][26]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][27]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][27]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][28]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][28]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][29]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][29]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][2]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][2]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][30]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][30]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][31]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][31]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][32]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][32]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][33]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][33]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][34]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][34]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][35]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][35]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][36]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][36]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][37]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][37]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][38]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][38]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][39]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][39]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][3]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][3]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][40]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][40]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][41]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][41]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][42]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][42]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][43]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][43]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][44]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][44]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][45]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][45]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][46]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][46]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][47]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][47]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][48]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][48]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][49]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][49]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][4]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][4]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][50]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][50]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][51]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][51]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][52]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][52]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][53]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][53]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][54]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][54]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][55]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][55]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][56]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][56]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][57]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][57]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][58]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][58]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][59]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][59]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][5]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][5]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][60]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][60]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][61]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][61]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][64]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][64]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][6]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][6]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][7]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][7]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][8]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][8]_srl4 ";
  attribute srl_bus_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3] ";
  attribute srl_name of \mem_reg[3][9]_srl4\ : label is "inst/\gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[3][9]_srl4 ";
begin
  Q(62 downto 0) <= \^q\(62 downto 0);
  pop <= \^pop\;
\dout[64]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      I3 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][0]_srl4_n_3\,
      Q => \^q\(0),
      R => SR(0)
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][10]_srl4_n_3\,
      Q => \^q\(10),
      R => SR(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][11]_srl4_n_3\,
      Q => \^q\(11),
      R => SR(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][12]_srl4_n_3\,
      Q => \^q\(12),
      R => SR(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][13]_srl4_n_3\,
      Q => \^q\(13),
      R => SR(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][14]_srl4_n_3\,
      Q => \^q\(14),
      R => SR(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][15]_srl4_n_3\,
      Q => \^q\(15),
      R => SR(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][16]_srl4_n_3\,
      Q => \^q\(16),
      R => SR(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][17]_srl4_n_3\,
      Q => \^q\(17),
      R => SR(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][18]_srl4_n_3\,
      Q => \^q\(18),
      R => SR(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][19]_srl4_n_3\,
      Q => \^q\(19),
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][1]_srl4_n_3\,
      Q => \^q\(1),
      R => SR(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][20]_srl4_n_3\,
      Q => \^q\(20),
      R => SR(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][21]_srl4_n_3\,
      Q => \^q\(21),
      R => SR(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][22]_srl4_n_3\,
      Q => \^q\(22),
      R => SR(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][23]_srl4_n_3\,
      Q => \^q\(23),
      R => SR(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][24]_srl4_n_3\,
      Q => \^q\(24),
      R => SR(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][25]_srl4_n_3\,
      Q => \^q\(25),
      R => SR(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][26]_srl4_n_3\,
      Q => \^q\(26),
      R => SR(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][27]_srl4_n_3\,
      Q => \^q\(27),
      R => SR(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][28]_srl4_n_3\,
      Q => \^q\(28),
      R => SR(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][29]_srl4_n_3\,
      Q => \^q\(29),
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][2]_srl4_n_3\,
      Q => \^q\(2),
      R => SR(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][30]_srl4_n_3\,
      Q => \^q\(30),
      R => SR(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][31]_srl4_n_3\,
      Q => \^q\(31),
      R => SR(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][32]_srl4_n_3\,
      Q => \^q\(32),
      R => SR(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][33]_srl4_n_3\,
      Q => \^q\(33),
      R => SR(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][34]_srl4_n_3\,
      Q => \^q\(34),
      R => SR(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][35]_srl4_n_3\,
      Q => \^q\(35),
      R => SR(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][36]_srl4_n_3\,
      Q => \^q\(36),
      R => SR(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][37]_srl4_n_3\,
      Q => \^q\(37),
      R => SR(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][38]_srl4_n_3\,
      Q => \^q\(38),
      R => SR(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][39]_srl4_n_3\,
      Q => \^q\(39),
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][3]_srl4_n_3\,
      Q => \^q\(3),
      R => SR(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][40]_srl4_n_3\,
      Q => \^q\(40),
      R => SR(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][41]_srl4_n_3\,
      Q => \^q\(41),
      R => SR(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][42]_srl4_n_3\,
      Q => \^q\(42),
      R => SR(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][43]_srl4_n_3\,
      Q => \^q\(43),
      R => SR(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][44]_srl4_n_3\,
      Q => \^q\(44),
      R => SR(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][45]_srl4_n_3\,
      Q => \^q\(45),
      R => SR(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][46]_srl4_n_3\,
      Q => \^q\(46),
      R => SR(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][47]_srl4_n_3\,
      Q => \^q\(47),
      R => SR(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][48]_srl4_n_3\,
      Q => \^q\(48),
      R => SR(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][49]_srl4_n_3\,
      Q => \^q\(49),
      R => SR(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][4]_srl4_n_3\,
      Q => \^q\(4),
      R => SR(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][50]_srl4_n_3\,
      Q => \^q\(50),
      R => SR(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][51]_srl4_n_3\,
      Q => \^q\(51),
      R => SR(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][52]_srl4_n_3\,
      Q => \^q\(52),
      R => SR(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][53]_srl4_n_3\,
      Q => \^q\(53),
      R => SR(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][54]_srl4_n_3\,
      Q => \^q\(54),
      R => SR(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][55]_srl4_n_3\,
      Q => \^q\(55),
      R => SR(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][56]_srl4_n_3\,
      Q => \^q\(56),
      R => SR(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][57]_srl4_n_3\,
      Q => \^q\(57),
      R => SR(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][58]_srl4_n_3\,
      Q => \^q\(58),
      R => SR(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][59]_srl4_n_3\,
      Q => \^q\(59),
      R => SR(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][5]_srl4_n_3\,
      Q => \^q\(5),
      R => SR(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][60]_srl4_n_3\,
      Q => \^q\(60),
      R => SR(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][61]_srl4_n_3\,
      Q => \^q\(61),
      R => SR(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][64]_srl4_n_3\,
      Q => \^q\(62),
      R => SR(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][6]_srl4_n_3\,
      Q => \^q\(6),
      R => SR(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][7]_srl4_n_3\,
      Q => \^q\(7),
      R => SR(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][8]_srl4_n_3\,
      Q => \^q\(8),
      R => SR(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[3][9]_srl4_n_3\,
      Q => \^q\(9),
      R => SR(0)
    );
\mem_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(0),
      Q => \mem_reg[3][0]_srl4_n_3\
    );
\mem_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(0),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(0),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(0),
      O => gmem_ARADDR(0)
    );
\mem_reg[3][0]_srl4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070007777"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_2_0\(0),
      I1 => \mem_reg[3][0]_srl4_i_2_1\,
      I2 => j_reg_401(1),
      I3 => j_reg_401(0),
      I4 => \mem_reg[3][0]_srl4_i_2_0\(1),
      I5 => \mem_reg[3][0]_srl4_i_2_0\(2),
      O => \mem_reg[3][0]_srl4_i_4_n_3\
    );
\mem_reg[3][0]_srl4_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF70FF70FF70"
    )
        port map (
      I0 => j_reg_401(1),
      I1 => j_reg_401(0),
      I2 => \mem_reg[3][0]_srl4_i_2_0\(1),
      I3 => \mem_reg[3][0]_srl4_i_2_0\(2),
      I4 => \mem_reg[3][0]_srl4_i_2_0\(0),
      I5 => \mem_reg[3][0]_srl4_i_2_1\,
      O => \mem_reg[3][0]_srl4_i_5_n_3\
    );
\mem_reg[3][0]_srl4_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_2_1\,
      I1 => \mem_reg[3][0]_srl4_i_2_0\(0),
      O => \mem_reg[3][0]_srl4_i_6_n_3\
    );
\mem_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(10),
      Q => \mem_reg[3][10]_srl4_n_3\
    );
\mem_reg[3][10]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(10),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(10),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(10),
      O => gmem_ARADDR(10)
    );
\mem_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(11),
      Q => \mem_reg[3][11]_srl4_n_3\
    );
\mem_reg[3][11]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(11),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(11),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(11),
      O => gmem_ARADDR(11)
    );
\mem_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(12),
      Q => \mem_reg[3][12]_srl4_n_3\
    );
\mem_reg[3][12]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(12),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(12),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(12),
      O => gmem_ARADDR(12)
    );
\mem_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(13),
      Q => \mem_reg[3][13]_srl4_n_3\
    );
\mem_reg[3][13]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(13),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(13),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(13),
      O => gmem_ARADDR(13)
    );
\mem_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(14),
      Q => \mem_reg[3][14]_srl4_n_3\
    );
\mem_reg[3][14]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(14),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(14),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(14),
      O => gmem_ARADDR(14)
    );
\mem_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(15),
      Q => \mem_reg[3][15]_srl4_n_3\
    );
\mem_reg[3][15]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(15),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(15),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(15),
      O => gmem_ARADDR(15)
    );
\mem_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(16),
      Q => \mem_reg[3][16]_srl4_n_3\
    );
\mem_reg[3][16]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(16),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(16),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(16),
      O => gmem_ARADDR(16)
    );
\mem_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(17),
      Q => \mem_reg[3][17]_srl4_n_3\
    );
\mem_reg[3][17]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(17),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(17),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(17),
      O => gmem_ARADDR(17)
    );
\mem_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(18),
      Q => \mem_reg[3][18]_srl4_n_3\
    );
\mem_reg[3][18]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(18),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(18),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(18),
      O => gmem_ARADDR(18)
    );
\mem_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(19),
      Q => \mem_reg[3][19]_srl4_n_3\
    );
\mem_reg[3][19]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(19),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(19),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(19),
      O => gmem_ARADDR(19)
    );
\mem_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(1),
      Q => \mem_reg[3][1]_srl4_n_3\
    );
\mem_reg[3][1]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(1),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(1),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(1),
      O => gmem_ARADDR(1)
    );
\mem_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(20),
      Q => \mem_reg[3][20]_srl4_n_3\
    );
\mem_reg[3][20]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(20),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(20),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(20),
      O => gmem_ARADDR(20)
    );
\mem_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(21),
      Q => \mem_reg[3][21]_srl4_n_3\
    );
\mem_reg[3][21]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(21),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(21),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(21),
      O => gmem_ARADDR(21)
    );
\mem_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(22),
      Q => \mem_reg[3][22]_srl4_n_3\
    );
\mem_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(22),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(22),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(22),
      O => gmem_ARADDR(22)
    );
\mem_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(23),
      Q => \mem_reg[3][23]_srl4_n_3\
    );
\mem_reg[3][23]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(23),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(23),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(23),
      O => gmem_ARADDR(23)
    );
\mem_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(24),
      Q => \mem_reg[3][24]_srl4_n_3\
    );
\mem_reg[3][24]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(24),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(24),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(24),
      O => gmem_ARADDR(24)
    );
\mem_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(25),
      Q => \mem_reg[3][25]_srl4_n_3\
    );
\mem_reg[3][25]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(25),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(25),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(25),
      O => gmem_ARADDR(25)
    );
\mem_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(26),
      Q => \mem_reg[3][26]_srl4_n_3\
    );
\mem_reg[3][26]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(26),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(26),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(26),
      O => gmem_ARADDR(26)
    );
\mem_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(27),
      Q => \mem_reg[3][27]_srl4_n_3\
    );
\mem_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(27),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(27),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(27),
      O => gmem_ARADDR(27)
    );
\mem_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(28),
      Q => \mem_reg[3][28]_srl4_n_3\
    );
\mem_reg[3][28]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(28),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(28),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(28),
      O => gmem_ARADDR(28)
    );
\mem_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(29),
      Q => \mem_reg[3][29]_srl4_n_3\
    );
\mem_reg[3][29]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(29),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(29),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(29),
      O => gmem_ARADDR(29)
    );
\mem_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(2),
      Q => \mem_reg[3][2]_srl4_n_3\
    );
\mem_reg[3][2]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(2),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(2),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(2),
      O => gmem_ARADDR(2)
    );
\mem_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(30),
      Q => \mem_reg[3][30]_srl4_n_3\
    );
\mem_reg[3][30]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(30),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(30),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(30),
      O => gmem_ARADDR(30)
    );
\mem_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(31),
      Q => \mem_reg[3][31]_srl4_n_3\
    );
\mem_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(31),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(31),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(31),
      O => gmem_ARADDR(31)
    );
\mem_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(32),
      Q => \mem_reg[3][32]_srl4_n_3\
    );
\mem_reg[3][32]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(32),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(32),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(32),
      O => gmem_ARADDR(32)
    );
\mem_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(33),
      Q => \mem_reg[3][33]_srl4_n_3\
    );
\mem_reg[3][33]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(33),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(33),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(33),
      O => gmem_ARADDR(33)
    );
\mem_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(34),
      Q => \mem_reg[3][34]_srl4_n_3\
    );
\mem_reg[3][34]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(34),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(34),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(34),
      O => gmem_ARADDR(34)
    );
\mem_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(35),
      Q => \mem_reg[3][35]_srl4_n_3\
    );
\mem_reg[3][35]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(35),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(35),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(35),
      O => gmem_ARADDR(35)
    );
\mem_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(36),
      Q => \mem_reg[3][36]_srl4_n_3\
    );
\mem_reg[3][36]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(36),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(36),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(36),
      O => gmem_ARADDR(36)
    );
\mem_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(37),
      Q => \mem_reg[3][37]_srl4_n_3\
    );
\mem_reg[3][37]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(37),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(37),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(37),
      O => gmem_ARADDR(37)
    );
\mem_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(38),
      Q => \mem_reg[3][38]_srl4_n_3\
    );
\mem_reg[3][38]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(38),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(38),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(38),
      O => gmem_ARADDR(38)
    );
\mem_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(39),
      Q => \mem_reg[3][39]_srl4_n_3\
    );
\mem_reg[3][39]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(39),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(39),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(39),
      O => gmem_ARADDR(39)
    );
\mem_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(3),
      Q => \mem_reg[3][3]_srl4_n_3\
    );
\mem_reg[3][3]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(3),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(3),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(3),
      O => gmem_ARADDR(3)
    );
\mem_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(40),
      Q => \mem_reg[3][40]_srl4_n_3\
    );
\mem_reg[3][40]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(40),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(40),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(40),
      O => gmem_ARADDR(40)
    );
\mem_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(41),
      Q => \mem_reg[3][41]_srl4_n_3\
    );
\mem_reg[3][41]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(41),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(41),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(41),
      O => gmem_ARADDR(41)
    );
\mem_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(42),
      Q => \mem_reg[3][42]_srl4_n_3\
    );
\mem_reg[3][42]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(42),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(42),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(42),
      O => gmem_ARADDR(42)
    );
\mem_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(43),
      Q => \mem_reg[3][43]_srl4_n_3\
    );
\mem_reg[3][43]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(43),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(43),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(43),
      O => gmem_ARADDR(43)
    );
\mem_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(44),
      Q => \mem_reg[3][44]_srl4_n_3\
    );
\mem_reg[3][44]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(44),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(44),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(44),
      O => gmem_ARADDR(44)
    );
\mem_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(45),
      Q => \mem_reg[3][45]_srl4_n_3\
    );
\mem_reg[3][45]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(45),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(45),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(45),
      O => gmem_ARADDR(45)
    );
\mem_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(46),
      Q => \mem_reg[3][46]_srl4_n_3\
    );
\mem_reg[3][46]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(46),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(46),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(46),
      O => gmem_ARADDR(46)
    );
\mem_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(47),
      Q => \mem_reg[3][47]_srl4_n_3\
    );
\mem_reg[3][47]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(47),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(47),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(47),
      O => gmem_ARADDR(47)
    );
\mem_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(48),
      Q => \mem_reg[3][48]_srl4_n_3\
    );
\mem_reg[3][48]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(48),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(48),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(48),
      O => gmem_ARADDR(48)
    );
\mem_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(49),
      Q => \mem_reg[3][49]_srl4_n_3\
    );
\mem_reg[3][49]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(49),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(49),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(49),
      O => gmem_ARADDR(49)
    );
\mem_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(4),
      Q => \mem_reg[3][4]_srl4_n_3\
    );
\mem_reg[3][4]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(4),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(4),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(4),
      O => gmem_ARADDR(4)
    );
\mem_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(50),
      Q => \mem_reg[3][50]_srl4_n_3\
    );
\mem_reg[3][50]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(50),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(50),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(50),
      O => gmem_ARADDR(50)
    );
\mem_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(51),
      Q => \mem_reg[3][51]_srl4_n_3\
    );
\mem_reg[3][51]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(51),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(51),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(51),
      O => gmem_ARADDR(51)
    );
\mem_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(52),
      Q => \mem_reg[3][52]_srl4_n_3\
    );
\mem_reg[3][52]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(52),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(52),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(52),
      O => gmem_ARADDR(52)
    );
\mem_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(53),
      Q => \mem_reg[3][53]_srl4_n_3\
    );
\mem_reg[3][53]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(53),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(53),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(53),
      O => gmem_ARADDR(53)
    );
\mem_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(54),
      Q => \mem_reg[3][54]_srl4_n_3\
    );
\mem_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(54),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(54),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(54),
      O => gmem_ARADDR(54)
    );
\mem_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(55),
      Q => \mem_reg[3][55]_srl4_n_3\
    );
\mem_reg[3][55]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(55),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(55),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(55),
      O => gmem_ARADDR(55)
    );
\mem_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(56),
      Q => \mem_reg[3][56]_srl4_n_3\
    );
\mem_reg[3][56]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(56),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(56),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(56),
      O => gmem_ARADDR(56)
    );
\mem_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(57),
      Q => \mem_reg[3][57]_srl4_n_3\
    );
\mem_reg[3][57]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(57),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(57),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(57),
      O => gmem_ARADDR(57)
    );
\mem_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(58),
      Q => \mem_reg[3][58]_srl4_n_3\
    );
\mem_reg[3][58]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(58),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(58),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(58),
      O => gmem_ARADDR(58)
    );
\mem_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(59),
      Q => \mem_reg[3][59]_srl4_n_3\
    );
\mem_reg[3][59]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(59),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(59),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(59),
      O => gmem_ARADDR(59)
    );
\mem_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(5),
      Q => \mem_reg[3][5]_srl4_n_3\
    );
\mem_reg[3][5]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(5),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(5),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(5),
      O => gmem_ARADDR(5)
    );
\mem_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(60),
      Q => \mem_reg[3][60]_srl4_n_3\
    );
\mem_reg[3][60]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(60),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(60),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(60),
      O => gmem_ARADDR(60)
    );
\mem_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(61),
      Q => \mem_reg[3][61]_srl4_n_3\
    );
\mem_reg[3][61]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(61),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(61),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(61),
      O => gmem_ARADDR(61)
    );
\mem_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => '1',
      Q => \mem_reg[3][64]_srl4_n_3\
    );
\mem_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(6),
      Q => \mem_reg[3][6]_srl4_n_3\
    );
\mem_reg[3][6]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(6),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(6),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(6),
      O => gmem_ARADDR(6)
    );
\mem_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(7),
      Q => \mem_reg[3][7]_srl4_n_3\
    );
\mem_reg[3][7]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(7),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(7),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(7),
      O => gmem_ARADDR(7)
    );
\mem_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(8),
      Q => \mem_reg[3][8]_srl4_n_3\
    );
\mem_reg[3][8]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(8),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(8),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(8),
      O => gmem_ARADDR(8)
    );
\mem_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[64]_1\,
      A1 => \dout_reg[64]_2\,
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => gmem_ARADDR(9),
      Q => \mem_reg[3][9]_srl4_n_3\
    );
\mem_reg[3][9]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \mem_reg[3][0]_srl4_i_4_n_3\,
      I1 => \dout_reg[61]_0\(9),
      I2 => \mem_reg[3][0]_srl4_i_5_n_3\,
      I3 => \dout_reg[61]_1\(9),
      I4 => \mem_reg[3][0]_srl4_i_6_n_3\,
      I5 => gmem_addr_reg_793(9),
      O => gmem_ARADDR(9)
    );
\tmp_len0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(62),
      O => S(0)
    );
\tmp_valid_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EC"
    )
        port map (
      I0 => \^q\(62),
      I1 => tmp_valid_reg,
      I2 => rreq_valid,
      I3 => ARREADY_Dummy,
      O => \dout_reg[64]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0\ is
  port (
    \dout_reg[0]_0\ : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \raddr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \push__0\ : out STD_LOGIC;
    \resp_ready__1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    wrsp_valid : in STD_LOGIC;
    \mOutPtr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0\ is
  signal \^dout_reg[0]_0\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^pop_0\ : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__0\ : label is "soft_lutpair287";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \raddr[2]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \raddr[3]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \raddr[3]_i_4\ : label is "soft_lutpair290";
begin
  \dout_reg[0]_0\ <= \^dout_reg[0]_0\;
  pop_0 <= \^pop_0\;
\dout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222FFFF00000000"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => \^dout_reg[0]_0\,
      I2 => \mOutPtr_reg[3]_1\(0),
      I3 => last_resp,
      I4 => wrsp_valid,
      I5 => dout_vld_reg,
      O => \^pop_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => \^dout_reg[0]_0\,
      R => SR(0)
    );
\dout_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAAAFFFFAAAA"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => last_resp,
      I2 => \mOutPtr_reg[3]_1\(0),
      I3 => \^dout_reg[0]_0\,
      I4 => wrsp_valid,
      I5 => \mOutPtr_reg[3]_0\,
      O => empty_n_reg
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => full_n_reg_0(0),
      I3 => \mOutPtr_reg[0]\,
      I4 => \^pop_0\,
      O => ap_rst_n_0
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      O => \mOutPtr_reg[3]\(0)
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => p_12_in,
      I3 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[3]\(1)
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F7F7F788080808"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => wrsp_valid,
      I2 => \^dout_reg[0]_0\,
      I3 => \mOutPtr_reg[3]_1\(0),
      I4 => last_resp,
      I5 => pop,
      O => E(0)
    );
\mOutPtr[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => p_12_in,
      I4 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[3]\(2)
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => \mOutPtr_reg[3]_0\,
      I1 => wrsp_valid,
      I2 => \^dout_reg[0]_0\,
      I3 => \mOutPtr_reg[3]_1\(0),
      I4 => last_resp,
      O => \push__0\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFFB000"
    )
        port map (
      I0 => AWREADY_Dummy,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => wreq_valid,
      I3 => \mOutPtr_reg[0]\,
      I4 => \^pop_0\,
      O => s_ready_t_reg(0)
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(3),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => p_12_in,
      I5 => \mOutPtr_reg[4]\(4),
      O => \mOutPtr_reg[3]\(3)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008808"
    )
        port map (
      I0 => \mOutPtr_reg[0]\,
      I1 => wreq_valid,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      I4 => \^pop_0\,
      O => p_12_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[0]_1\(0),
      A1 => \dout_reg[0]_1\(1),
      A2 => \dout_reg[0]_1\(2),
      A3 => \dout_reg[0]_1\(3),
      CE => push,
      CLK => ap_clk,
      D => Q(0),
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => \dout_reg[0]_1\(0),
      I1 => dout_vld_reg,
      I2 => p_12_in,
      I3 => \dout_reg[0]_1\(1),
      O => D(0)
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => dout_vld_reg,
      I2 => \dout_reg[0]_1\(0),
      I3 => \dout_reg[0]_1\(2),
      I4 => \dout_reg[0]_1\(1),
      O => D(1)
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \dout_reg[0]_1\(0),
      I1 => \dout_reg[0]_1\(1),
      I2 => \dout_reg[0]_1\(3),
      I3 => \dout_reg[0]_1\(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr_reg[0]\(0)
    );
\raddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => \dout_reg[0]_1\(1),
      I1 => p_12_in,
      I2 => dout_vld_reg,
      I3 => \dout_reg[0]_1\(0),
      I4 => \dout_reg[0]_1\(3),
      I5 => \dout_reg[0]_1\(2),
      O => D(2)
    );
\raddr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2AAA2A"
    )
        port map (
      I0 => \^pop_0\,
      I1 => \mOutPtr_reg[0]\,
      I2 => wreq_valid,
      I3 => \mOutPtr_reg[0]_0\,
      I4 => AWREADY_Dummy,
      O => p_8_in
    );
\raddr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in,
      I1 => dout_vld_reg,
      O => raddr113_out
    );
s_ready_t_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^dout_reg[0]_0\,
      I1 => \mOutPtr_reg[3]_0\,
      I2 => last_resp,
      I3 => need_wrsp,
      O => \resp_ready__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15\ is
  port (
    last_resp : out STD_LOGIC;
    pop : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    sel : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15\ is
  signal aw2b_info : STD_LOGIC;
  signal \^last_resp\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  last_resp <= \^last_resp\;
  pop <= \^pop\;
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F00FFFF00000000"
    )
        port map (
      I0 => wrsp_type,
      I1 => ursp_ready,
      I2 => \^last_resp\,
      I3 => dout_vld_reg(0),
      I4 => dout_vld_reg_0,
      I5 => dout_vld_reg_1,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => \^last_resp\,
      R => SR(0)
    );
\dout_vld_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEEEAEEEAEEEAE"
    )
        port map (
      I0 => dout_vld_reg_1,
      I1 => dout_vld_reg_0,
      I2 => dout_vld_reg(0),
      I3 => \^last_resp\,
      I4 => ursp_ready,
      I5 => wrsp_type,
      O => empty_n_reg
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => \could_multi_bursts.next_loop\,
      I3 => full_n_reg_0,
      I4 => \^pop\,
      O => ap_rst_n_0
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => aw2b_info,
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][0]_srl15_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \dout_reg[0]_1\,
      I2 => \dout_reg[0]_2\,
      O => aw2b_info
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19\ is
  port (
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_reg[0]_1\ : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_2\ : in STD_LOGIC;
    \dout_reg[0]_3\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19\ is
  signal ar2r_info : STD_LOGIC;
  signal \^could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal last_burst : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
begin
  \could_multi_bursts.last_loop__10\ <= \^could_multi_bursts.last_loop__10\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      O => \^could_multi_bursts.last_loop__10\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => last_burst,
      R => SR(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => push_0,
      CLK => ap_clk,
      D => ar2r_info,
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][0]_srl15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A000000"
    )
        port map (
      I0 => \dout_reg[0]_1\,
      I1 => m_axi_gmem_ARREADY,
      I2 => \dout_reg[0]_2\,
      I3 => \dout_reg[0]_3\,
      I4 => fifo_rctl_ready,
      O => push_0
    );
\mem_reg[14][0]_srl15_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^could_multi_bursts.last_loop__10\,
      I1 => \dout_reg[0]_0\,
      O => ar2r_info
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => mem_reg,
      I1 => last_burst,
      I2 => mem_reg_0(0),
      O => din(0)
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \sect_len_buf_reg[9]_0\(4),
      I2 => \sect_len_buf_reg[9]\(3),
      I3 => \sect_len_buf_reg[9]_0\(3),
      I4 => \sect_len_buf_reg[9]_0\(5),
      I5 => \sect_len_buf_reg[9]\(5),
      O => \^sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \sect_len_buf_reg[9]_0\(1),
      I2 => \sect_len_buf_reg[9]\(0),
      I3 => \sect_len_buf_reg[9]_0\(0),
      I4 => \sect_len_buf_reg[9]_0\(2),
      I5 => \sect_len_buf_reg[9]\(2),
      O => \^sect_len_buf_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2\ is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    pop_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC;
    full_n_reg : in STD_LOGIC;
    \raddr_reg[0]\ : in STD_LOGIC;
    \raddr_reg[0]_0\ : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    \raddr17_in__2\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mOutPtr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WVALID_Dummy : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    sel : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2\ is
  signal \dout[3]_i_3_n_3\ : STD_LOGIC;
  signal \dout[3]_i_4_n_3\ : STD_LOGIC;
  signal \dout_reg_n_3_[0]\ : STD_LOGIC;
  signal \dout_reg_n_3_[1]\ : STD_LOGIC;
  signal \dout_reg_n_3_[2]\ : STD_LOGIC;
  signal \dout_reg_n_3_[3]\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_3\ : STD_LOGIC;
  signal next_burst : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal \^pop_0\ : STD_LOGIC;
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WLAST_Dummy_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \dout_vld_i_1__5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__5\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__1\ : label is "soft_lutpair139";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][0]_srl15_i_2__0\ : label is "soft_lutpair142";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][1]_srl15_i_1\ : label is "soft_lutpair142";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][2]_srl15_i_1__0\ : label is "soft_lutpair141";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[14][3]_srl15_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__0\ : label is "soft_lutpair137";
begin
  \in\(3 downto 0) <= \^in\(3 downto 0);
  pop_0 <= \^pop_0\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
WLAST_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => next_burst,
      I1 => WLAST_Dummy_reg,
      I2 => WREADY_Dummy,
      I3 => WLAST_Dummy_reg_0,
      O => WVALID_Dummy_reg
    );
\dout[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => next_burst,
      I1 => \dout_reg[0]_0\,
      I2 => dout_vld_reg,
      O => \^pop_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => \dout[3]_i_3_n_3\,
      I1 => \dout[3]_i_2_0\(2),
      I2 => \dout_reg_n_3_[2]\,
      I3 => \dout[3]_i_2_0\(1),
      I4 => \dout_reg_n_3_[1]\,
      I5 => \dout[3]_i_4_n_3\,
      O => next_burst
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000100000001000"
    )
        port map (
      I0 => \dout[3]_i_2_0\(7),
      I1 => \dout[3]_i_2_0\(6),
      I2 => WVALID_Dummy,
      I3 => \dout_reg[0]_0\,
      I4 => WLAST_Dummy_reg,
      I5 => WREADY_Dummy,
      O => \dout[3]_i_3_n_3\
    );
\dout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \dout_reg_n_3_[3]\,
      I1 => \dout[3]_i_2_0\(3),
      I2 => \dout_reg_n_3_[0]\,
      I3 => \dout[3]_i_2_0\(0),
      I4 => \dout[3]_i_2_0\(4),
      I5 => \dout[3]_i_2_0\(5),
      O => \dout[3]_i_4_n_3\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => \dout_reg_n_3_[0]\,
      R => SR(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][1]_srl15_n_3\,
      Q => \dout_reg_n_3_[1]\,
      R => SR(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][2]_srl15_n_3\,
      Q => \dout_reg_n_3_[2]\,
      R => SR(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop_0\,
      D => \mem_reg[14][3]_srl15_n_3\,
      Q => \dout_reg_n_3_[3]\,
      R => SR(0)
    );
\dout_vld_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => dout_vld_reg,
      I1 => \dout_reg[0]_0\,
      I2 => next_burst,
      O => empty_n_reg_0
    );
\full_n_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => full_n_reg,
      I2 => \raddr_reg[0]\,
      I3 => \raddr_reg[0]_0\,
      I4 => \^pop_0\,
      O => ap_rst_n_0
    );
\len_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_burst,
      I1 => ap_rst_n,
      O => ap_rst_n_1(0)
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      O => \mOutPtr_reg[3]\(0)
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(0),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => p_12_in,
      I3 => \mOutPtr_reg[4]\(2),
      O => \mOutPtr_reg[3]\(1)
    );
\mOutPtr[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(1),
      I1 => \mOutPtr_reg[4]\(0),
      I2 => \mOutPtr_reg[4]\(2),
      I3 => p_12_in,
      I4 => \mOutPtr_reg[4]\(3),
      O => \mOutPtr_reg[3]\(2)
    );
\mOutPtr[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFFB0000000"
    )
        port map (
      I0 => AWREADY_Dummy_0,
      I1 => \mOutPtr_reg[0]\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => fifo_resp_ready,
      I4 => \raddr_reg[0]_0\,
      I5 => \^pop_0\,
      O => E(0)
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg[4]\(3),
      I1 => \mOutPtr_reg[4]\(1),
      I2 => \mOutPtr_reg[4]\(0),
      I3 => \mOutPtr_reg[4]\(2),
      I4 => p_12_in,
      I5 => \mOutPtr_reg[4]\(4),
      O => \mOutPtr_reg[3]\(3)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08088808"
    )
        port map (
      I0 => \raddr_reg[0]\,
      I1 => \raddr_reg[0]_0\,
      I2 => dout_vld_reg,
      I3 => \dout_reg[0]_0\,
      I4 => next_burst,
      O => p_12_in
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][0]_srl15_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(0),
      O => \^in\(0)
    );
\mem_reg[14][0]_srl15_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(8),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(4),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(7),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(3),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(5),
      I5 => \could_multi_bursts.awlen_buf_reg[0]\(9),
      O => \^sect_len_buf_reg[8]\
    );
\mem_reg[14][0]_srl15_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf_reg[0]\(5),
      I1 => \could_multi_bursts.awlen_buf_reg[0]_0\(1),
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(4),
      I3 => \could_multi_bursts.awlen_buf_reg[0]_0\(0),
      I4 => \could_multi_bursts.awlen_buf_reg[0]_0\(2),
      I5 => \could_multi_bursts.awlen_buf_reg[0]\(6),
      O => \^sect_len_buf_reg[5]\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[14][1]_srl15_n_3\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(1),
      O => \^in\(1)
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[14][2]_srl15_n_3\
    );
\mem_reg[14][2]_srl15_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(2),
      O => \^in\(2)
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => sel,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[14][3]_srl15_n_3\
    );
\mem_reg[14][3]_srl15_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \could_multi_bursts.awlen_buf_reg[0]\(3),
      O => \^in\(3)
    );
\raddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => Q(0),
      I1 => dout_vld_reg,
      I2 => p_12_in,
      I3 => Q(1),
      O => D(0)
    );
\raddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => dout_vld_reg,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\raddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr17_in__2\,
      I1 => dout_vld_reg,
      I2 => \raddr_reg[0]\,
      I3 => \raddr_reg[0]_0\,
      I4 => \^pop_0\,
      O => empty_n_reg(0)
    );
\raddr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => Q(1),
      I1 => p_12_in,
      I2 => dout_vld_reg,
      I3 => Q(0),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3\ is
  port (
    sel : out STD_LOGIC;
    pop : out STD_LOGIC;
    push : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[67]_0\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \dout_reg[2]_0\ : in STD_LOGIC;
    \dout_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mem_reg[14][10]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][37]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][38]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][39]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][40]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][41]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][42]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][43]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][44]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][45]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][46]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][47]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][48]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][49]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][50]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][51]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][52]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][53]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][54]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][55]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][56]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][57]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][58]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][59]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][60]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][61]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][62]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][63]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][64]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][65]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][66]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][67]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_3\ : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][37]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][37]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][38]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][38]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][39]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][39]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][40]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][40]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][41]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][41]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][42]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][42]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][43]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][43]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][44]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][44]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][45]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][45]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][46]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][46]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][47]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][47]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][48]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][48]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][49]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][49]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][50]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][50]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][51]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][51]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][52]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][52]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][53]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][53]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][54]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][54]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][55]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][55]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][56]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][56]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][57]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][57]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][58]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][58]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][59]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][59]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][60]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][60]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][61]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][61]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][62]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][62]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][63]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][63]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][64]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][64]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][65]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][65]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][66]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][66]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][67]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][67]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  SR(0) <= \^sr\(0);
  pop <= \^pop\;
  push <= \^push\;
\dout[67]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \req_en__0\,
      I1 => rs_req_ready,
      I2 => \dout_reg[2]_0\,
      I3 => \dout_reg[2]_1\,
      O => \^pop\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_3\,
      Q => \dout_reg[67]_0\(8),
      R => \^sr\(0)
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_3\,
      Q => \dout_reg[67]_0\(9),
      R => \^sr\(0)
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_3\,
      Q => \dout_reg[67]_0\(10),
      R => \^sr\(0)
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_3\,
      Q => \dout_reg[67]_0\(11),
      R => \^sr\(0)
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_3\,
      Q => \dout_reg[67]_0\(12),
      R => \^sr\(0)
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_3\,
      Q => \dout_reg[67]_0\(13),
      R => \^sr\(0)
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_3\,
      Q => \dout_reg[67]_0\(14),
      R => \^sr\(0)
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_3\,
      Q => \dout_reg[67]_0\(15),
      R => \^sr\(0)
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_3\,
      Q => \dout_reg[67]_0\(16),
      R => \^sr\(0)
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_3\,
      Q => \dout_reg[67]_0\(17),
      R => \^sr\(0)
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_3\,
      Q => \dout_reg[67]_0\(18),
      R => \^sr\(0)
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_3\,
      Q => \dout_reg[67]_0\(19),
      R => \^sr\(0)
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_3\,
      Q => \dout_reg[67]_0\(20),
      R => \^sr\(0)
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_3\,
      Q => \dout_reg[67]_0\(21),
      R => \^sr\(0)
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_3\,
      Q => \dout_reg[67]_0\(22),
      R => \^sr\(0)
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_3\,
      Q => \dout_reg[67]_0\(23),
      R => \^sr\(0)
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_3\,
      Q => \dout_reg[67]_0\(24),
      R => \^sr\(0)
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_3\,
      Q => \dout_reg[67]_0\(25),
      R => \^sr\(0)
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_3\,
      Q => \dout_reg[67]_0\(26),
      R => \^sr\(0)
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_3\,
      Q => \dout_reg[67]_0\(27),
      R => \^sr\(0)
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_3\,
      Q => \dout_reg[67]_0\(0),
      R => \^sr\(0)
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_3\,
      Q => \dout_reg[67]_0\(28),
      R => \^sr\(0)
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_3\,
      Q => \dout_reg[67]_0\(29),
      R => \^sr\(0)
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_3\,
      Q => \dout_reg[67]_0\(30),
      R => \^sr\(0)
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_3\,
      Q => \dout_reg[67]_0\(31),
      R => \^sr\(0)
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_3\,
      Q => \dout_reg[67]_0\(32),
      R => \^sr\(0)
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_3\,
      Q => \dout_reg[67]_0\(33),
      R => \^sr\(0)
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_3\,
      Q => \dout_reg[67]_0\(34),
      R => \^sr\(0)
    );
\dout_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][37]_srl15_n_3\,
      Q => \dout_reg[67]_0\(35),
      R => \^sr\(0)
    );
\dout_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][38]_srl15_n_3\,
      Q => \dout_reg[67]_0\(36),
      R => \^sr\(0)
    );
\dout_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][39]_srl15_n_3\,
      Q => \dout_reg[67]_0\(37),
      R => \^sr\(0)
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_3\,
      Q => \dout_reg[67]_0\(1),
      R => \^sr\(0)
    );
\dout_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][40]_srl15_n_3\,
      Q => \dout_reg[67]_0\(38),
      R => \^sr\(0)
    );
\dout_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][41]_srl15_n_3\,
      Q => \dout_reg[67]_0\(39),
      R => \^sr\(0)
    );
\dout_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][42]_srl15_n_3\,
      Q => \dout_reg[67]_0\(40),
      R => \^sr\(0)
    );
\dout_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][43]_srl15_n_3\,
      Q => \dout_reg[67]_0\(41),
      R => \^sr\(0)
    );
\dout_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][44]_srl15_n_3\,
      Q => \dout_reg[67]_0\(42),
      R => \^sr\(0)
    );
\dout_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][45]_srl15_n_3\,
      Q => \dout_reg[67]_0\(43),
      R => \^sr\(0)
    );
\dout_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][46]_srl15_n_3\,
      Q => \dout_reg[67]_0\(44),
      R => \^sr\(0)
    );
\dout_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][47]_srl15_n_3\,
      Q => \dout_reg[67]_0\(45),
      R => \^sr\(0)
    );
\dout_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][48]_srl15_n_3\,
      Q => \dout_reg[67]_0\(46),
      R => \^sr\(0)
    );
\dout_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][49]_srl15_n_3\,
      Q => \dout_reg[67]_0\(47),
      R => \^sr\(0)
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_3\,
      Q => \dout_reg[67]_0\(2),
      R => \^sr\(0)
    );
\dout_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][50]_srl15_n_3\,
      Q => \dout_reg[67]_0\(48),
      R => \^sr\(0)
    );
\dout_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][51]_srl15_n_3\,
      Q => \dout_reg[67]_0\(49),
      R => \^sr\(0)
    );
\dout_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][52]_srl15_n_3\,
      Q => \dout_reg[67]_0\(50),
      R => \^sr\(0)
    );
\dout_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][53]_srl15_n_3\,
      Q => \dout_reg[67]_0\(51),
      R => \^sr\(0)
    );
\dout_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][54]_srl15_n_3\,
      Q => \dout_reg[67]_0\(52),
      R => \^sr\(0)
    );
\dout_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][55]_srl15_n_3\,
      Q => \dout_reg[67]_0\(53),
      R => \^sr\(0)
    );
\dout_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][56]_srl15_n_3\,
      Q => \dout_reg[67]_0\(54),
      R => \^sr\(0)
    );
\dout_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][57]_srl15_n_3\,
      Q => \dout_reg[67]_0\(55),
      R => \^sr\(0)
    );
\dout_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][58]_srl15_n_3\,
      Q => \dout_reg[67]_0\(56),
      R => \^sr\(0)
    );
\dout_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][59]_srl15_n_3\,
      Q => \dout_reg[67]_0\(57),
      R => \^sr\(0)
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_3\,
      Q => \dout_reg[67]_0\(3),
      R => \^sr\(0)
    );
\dout_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][60]_srl15_n_3\,
      Q => \dout_reg[67]_0\(58),
      R => \^sr\(0)
    );
\dout_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][61]_srl15_n_3\,
      Q => \dout_reg[67]_0\(59),
      R => \^sr\(0)
    );
\dout_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][62]_srl15_n_3\,
      Q => \dout_reg[67]_0\(60),
      R => \^sr\(0)
    );
\dout_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][63]_srl15_n_3\,
      Q => \dout_reg[67]_0\(61),
      R => \^sr\(0)
    );
\dout_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][64]_srl15_n_3\,
      Q => \dout_reg[67]_0\(62),
      R => \^sr\(0)
    );
\dout_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][65]_srl15_n_3\,
      Q => \dout_reg[67]_0\(63),
      R => \^sr\(0)
    );
\dout_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][66]_srl15_n_3\,
      Q => \dout_reg[67]_0\(64),
      R => \^sr\(0)
    );
\dout_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][67]_srl15_n_3\,
      Q => \dout_reg[67]_0\(65),
      R => \^sr\(0)
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_3\,
      Q => \dout_reg[67]_0\(4),
      R => \^sr\(0)
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_3\,
      Q => \dout_reg[67]_0\(5),
      R => \^sr\(0)
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_3\,
      Q => \dout_reg[67]_0\(6),
      R => \^sr\(0)
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_3\,
      Q => \dout_reg[67]_0\(7),
      R => \^sr\(0)
    );
\mem_reg[14][0]_srl15_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => \dout_reg[0]_0\,
      I2 => \dout_reg[0]_1\,
      I3 => fifo_resp_ready,
      I4 => fifo_burst_ready,
      O => sel
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][10]_srl15_n_3\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][11]_srl15_n_3\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][12]_srl15_n_3\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][13]_srl15_n_3\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][14]_srl15_n_3\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][15]_srl15_n_3\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][16]_srl15_n_3\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][17]_srl15_n_3\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][18]_srl15_n_3\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][19]_srl15_n_3\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][20]_srl15_n_3\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][21]_srl15_n_3\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][22]_srl15_n_3\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][23]_srl15_n_3\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][24]_srl15_n_3\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][25]_srl15_n_3\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][26]_srl15_n_3\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][27]_srl15_n_3\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][28]_srl15_n_3\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][29]_srl15_n_3\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][2]_srl15_n_3\
    );
\mem_reg[14][2]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[0]\,
      I1 => \dout_reg[0]_0\,
      O => \^push\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][30]_srl15_n_3\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][31]_srl15_n_3\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][32]_srl15_n_3\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][33]_srl15_n_3\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][34]_srl15_n_3\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][35]_srl15_n_3\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][36]_srl15_n_3\
    );
\mem_reg[14][37]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][37]_srl15_n_3\
    );
\mem_reg[14][38]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][38]_srl15_n_3\
    );
\mem_reg[14][39]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(37),
      Q => \mem_reg[14][39]_srl15_n_3\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][3]_srl15_n_3\
    );
\mem_reg[14][40]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(38),
      Q => \mem_reg[14][40]_srl15_n_3\
    );
\mem_reg[14][41]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(39),
      Q => \mem_reg[14][41]_srl15_n_3\
    );
\mem_reg[14][42]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(40),
      Q => \mem_reg[14][42]_srl15_n_3\
    );
\mem_reg[14][43]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(41),
      Q => \mem_reg[14][43]_srl15_n_3\
    );
\mem_reg[14][44]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(42),
      Q => \mem_reg[14][44]_srl15_n_3\
    );
\mem_reg[14][45]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(43),
      Q => \mem_reg[14][45]_srl15_n_3\
    );
\mem_reg[14][46]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(44),
      Q => \mem_reg[14][46]_srl15_n_3\
    );
\mem_reg[14][47]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(45),
      Q => \mem_reg[14][47]_srl15_n_3\
    );
\mem_reg[14][48]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(46),
      Q => \mem_reg[14][48]_srl15_n_3\
    );
\mem_reg[14][49]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(47),
      Q => \mem_reg[14][49]_srl15_n_3\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][4]_srl15_n_3\
    );
\mem_reg[14][50]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(48),
      Q => \mem_reg[14][50]_srl15_n_3\
    );
\mem_reg[14][51]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(49),
      Q => \mem_reg[14][51]_srl15_n_3\
    );
\mem_reg[14][52]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(50),
      Q => \mem_reg[14][52]_srl15_n_3\
    );
\mem_reg[14][53]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(51),
      Q => \mem_reg[14][53]_srl15_n_3\
    );
\mem_reg[14][54]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(52),
      Q => \mem_reg[14][54]_srl15_n_3\
    );
\mem_reg[14][55]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(53),
      Q => \mem_reg[14][55]_srl15_n_3\
    );
\mem_reg[14][56]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(54),
      Q => \mem_reg[14][56]_srl15_n_3\
    );
\mem_reg[14][57]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(55),
      Q => \mem_reg[14][57]_srl15_n_3\
    );
\mem_reg[14][58]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(56),
      Q => \mem_reg[14][58]_srl15_n_3\
    );
\mem_reg[14][59]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(57),
      Q => \mem_reg[14][59]_srl15_n_3\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][5]_srl15_n_3\
    );
\mem_reg[14][60]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(58),
      Q => \mem_reg[14][60]_srl15_n_3\
    );
\mem_reg[14][61]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(59),
      Q => \mem_reg[14][61]_srl15_n_3\
    );
\mem_reg[14][62]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(60),
      Q => \mem_reg[14][62]_srl15_n_3\
    );
\mem_reg[14][63]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(61),
      Q => \mem_reg[14][63]_srl15_n_3\
    );
\mem_reg[14][64]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(62),
      Q => \mem_reg[14][64]_srl15_n_3\
    );
\mem_reg[14][65]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(63),
      Q => \mem_reg[14][65]_srl15_n_3\
    );
\mem_reg[14][66]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(64),
      Q => \mem_reg[14][66]_srl15_n_3\
    );
\mem_reg[14][67]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(65),
      Q => \mem_reg[14][67]_srl15_n_3\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][6]_srl15_n_3\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][7]_srl15_n_3\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][8]_srl15_n_3\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][9]_srl15_n_3\
    );
\state[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_en__0\ : out STD_LOGIC;
    \dout_reg[36]_0\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    \data_en__3\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_valid : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    flying_req_reg_0 : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \last_cnt_reg[0]\ : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \dout_reg[36]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    \dout_reg[36]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4\ : entity is "equalizer_gmem_m_axi_srl";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4\ is
  signal \^data_en__3\ : STD_LOGIC;
  signal \^dout_reg[36]_0\ : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal \last_cnt[4]_i_4_n_3\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][10]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][11]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][12]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][13]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][14]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][15]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][16]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][17]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][18]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][19]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][20]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][21]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][22]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][23]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][24]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][25]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][26]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][27]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][28]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][29]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][2]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][30]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][31]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][32]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][33]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][34]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][35]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][36]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][3]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][4]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][5]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][6]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][7]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][8]_srl15_n_3\ : STD_LOGIC;
  signal \mem_reg[14][9]_srl15_n_3\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal \^pop\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  signal \^req_en__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[67]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of flying_req_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \last_cnt[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \last_cnt[4]_i_2\ : label is "soft_lutpair182";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][10]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][11]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][12]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][13]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][14]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][15]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][16]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][16]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][17]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][17]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][18]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][18]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][19]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][19]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][1]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][20]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][20]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][21]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][21]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][22]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][22]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][23]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][23]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][24]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][24]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][25]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][25]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][26]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][27]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][27]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][28]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][28]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][29]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][29]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][2]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][2]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][30]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][30]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][31]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][31]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][32]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][32]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][33]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][33]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][34]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][34]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][35]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][35]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][36]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][36]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][3]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][3]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][4]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][4]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][5]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][5]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][6]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][6]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][7]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][7]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][8]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][8]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][9]_srl15\ : label is "inst/\gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][9]_srl15 ";
begin
  \data_en__3\ <= \^data_en__3\;
  \dout_reg[36]_0\(36 downto 0) <= \^dout_reg[36]_0\(36 downto 0);
  pop <= \^pop\;
  push <= \^push\;
  \req_en__0\ <= \^req_en__0\;
\data_p2[67]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      O => dout_vld_reg(0)
    );
\dout[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => m_axi_gmem_WREADY,
      I1 => flying_req_reg_0,
      I2 => \^data_en__3\,
      I3 => fifo_valid,
      I4 => \dout_reg[0]_0\,
      O => \^pop\
    );
\dout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][0]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(0),
      R => \dout_reg[36]_2\
    );
\dout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][10]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(10),
      R => \dout_reg[36]_2\
    );
\dout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][11]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(11),
      R => \dout_reg[36]_2\
    );
\dout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][12]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(12),
      R => \dout_reg[36]_2\
    );
\dout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][13]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(13),
      R => \dout_reg[36]_2\
    );
\dout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][14]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(14),
      R => \dout_reg[36]_2\
    );
\dout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][15]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(15),
      R => \dout_reg[36]_2\
    );
\dout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][16]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(16),
      R => \dout_reg[36]_2\
    );
\dout_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][17]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(17),
      R => \dout_reg[36]_2\
    );
\dout_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][18]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(18),
      R => \dout_reg[36]_2\
    );
\dout_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][19]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(19),
      R => \dout_reg[36]_2\
    );
\dout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][1]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(1),
      R => \dout_reg[36]_2\
    );
\dout_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][20]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(20),
      R => \dout_reg[36]_2\
    );
\dout_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][21]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(21),
      R => \dout_reg[36]_2\
    );
\dout_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][22]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(22),
      R => \dout_reg[36]_2\
    );
\dout_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][23]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(23),
      R => \dout_reg[36]_2\
    );
\dout_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][24]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(24),
      R => \dout_reg[36]_2\
    );
\dout_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][25]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(25),
      R => \dout_reg[36]_2\
    );
\dout_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][26]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(26),
      R => \dout_reg[36]_2\
    );
\dout_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][27]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(27),
      R => \dout_reg[36]_2\
    );
\dout_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][28]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(28),
      R => \dout_reg[36]_2\
    );
\dout_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][29]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(29),
      R => \dout_reg[36]_2\
    );
\dout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][2]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(2),
      R => \dout_reg[36]_2\
    );
\dout_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][30]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(30),
      R => \dout_reg[36]_2\
    );
\dout_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][31]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(31),
      R => \dout_reg[36]_2\
    );
\dout_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][32]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(32),
      R => \dout_reg[36]_2\
    );
\dout_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][33]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(33),
      R => \dout_reg[36]_2\
    );
\dout_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][34]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(34),
      R => \dout_reg[36]_2\
    );
\dout_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][35]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(35),
      R => \dout_reg[36]_2\
    );
\dout_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][36]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(36),
      R => \dout_reg[36]_2\
    );
\dout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][3]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(3),
      R => \dout_reg[36]_2\
    );
\dout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][4]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(4),
      R => \dout_reg[36]_2\
    );
\dout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][5]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(5),
      R => \dout_reg[36]_2\
    );
\dout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][6]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(6),
      R => \dout_reg[36]_2\
    );
\dout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][7]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(7),
      R => \dout_reg[36]_2\
    );
\dout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][8]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(8),
      R => \dout_reg[36]_2\
    );
\dout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^pop\,
      D => \mem_reg[14][9]_srl15_n_3\,
      Q => \^dout_reg[36]_0\(9),
      R => \dout_reg[36]_2\
    );
flying_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^req_en__0\,
      I1 => req_fifo_valid,
      I2 => rs_req_ready,
      I3 => p_8_in,
      I4 => flying_req_reg_0,
      O => dout_vld_reg_0
    );
\last_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA65555555"
    )
        port map (
      I0 => Q(0),
      I1 => p_8_in,
      I2 => \last_cnt_reg[0]\,
      I3 => \last_cnt_reg[0]_0\,
      I4 => \in\(36),
      I5 => Q(1),
      O => D(0)
    );
\last_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FF0800F7"
    )
        port map (
      I0 => \in\(36),
      I1 => \^push\,
      I2 => p_8_in,
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(1),
      O => D(1)
    );
\last_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => Q(1),
      I1 => \last_cnt[4]_i_4_n_3\,
      I2 => Q(3),
      I3 => Q(2),
      O => D(2)
    );
\last_cnt[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_8_in,
      I1 => \last_cnt_reg[0]\,
      I2 => \last_cnt_reg[0]_0\,
      I3 => \in\(36),
      O => WVALID_Dummy_reg(0)
    );
\last_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => Q(1),
      I1 => \last_cnt[4]_i_4_n_3\,
      I2 => Q(2),
      I3 => Q(4),
      I4 => Q(3),
      O => D(3)
    );
\last_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => fifo_valid,
      I1 => \^dout_reg[36]_0\(36),
      I2 => \^data_en__3\,
      I3 => flying_req_reg_0,
      I4 => m_axi_gmem_WREADY,
      O => p_8_in
    );
\last_cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000BAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => p_8_in,
      I2 => \last_cnt_reg[0]\,
      I3 => \last_cnt_reg[0]_0\,
      I4 => \in\(36),
      I5 => Q(1),
      O => \last_cnt[4]_i_4_n_3\
    );
m_axi_gmem_WVALID_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(3),
      I4 => Q(4),
      O => \^data_en__3\
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_3\
    );
\mem_reg[14][0]_srl15_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_cnt_reg[0]_0\,
      I1 => \last_cnt_reg[0]\,
      O => \^push\
    );
\mem_reg[14][10]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(10),
      Q => \mem_reg[14][10]_srl15_n_3\
    );
\mem_reg[14][11]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(11),
      Q => \mem_reg[14][11]_srl15_n_3\
    );
\mem_reg[14][12]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(12),
      Q => \mem_reg[14][12]_srl15_n_3\
    );
\mem_reg[14][13]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(13),
      Q => \mem_reg[14][13]_srl15_n_3\
    );
\mem_reg[14][14]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(14),
      Q => \mem_reg[14][14]_srl15_n_3\
    );
\mem_reg[14][15]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(15),
      Q => \mem_reg[14][15]_srl15_n_3\
    );
\mem_reg[14][16]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(16),
      Q => \mem_reg[14][16]_srl15_n_3\
    );
\mem_reg[14][17]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(17),
      Q => \mem_reg[14][17]_srl15_n_3\
    );
\mem_reg[14][18]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(18),
      Q => \mem_reg[14][18]_srl15_n_3\
    );
\mem_reg[14][19]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(19),
      Q => \mem_reg[14][19]_srl15_n_3\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(1),
      Q => \mem_reg[14][1]_srl15_n_3\
    );
\mem_reg[14][20]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(20),
      Q => \mem_reg[14][20]_srl15_n_3\
    );
\mem_reg[14][21]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(21),
      Q => \mem_reg[14][21]_srl15_n_3\
    );
\mem_reg[14][22]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(22),
      Q => \mem_reg[14][22]_srl15_n_3\
    );
\mem_reg[14][23]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(23),
      Q => \mem_reg[14][23]_srl15_n_3\
    );
\mem_reg[14][24]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(24),
      Q => \mem_reg[14][24]_srl15_n_3\
    );
\mem_reg[14][25]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(25),
      Q => \mem_reg[14][25]_srl15_n_3\
    );
\mem_reg[14][26]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(26),
      Q => \mem_reg[14][26]_srl15_n_3\
    );
\mem_reg[14][27]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(27),
      Q => \mem_reg[14][27]_srl15_n_3\
    );
\mem_reg[14][28]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(28),
      Q => \mem_reg[14][28]_srl15_n_3\
    );
\mem_reg[14][29]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(29),
      Q => \mem_reg[14][29]_srl15_n_3\
    );
\mem_reg[14][2]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(2),
      Q => \mem_reg[14][2]_srl15_n_3\
    );
\mem_reg[14][30]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(30),
      Q => \mem_reg[14][30]_srl15_n_3\
    );
\mem_reg[14][31]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(31),
      Q => \mem_reg[14][31]_srl15_n_3\
    );
\mem_reg[14][32]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(32),
      Q => \mem_reg[14][32]_srl15_n_3\
    );
\mem_reg[14][33]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(33),
      Q => \mem_reg[14][33]_srl15_n_3\
    );
\mem_reg[14][34]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(34),
      Q => \mem_reg[14][34]_srl15_n_3\
    );
\mem_reg[14][35]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(35),
      Q => \mem_reg[14][35]_srl15_n_3\
    );
\mem_reg[14][36]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(36),
      Q => \mem_reg[14][36]_srl15_n_3\
    );
\mem_reg[14][3]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(3),
      Q => \mem_reg[14][3]_srl15_n_3\
    );
\mem_reg[14][4]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(4),
      Q => \mem_reg[14][4]_srl15_n_3\
    );
\mem_reg[14][5]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(5),
      Q => \mem_reg[14][5]_srl15_n_3\
    );
\mem_reg[14][6]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(6),
      Q => \mem_reg[14][6]_srl15_n_3\
    );
\mem_reg[14][7]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(7),
      Q => \mem_reg[14][7]_srl15_n_3\
    );
\mem_reg[14][8]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(8),
      Q => \mem_reg[14][8]_srl15_n_3\
    );
\mem_reg[14][9]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \dout_reg[36]_1\(0),
      A1 => \dout_reg[36]_1\(1),
      A2 => \dout_reg[36]_1\(2),
      A3 => \dout_reg[36]_1\(3),
      CE => \^push\,
      CLK => ap_clk,
      D => \in\(9),
      Q => \mem_reg[14][9]_srl15_n_3\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF00000000"
    )
        port map (
      I0 => fifo_valid,
      I1 => \^dout_reg[36]_0\(36),
      I2 => m_axi_gmem_WREADY,
      I3 => flying_req_reg,
      I4 => flying_req_reg_0,
      I5 => \^data_en__3\,
      O => \^req_en__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_fu_590_p0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_590_p1 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1 : entity is "equalizer_mul_32s_32s_32_2_1";
end equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1 is
  signal \dout_reg[16]__0_n_3\ : STD_LOGIC;
  signal dout_reg_n_100 : STD_LOGIC;
  signal dout_reg_n_101 : STD_LOGIC;
  signal dout_reg_n_102 : STD_LOGIC;
  signal dout_reg_n_103 : STD_LOGIC;
  signal dout_reg_n_104 : STD_LOGIC;
  signal dout_reg_n_105 : STD_LOGIC;
  signal dout_reg_n_106 : STD_LOGIC;
  signal dout_reg_n_107 : STD_LOGIC;
  signal dout_reg_n_108 : STD_LOGIC;
  signal dout_reg_n_61 : STD_LOGIC;
  signal dout_reg_n_62 : STD_LOGIC;
  signal dout_reg_n_63 : STD_LOGIC;
  signal dout_reg_n_64 : STD_LOGIC;
  signal dout_reg_n_65 : STD_LOGIC;
  signal dout_reg_n_66 : STD_LOGIC;
  signal dout_reg_n_67 : STD_LOGIC;
  signal dout_reg_n_68 : STD_LOGIC;
  signal dout_reg_n_69 : STD_LOGIC;
  signal dout_reg_n_70 : STD_LOGIC;
  signal dout_reg_n_71 : STD_LOGIC;
  signal dout_reg_n_72 : STD_LOGIC;
  signal dout_reg_n_73 : STD_LOGIC;
  signal dout_reg_n_74 : STD_LOGIC;
  signal dout_reg_n_75 : STD_LOGIC;
  signal dout_reg_n_76 : STD_LOGIC;
  signal dout_reg_n_77 : STD_LOGIC;
  signal dout_reg_n_78 : STD_LOGIC;
  signal dout_reg_n_79 : STD_LOGIC;
  signal dout_reg_n_80 : STD_LOGIC;
  signal dout_reg_n_81 : STD_LOGIC;
  signal dout_reg_n_82 : STD_LOGIC;
  signal dout_reg_n_83 : STD_LOGIC;
  signal dout_reg_n_84 : STD_LOGIC;
  signal dout_reg_n_85 : STD_LOGIC;
  signal dout_reg_n_86 : STD_LOGIC;
  signal dout_reg_n_87 : STD_LOGIC;
  signal dout_reg_n_88 : STD_LOGIC;
  signal dout_reg_n_89 : STD_LOGIC;
  signal dout_reg_n_90 : STD_LOGIC;
  signal dout_reg_n_91 : STD_LOGIC;
  signal dout_reg_n_92 : STD_LOGIC;
  signal dout_reg_n_93 : STD_LOGIC;
  signal dout_reg_n_94 : STD_LOGIC;
  signal dout_reg_n_95 : STD_LOGIC;
  signal dout_reg_n_96 : STD_LOGIC;
  signal dout_reg_n_97 : STD_LOGIC;
  signal dout_reg_n_98 : STD_LOGIC;
  signal dout_reg_n_99 : STD_LOGIC;
  signal \mul_ln79_reg_268[19]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[19]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[19]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[23]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[23]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[23]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[23]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[27]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[27]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[27]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[27]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[31]_i_2_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[31]_i_3_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[31]_i_4_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268[31]_i_5_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \mul_ln79_reg_268_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_154\ : STD_LOGIC;
  signal \tmp_product__0_n_155\ : STD_LOGIC;
  signal \tmp_product__0_n_156\ : STD_LOGIC;
  signal \tmp_product__0_n_27\ : STD_LOGIC;
  signal \tmp_product__0_n_28\ : STD_LOGIC;
  signal \tmp_product__0_n_29\ : STD_LOGIC;
  signal \tmp_product__0_n_30\ : STD_LOGIC;
  signal \tmp_product__0_n_31\ : STD_LOGIC;
  signal \tmp_product__0_n_32\ : STD_LOGIC;
  signal \tmp_product__0_n_33\ : STD_LOGIC;
  signal \tmp_product__0_n_34\ : STD_LOGIC;
  signal \tmp_product__0_n_35\ : STD_LOGIC;
  signal \tmp_product__0_n_36\ : STD_LOGIC;
  signal \tmp_product__0_n_37\ : STD_LOGIC;
  signal \tmp_product__0_n_38\ : STD_LOGIC;
  signal \tmp_product__0_n_39\ : STD_LOGIC;
  signal \tmp_product__0_n_40\ : STD_LOGIC;
  signal \tmp_product__0_n_41\ : STD_LOGIC;
  signal \tmp_product__0_n_42\ : STD_LOGIC;
  signal \tmp_product__0_n_43\ : STD_LOGIC;
  signal \tmp_product__0_n_44\ : STD_LOGIC;
  signal \tmp_product__0_n_45\ : STD_LOGIC;
  signal \tmp_product__0_n_46\ : STD_LOGIC;
  signal \tmp_product__0_n_47\ : STD_LOGIC;
  signal \tmp_product__0_n_48\ : STD_LOGIC;
  signal \tmp_product__0_n_49\ : STD_LOGIC;
  signal \tmp_product__0_n_50\ : STD_LOGIC;
  signal \tmp_product__0_n_51\ : STD_LOGIC;
  signal \tmp_product__0_n_52\ : STD_LOGIC;
  signal \tmp_product__0_n_53\ : STD_LOGIC;
  signal \tmp_product__0_n_54\ : STD_LOGIC;
  signal \tmp_product__0_n_55\ : STD_LOGIC;
  signal \tmp_product__0_n_56\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_154 : STD_LOGIC;
  signal tmp_product_n_155 : STD_LOGIC;
  signal tmp_product_n_156 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_dout_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_dout_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_dout_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_dout_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_dout_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln79_reg_268_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of dout_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln79_reg_268_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln79_reg_268_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln79_reg_268_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln79_reg_268_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
dout_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => \tmp_product__0_n_27\,
      ACIN(28) => \tmp_product__0_n_28\,
      ACIN(27) => \tmp_product__0_n_29\,
      ACIN(26) => \tmp_product__0_n_30\,
      ACIN(25) => \tmp_product__0_n_31\,
      ACIN(24) => \tmp_product__0_n_32\,
      ACIN(23) => \tmp_product__0_n_33\,
      ACIN(22) => \tmp_product__0_n_34\,
      ACIN(21) => \tmp_product__0_n_35\,
      ACIN(20) => \tmp_product__0_n_36\,
      ACIN(19) => \tmp_product__0_n_37\,
      ACIN(18) => \tmp_product__0_n_38\,
      ACIN(17) => \tmp_product__0_n_39\,
      ACIN(16) => \tmp_product__0_n_40\,
      ACIN(15) => \tmp_product__0_n_41\,
      ACIN(14) => \tmp_product__0_n_42\,
      ACIN(13) => \tmp_product__0_n_43\,
      ACIN(12) => \tmp_product__0_n_44\,
      ACIN(11) => \tmp_product__0_n_45\,
      ACIN(10) => \tmp_product__0_n_46\,
      ACIN(9) => \tmp_product__0_n_47\,
      ACIN(8) => \tmp_product__0_n_48\,
      ACIN(7) => \tmp_product__0_n_49\,
      ACIN(6) => \tmp_product__0_n_50\,
      ACIN(5) => \tmp_product__0_n_51\,
      ACIN(4) => \tmp_product__0_n_52\,
      ACIN(3) => \tmp_product__0_n_53\,
      ACIN(2) => \tmp_product__0_n_54\,
      ACIN(1) => \tmp_product__0_n_55\,
      ACIN(0) => \tmp_product__0_n_56\,
      ACOUT(29 downto 0) => NLW_dout_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_590_p1(31),
      B(16) => grp_fu_590_p1(31),
      B(15) => grp_fu_590_p1(31),
      B(14 downto 0) => grp_fu_590_p1(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_dout_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_dout_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_dout_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_dout_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_dout_reg_OVERFLOW_UNCONNECTED,
      P(47) => dout_reg_n_61,
      P(46) => dout_reg_n_62,
      P(45) => dout_reg_n_63,
      P(44) => dout_reg_n_64,
      P(43) => dout_reg_n_65,
      P(42) => dout_reg_n_66,
      P(41) => dout_reg_n_67,
      P(40) => dout_reg_n_68,
      P(39) => dout_reg_n_69,
      P(38) => dout_reg_n_70,
      P(37) => dout_reg_n_71,
      P(36) => dout_reg_n_72,
      P(35) => dout_reg_n_73,
      P(34) => dout_reg_n_74,
      P(33) => dout_reg_n_75,
      P(32) => dout_reg_n_76,
      P(31) => dout_reg_n_77,
      P(30) => dout_reg_n_78,
      P(29) => dout_reg_n_79,
      P(28) => dout_reg_n_80,
      P(27) => dout_reg_n_81,
      P(26) => dout_reg_n_82,
      P(25) => dout_reg_n_83,
      P(24) => dout_reg_n_84,
      P(23) => dout_reg_n_85,
      P(22) => dout_reg_n_86,
      P(21) => dout_reg_n_87,
      P(20) => dout_reg_n_88,
      P(19) => dout_reg_n_89,
      P(18) => dout_reg_n_90,
      P(17) => dout_reg_n_91,
      P(16) => dout_reg_n_92,
      P(15) => dout_reg_n_93,
      P(14) => dout_reg_n_94,
      P(13) => dout_reg_n_95,
      P(12) => dout_reg_n_96,
      P(11) => dout_reg_n_97,
      P(10) => dout_reg_n_98,
      P(9) => dout_reg_n_99,
      P(8) => dout_reg_n_100,
      P(7) => dout_reg_n_101,
      P(6) => dout_reg_n_102,
      P(5) => dout_reg_n_103,
      P(4) => dout_reg_n_104,
      P(3) => dout_reg_n_105,
      P(2) => dout_reg_n_106,
      P(1) => dout_reg_n_107,
      P(0) => dout_reg_n_108,
      PATTERNBDETECT => NLW_dout_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_dout_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_109\,
      PCIN(46) => \tmp_product__0_n_110\,
      PCIN(45) => \tmp_product__0_n_111\,
      PCIN(44) => \tmp_product__0_n_112\,
      PCIN(43) => \tmp_product__0_n_113\,
      PCIN(42) => \tmp_product__0_n_114\,
      PCIN(41) => \tmp_product__0_n_115\,
      PCIN(40) => \tmp_product__0_n_116\,
      PCIN(39) => \tmp_product__0_n_117\,
      PCIN(38) => \tmp_product__0_n_118\,
      PCIN(37) => \tmp_product__0_n_119\,
      PCIN(36) => \tmp_product__0_n_120\,
      PCIN(35) => \tmp_product__0_n_121\,
      PCIN(34) => \tmp_product__0_n_122\,
      PCIN(33) => \tmp_product__0_n_123\,
      PCIN(32) => \tmp_product__0_n_124\,
      PCIN(31) => \tmp_product__0_n_125\,
      PCIN(30) => \tmp_product__0_n_126\,
      PCIN(29) => \tmp_product__0_n_127\,
      PCIN(28) => \tmp_product__0_n_128\,
      PCIN(27) => \tmp_product__0_n_129\,
      PCIN(26) => \tmp_product__0_n_130\,
      PCIN(25) => \tmp_product__0_n_131\,
      PCIN(24) => \tmp_product__0_n_132\,
      PCIN(23) => \tmp_product__0_n_133\,
      PCIN(22) => \tmp_product__0_n_134\,
      PCIN(21) => \tmp_product__0_n_135\,
      PCIN(20) => \tmp_product__0_n_136\,
      PCIN(19) => \tmp_product__0_n_137\,
      PCIN(18) => \tmp_product__0_n_138\,
      PCIN(17) => \tmp_product__0_n_139\,
      PCIN(16) => \tmp_product__0_n_140\,
      PCIN(15) => \tmp_product__0_n_141\,
      PCIN(14) => \tmp_product__0_n_142\,
      PCIN(13) => \tmp_product__0_n_143\,
      PCIN(12) => \tmp_product__0_n_144\,
      PCIN(11) => \tmp_product__0_n_145\,
      PCIN(10) => \tmp_product__0_n_146\,
      PCIN(9) => \tmp_product__0_n_147\,
      PCIN(8) => \tmp_product__0_n_148\,
      PCIN(7) => \tmp_product__0_n_149\,
      PCIN(6) => \tmp_product__0_n_150\,
      PCIN(5) => \tmp_product__0_n_151\,
      PCIN(4) => \tmp_product__0_n_152\,
      PCIN(3) => \tmp_product__0_n_153\,
      PCIN(2) => \tmp_product__0_n_154\,
      PCIN(1) => \tmp_product__0_n_155\,
      PCIN(0) => \tmp_product__0_n_156\,
      PCOUT(47 downto 0) => NLW_dout_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_dout_reg_UNDERFLOW_UNCONNECTED
    );
\dout_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_108\,
      Q => D(0),
      R => '0'
    );
\dout_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_98\,
      Q => D(10),
      R => '0'
    );
\dout_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_97\,
      Q => D(11),
      R => '0'
    );
\dout_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_96\,
      Q => D(12),
      R => '0'
    );
\dout_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_95\,
      Q => D(13),
      R => '0'
    );
\dout_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_94\,
      Q => D(14),
      R => '0'
    );
\dout_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_93\,
      Q => D(15),
      R => '0'
    );
\dout_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_92\,
      Q => \dout_reg[16]__0_n_3\,
      R => '0'
    );
\dout_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_107\,
      Q => D(1),
      R => '0'
    );
\dout_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_106\,
      Q => D(2),
      R => '0'
    );
\dout_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_105\,
      Q => D(3),
      R => '0'
    );
\dout_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_104\,
      Q => D(4),
      R => '0'
    );
\dout_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_103\,
      Q => D(5),
      R => '0'
    );
\dout_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_102\,
      Q => D(6),
      R => '0'
    );
\dout_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_101\,
      Q => D(7),
      R => '0'
    );
\dout_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_100\,
      Q => D(8),
      R => '0'
    );
\dout_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \tmp_product__0_n_99\,
      Q => D(9),
      R => '0'
    );
\mul_ln79_reg_268[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_106,
      I1 => tmp_product_n_106,
      O => \mul_ln79_reg_268[19]_i_2_n_3\
    );
\mul_ln79_reg_268[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_107,
      I1 => tmp_product_n_107,
      O => \mul_ln79_reg_268[19]_i_3_n_3\
    );
\mul_ln79_reg_268[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_108,
      I1 => tmp_product_n_108,
      O => \mul_ln79_reg_268[19]_i_4_n_3\
    );
\mul_ln79_reg_268[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln79_reg_268[23]_i_2_n_3\
    );
\mul_ln79_reg_268[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln79_reg_268[23]_i_3_n_3\
    );
\mul_ln79_reg_268[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln79_reg_268[23]_i_4_n_3\
    );
\mul_ln79_reg_268[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln79_reg_268[23]_i_5_n_3\
    );
\mul_ln79_reg_268[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln79_reg_268[27]_i_2_n_3\
    );
\mul_ln79_reg_268[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln79_reg_268[27]_i_3_n_3\
    );
\mul_ln79_reg_268[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln79_reg_268[27]_i_4_n_3\
    );
\mul_ln79_reg_268[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln79_reg_268[27]_i_5_n_3\
    );
\mul_ln79_reg_268[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln79_reg_268[31]_i_2_n_3\
    );
\mul_ln79_reg_268[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln79_reg_268[31]_i_3_n_3\
    );
\mul_ln79_reg_268[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln79_reg_268[31]_i_4_n_3\
    );
\mul_ln79_reg_268[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dout_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln79_reg_268[31]_i_5_n_3\
    );
\mul_ln79_reg_268_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln79_reg_268_reg[19]_i_1_n_3\,
      CO(2) => \mul_ln79_reg_268_reg[19]_i_1_n_4\,
      CO(1) => \mul_ln79_reg_268_reg[19]_i_1_n_5\,
      CO(0) => \mul_ln79_reg_268_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_106,
      DI(2) => dout_reg_n_107,
      DI(1) => dout_reg_n_108,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln79_reg_268[19]_i_2_n_3\,
      S(2) => \mul_ln79_reg_268[19]_i_3_n_3\,
      S(1) => \mul_ln79_reg_268[19]_i_4_n_3\,
      S(0) => \dout_reg[16]__0_n_3\
    );
\mul_ln79_reg_268_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln79_reg_268_reg[19]_i_1_n_3\,
      CO(3) => \mul_ln79_reg_268_reg[23]_i_1_n_3\,
      CO(2) => \mul_ln79_reg_268_reg[23]_i_1_n_4\,
      CO(1) => \mul_ln79_reg_268_reg[23]_i_1_n_5\,
      CO(0) => \mul_ln79_reg_268_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_102,
      DI(2) => dout_reg_n_103,
      DI(1) => dout_reg_n_104,
      DI(0) => dout_reg_n_105,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln79_reg_268[23]_i_2_n_3\,
      S(2) => \mul_ln79_reg_268[23]_i_3_n_3\,
      S(1) => \mul_ln79_reg_268[23]_i_4_n_3\,
      S(0) => \mul_ln79_reg_268[23]_i_5_n_3\
    );
\mul_ln79_reg_268_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln79_reg_268_reg[23]_i_1_n_3\,
      CO(3) => \mul_ln79_reg_268_reg[27]_i_1_n_3\,
      CO(2) => \mul_ln79_reg_268_reg[27]_i_1_n_4\,
      CO(1) => \mul_ln79_reg_268_reg[27]_i_1_n_5\,
      CO(0) => \mul_ln79_reg_268_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => dout_reg_n_98,
      DI(2) => dout_reg_n_99,
      DI(1) => dout_reg_n_100,
      DI(0) => dout_reg_n_101,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln79_reg_268[27]_i_2_n_3\,
      S(2) => \mul_ln79_reg_268[27]_i_3_n_3\,
      S(1) => \mul_ln79_reg_268[27]_i_4_n_3\,
      S(0) => \mul_ln79_reg_268[27]_i_5_n_3\
    );
\mul_ln79_reg_268_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln79_reg_268_reg[27]_i_1_n_3\,
      CO(3) => \NLW_mul_ln79_reg_268_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln79_reg_268_reg[31]_i_1_n_4\,
      CO(1) => \mul_ln79_reg_268_reg[31]_i_1_n_5\,
      CO(0) => \mul_ln79_reg_268_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => dout_reg_n_95,
      DI(1) => dout_reg_n_96,
      DI(0) => dout_reg_n_97,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln79_reg_268[31]_i_2_n_3\,
      S(2) => \mul_ln79_reg_268[31]_i_3_n_3\,
      S(1) => \mul_ln79_reg_268[31]_i_4_n_3\,
      S(0) => \mul_ln79_reg_268[31]_i_5_n_3\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_590_p1(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => grp_fu_590_p0(31),
      B(16) => grp_fu_590_p0(31),
      B(15) => grp_fu_590_p0(31),
      B(14 downto 0) => grp_fu_590_p0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => E(0),
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_61,
      P(46) => tmp_product_n_62,
      P(45) => tmp_product_n_63,
      P(44) => tmp_product_n_64,
      P(43) => tmp_product_n_65,
      P(42) => tmp_product_n_66,
      P(41) => tmp_product_n_67,
      P(40) => tmp_product_n_68,
      P(39) => tmp_product_n_69,
      P(38) => tmp_product_n_70,
      P(37) => tmp_product_n_71,
      P(36) => tmp_product_n_72,
      P(35) => tmp_product_n_73,
      P(34) => tmp_product_n_74,
      P(33) => tmp_product_n_75,
      P(32) => tmp_product_n_76,
      P(31) => tmp_product_n_77,
      P(30) => tmp_product_n_78,
      P(29) => tmp_product_n_79,
      P(28) => tmp_product_n_80,
      P(27) => tmp_product_n_81,
      P(26) => tmp_product_n_82,
      P(25) => tmp_product_n_83,
      P(24) => tmp_product_n_84,
      P(23) => tmp_product_n_85,
      P(22) => tmp_product_n_86,
      P(21) => tmp_product_n_87,
      P(20) => tmp_product_n_88,
      P(19) => tmp_product_n_89,
      P(18) => tmp_product_n_90,
      P(17) => tmp_product_n_91,
      P(16) => tmp_product_n_92,
      P(15) => tmp_product_n_93,
      P(14) => tmp_product_n_94,
      P(13) => tmp_product_n_95,
      P(12) => tmp_product_n_96,
      P(11) => tmp_product_n_97,
      P(10) => tmp_product_n_98,
      P(9) => tmp_product_n_99,
      P(8) => tmp_product_n_100,
      P(7) => tmp_product_n_101,
      P(6) => tmp_product_n_102,
      P(5) => tmp_product_n_103,
      P(4) => tmp_product_n_104,
      P(3) => tmp_product_n_105,
      P(2) => tmp_product_n_106,
      P(1) => tmp_product_n_107,
      P(0) => tmp_product_n_108,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_109,
      PCOUT(46) => tmp_product_n_110,
      PCOUT(45) => tmp_product_n_111,
      PCOUT(44) => tmp_product_n_112,
      PCOUT(43) => tmp_product_n_113,
      PCOUT(42) => tmp_product_n_114,
      PCOUT(41) => tmp_product_n_115,
      PCOUT(40) => tmp_product_n_116,
      PCOUT(39) => tmp_product_n_117,
      PCOUT(38) => tmp_product_n_118,
      PCOUT(37) => tmp_product_n_119,
      PCOUT(36) => tmp_product_n_120,
      PCOUT(35) => tmp_product_n_121,
      PCOUT(34) => tmp_product_n_122,
      PCOUT(33) => tmp_product_n_123,
      PCOUT(32) => tmp_product_n_124,
      PCOUT(31) => tmp_product_n_125,
      PCOUT(30) => tmp_product_n_126,
      PCOUT(29) => tmp_product_n_127,
      PCOUT(28) => tmp_product_n_128,
      PCOUT(27) => tmp_product_n_129,
      PCOUT(26) => tmp_product_n_130,
      PCOUT(25) => tmp_product_n_131,
      PCOUT(24) => tmp_product_n_132,
      PCOUT(23) => tmp_product_n_133,
      PCOUT(22) => tmp_product_n_134,
      PCOUT(21) => tmp_product_n_135,
      PCOUT(20) => tmp_product_n_136,
      PCOUT(19) => tmp_product_n_137,
      PCOUT(18) => tmp_product_n_138,
      PCOUT(17) => tmp_product_n_139,
      PCOUT(16) => tmp_product_n_140,
      PCOUT(15) => tmp_product_n_141,
      PCOUT(14) => tmp_product_n_142,
      PCOUT(13) => tmp_product_n_143,
      PCOUT(12) => tmp_product_n_144,
      PCOUT(11) => tmp_product_n_145,
      PCOUT(10) => tmp_product_n_146,
      PCOUT(9) => tmp_product_n_147,
      PCOUT(8) => tmp_product_n_148,
      PCOUT(7) => tmp_product_n_149,
      PCOUT(6) => tmp_product_n_150,
      PCOUT(5) => tmp_product_n_151,
      PCOUT(4) => tmp_product_n_152,
      PCOUT(3) => tmp_product_n_153,
      PCOUT(2) => tmp_product_n_154,
      PCOUT(1) => tmp_product_n_155,
      PCOUT(0) => tmp_product_n_156,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => grp_fu_590_p0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => \tmp_product__0_n_27\,
      ACOUT(28) => \tmp_product__0_n_28\,
      ACOUT(27) => \tmp_product__0_n_29\,
      ACOUT(26) => \tmp_product__0_n_30\,
      ACOUT(25) => \tmp_product__0_n_31\,
      ACOUT(24) => \tmp_product__0_n_32\,
      ACOUT(23) => \tmp_product__0_n_33\,
      ACOUT(22) => \tmp_product__0_n_34\,
      ACOUT(21) => \tmp_product__0_n_35\,
      ACOUT(20) => \tmp_product__0_n_36\,
      ACOUT(19) => \tmp_product__0_n_37\,
      ACOUT(18) => \tmp_product__0_n_38\,
      ACOUT(17) => \tmp_product__0_n_39\,
      ACOUT(16) => \tmp_product__0_n_40\,
      ACOUT(15) => \tmp_product__0_n_41\,
      ACOUT(14) => \tmp_product__0_n_42\,
      ACOUT(13) => \tmp_product__0_n_43\,
      ACOUT(12) => \tmp_product__0_n_44\,
      ACOUT(11) => \tmp_product__0_n_45\,
      ACOUT(10) => \tmp_product__0_n_46\,
      ACOUT(9) => \tmp_product__0_n_47\,
      ACOUT(8) => \tmp_product__0_n_48\,
      ACOUT(7) => \tmp_product__0_n_49\,
      ACOUT(6) => \tmp_product__0_n_50\,
      ACOUT(5) => \tmp_product__0_n_51\,
      ACOUT(4) => \tmp_product__0_n_52\,
      ACOUT(3) => \tmp_product__0_n_53\,
      ACOUT(2) => \tmp_product__0_n_54\,
      ACOUT(1) => \tmp_product__0_n_55\,
      ACOUT(0) => \tmp_product__0_n_56\,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => grp_fu_590_p1(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_61\,
      P(46) => \tmp_product__0_n_62\,
      P(45) => \tmp_product__0_n_63\,
      P(44) => \tmp_product__0_n_64\,
      P(43) => \tmp_product__0_n_65\,
      P(42) => \tmp_product__0_n_66\,
      P(41) => \tmp_product__0_n_67\,
      P(40) => \tmp_product__0_n_68\,
      P(39) => \tmp_product__0_n_69\,
      P(38) => \tmp_product__0_n_70\,
      P(37) => \tmp_product__0_n_71\,
      P(36) => \tmp_product__0_n_72\,
      P(35) => \tmp_product__0_n_73\,
      P(34) => \tmp_product__0_n_74\,
      P(33) => \tmp_product__0_n_75\,
      P(32) => \tmp_product__0_n_76\,
      P(31) => \tmp_product__0_n_77\,
      P(30) => \tmp_product__0_n_78\,
      P(29) => \tmp_product__0_n_79\,
      P(28) => \tmp_product__0_n_80\,
      P(27) => \tmp_product__0_n_81\,
      P(26) => \tmp_product__0_n_82\,
      P(25) => \tmp_product__0_n_83\,
      P(24) => \tmp_product__0_n_84\,
      P(23) => \tmp_product__0_n_85\,
      P(22) => \tmp_product__0_n_86\,
      P(21) => \tmp_product__0_n_87\,
      P(20) => \tmp_product__0_n_88\,
      P(19) => \tmp_product__0_n_89\,
      P(18) => \tmp_product__0_n_90\,
      P(17) => \tmp_product__0_n_91\,
      P(16) => \tmp_product__0_n_92\,
      P(15) => \tmp_product__0_n_93\,
      P(14) => \tmp_product__0_n_94\,
      P(13) => \tmp_product__0_n_95\,
      P(12) => \tmp_product__0_n_96\,
      P(11) => \tmp_product__0_n_97\,
      P(10) => \tmp_product__0_n_98\,
      P(9) => \tmp_product__0_n_99\,
      P(8) => \tmp_product__0_n_100\,
      P(7) => \tmp_product__0_n_101\,
      P(6) => \tmp_product__0_n_102\,
      P(5) => \tmp_product__0_n_103\,
      P(4) => \tmp_product__0_n_104\,
      P(3) => \tmp_product__0_n_105\,
      P(2) => \tmp_product__0_n_106\,
      P(1) => \tmp_product__0_n_107\,
      P(0) => \tmp_product__0_n_108\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_109\,
      PCOUT(46) => \tmp_product__0_n_110\,
      PCOUT(45) => \tmp_product__0_n_111\,
      PCOUT(44) => \tmp_product__0_n_112\,
      PCOUT(43) => \tmp_product__0_n_113\,
      PCOUT(42) => \tmp_product__0_n_114\,
      PCOUT(41) => \tmp_product__0_n_115\,
      PCOUT(40) => \tmp_product__0_n_116\,
      PCOUT(39) => \tmp_product__0_n_117\,
      PCOUT(38) => \tmp_product__0_n_118\,
      PCOUT(37) => \tmp_product__0_n_119\,
      PCOUT(36) => \tmp_product__0_n_120\,
      PCOUT(35) => \tmp_product__0_n_121\,
      PCOUT(34) => \tmp_product__0_n_122\,
      PCOUT(33) => \tmp_product__0_n_123\,
      PCOUT(32) => \tmp_product__0_n_124\,
      PCOUT(31) => \tmp_product__0_n_125\,
      PCOUT(30) => \tmp_product__0_n_126\,
      PCOUT(29) => \tmp_product__0_n_127\,
      PCOUT(28) => \tmp_product__0_n_128\,
      PCOUT(27) => \tmp_product__0_n_129\,
      PCOUT(26) => \tmp_product__0_n_130\,
      PCOUT(25) => \tmp_product__0_n_131\,
      PCOUT(24) => \tmp_product__0_n_132\,
      PCOUT(23) => \tmp_product__0_n_133\,
      PCOUT(22) => \tmp_product__0_n_134\,
      PCOUT(21) => \tmp_product__0_n_135\,
      PCOUT(20) => \tmp_product__0_n_136\,
      PCOUT(19) => \tmp_product__0_n_137\,
      PCOUT(18) => \tmp_product__0_n_138\,
      PCOUT(17) => \tmp_product__0_n_139\,
      PCOUT(16) => \tmp_product__0_n_140\,
      PCOUT(15) => \tmp_product__0_n_141\,
      PCOUT(14) => \tmp_product__0_n_142\,
      PCOUT(13) => \tmp_product__0_n_143\,
      PCOUT(12) => \tmp_product__0_n_144\,
      PCOUT(11) => \tmp_product__0_n_145\,
      PCOUT(10) => \tmp_product__0_n_146\,
      PCOUT(9) => \tmp_product__0_n_147\,
      PCOUT(8) => \tmp_product__0_n_148\,
      PCOUT(7) => \tmp_product__0_n_149\,
      PCOUT(6) => \tmp_product__0_n_150\,
      PCOUT(5) => \tmp_product__0_n_151\,
      PCOUT(4) => \tmp_product__0_n_152\,
      PCOUT(3) => \tmp_product__0_n_153\,
      PCOUT(2) => \tmp_product__0_n_154\,
      PCOUT(1) => \tmp_product__0_n_155\,
      PCOUT(0) => \tmp_product__0_n_156\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_regslice_both is
  port (
    \state_fu_184_reg[0]\ : out STD_LOGIC;
    \j_reg_401_reg[1]\ : out STD_LOGIC;
    input_r_TVALID_int_regslice : out STD_LOGIC;
    \j_reg_401_reg[0]\ : out STD_LOGIC;
    input_r_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_fu_184_reg[0]_0\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm113_out : out STD_LOGIC;
    \state_fu_184_reg[0]_1\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ack_in : out STD_LOGIC;
    \state_fu_184_reg[0]_2\ : in STD_LOGIC;
    read_coefs_fu_1800 : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    j_1_reg_907 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \coef_scale_reg_412_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \coef_scale_reg_412_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_data_V_2_reg_445_reg[0]\ : in STD_LOGIC;
    \tmp_data_V_2_reg_445_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_last_V_reg_850 : in STD_LOGIC;
    \state_fu_184_reg[0]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_fu_184_reg[0]_4\ : in STD_LOGIC;
    grp_fu_493_p1 : in STD_LOGIC;
    read_coefs_fu_180 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready : in STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_regslice_both : entity is "equalizer_regslice_both";
end equalizer_equalizer_0_2_equalizer_regslice_both;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^b_v_data_1_payload_b_reg[31]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__6_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \^ack_in\ : STD_LOGIC;
  signal \^input_r_tready_int_regslice\ : STD_LOGIC;
  signal \^input_r_tvalid_int_regslice\ : STD_LOGIC;
  signal \state_fu_184[0]_i_2_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_3_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_4_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_5_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_6_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_7_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_8_n_3\ : STD_LOGIC;
  signal \state_fu_184[0]_i_9_n_3\ : STD_LOGIC;
  signal \^state_fu_184_reg[0]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__6\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \i_1_reg_390[7]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \state_fu_184[12]_i_5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[10]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[11]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[12]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[14]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[15]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[16]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[17]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[18]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[19]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[20]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[22]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[23]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[24]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[25]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[26]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[27]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[28]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[29]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[30]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[31]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[5]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[8]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_data_V_2_reg_445[9]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[0]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[10]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[11]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[12]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[14]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[15]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[16]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[17]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[18]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[19]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[1]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[20]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[21]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[22]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[23]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[24]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[25]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[26]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[27]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[28]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[29]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[30]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[31]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[4]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[5]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[7]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[8]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \tmp_data_V_reg_272[9]_i_1\ : label is "soft_lutpair318";
begin
  \B_V_data_1_payload_B_reg[31]_1\(31 downto 0) <= \^b_v_data_1_payload_b_reg[31]_1\(31 downto 0);
  ack_in <= \^ack_in\;
  input_r_TREADY_int_regslice <= \^input_r_tready_int_regslice\;
  input_r_TVALID_int_regslice <= \^input_r_tvalid_int_regslice\;
  \state_fu_184_reg[0]_0\ <= \^state_fu_184_reg[0]_0\;
\B_V_data_1_payload_A[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1__0_n_3\,
      D => input_r_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \^ack_in\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^input_r_tready_int_regslice\,
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__6_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__6_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \^ack_in\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__6_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__6_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^input_r_tready_int_regslice\,
      I2 => input_r_TVALID,
      I3 => \^ack_in\,
      I4 => \^input_r_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__6_n_3\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \^input_r_tready_int_regslice\,
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => \^ack_in\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__2_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC8C8C8"
    )
        port map (
      I0 => Q(1),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => Q(4),
      I3 => Q(3),
      I4 => E(0),
      O => \^input_r_tready_int_regslice\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__6_n_3\,
      Q => \^input_r_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__2_n_3\,
      Q => \^ack_in\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8040"
    )
        port map (
      I0 => state_fu_184(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => Q(1),
      I3 => state_fu_184(1),
      O => \state_fu_184_reg[0]_1\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^input_r_tvalid_int_regslice\,
      I3 => \ap_CS_fsm_reg[1]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => \coef_scale_reg_412_reg[0]\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000FFFFFFFF"
    )
        port map (
      I0 => \^input_r_tvalid_int_regslice\,
      I1 => Q(1),
      I2 => state_fu_184(1),
      I3 => read_coefs_fu_180,
      I4 => state_fu_184(0),
      I5 => \tmp_data_V_2_reg_445_reg[0]\,
      O => \B_V_data_1_state_reg[0]_0\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => state_fu_184(0),
      I1 => state_fu_184(1),
      I2 => \^input_r_tvalid_int_regslice\,
      I3 => Q(1),
      O => ap_NS_fsm113_out
    );
\coef_scale_reg_412[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(0),
      O => D(0)
    );
\coef_scale_reg_412[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(10),
      O => D(10)
    );
\coef_scale_reg_412[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(11),
      O => D(11)
    );
\coef_scale_reg_412[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(12),
      O => D(12)
    );
\coef_scale_reg_412[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(13),
      O => D(13)
    );
\coef_scale_reg_412[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(14),
      O => D(14)
    );
\coef_scale_reg_412[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(15),
      O => D(15)
    );
\coef_scale_reg_412[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(16),
      O => D(16)
    );
\coef_scale_reg_412[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(17),
      O => D(17)
    );
\coef_scale_reg_412[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(18),
      O => D(18)
    );
\coef_scale_reg_412[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(19),
      O => D(19)
    );
\coef_scale_reg_412[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(1),
      O => D(1)
    );
\coef_scale_reg_412[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(20),
      O => D(20)
    );
\coef_scale_reg_412[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(21),
      O => D(21)
    );
\coef_scale_reg_412[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(22),
      O => D(22)
    );
\coef_scale_reg_412[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(23),
      O => D(23)
    );
\coef_scale_reg_412[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(24),
      O => D(24)
    );
\coef_scale_reg_412[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(25),
      O => D(25)
    );
\coef_scale_reg_412[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(26),
      O => D(26)
    );
\coef_scale_reg_412[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(27),
      O => D(27)
    );
\coef_scale_reg_412[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(28),
      O => D(28)
    );
\coef_scale_reg_412[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(29),
      O => D(29)
    );
\coef_scale_reg_412[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(2),
      O => D(2)
    );
\coef_scale_reg_412[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(30),
      O => D(30)
    );
\coef_scale_reg_412[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(31),
      O => D(31)
    );
\coef_scale_reg_412[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(3),
      O => D(3)
    );
\coef_scale_reg_412[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(4),
      O => D(4)
    );
\coef_scale_reg_412[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(5),
      O => D(5)
    );
\coef_scale_reg_412[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(6),
      O => D(6)
    );
\coef_scale_reg_412[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(7),
      O => D(7)
    );
\coef_scale_reg_412[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(8),
      O => D(8)
    );
\coef_scale_reg_412[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFACACAC00ACACAC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      I3 => \coef_scale_reg_412_reg[0]\(0),
      I4 => Q(2),
      I5 => \coef_scale_reg_412_reg[31]\(9),
      O => D(9)
    );
grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => Q(1),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => state_fu_184(1),
      I3 => state_fu_184(0),
      I4 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
      I5 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_1_reg_390[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => read_coefs_fu_180,
      I1 => state_fu_184(0),
      I2 => state_fu_184(1),
      I3 => Q(1),
      I4 => \^input_r_tvalid_int_regslice\,
      O => SR(0)
    );
\j_reg_401[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA2AEA2AEA2A"
    )
        port map (
      I0 => j_reg_401(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => Q(4),
      I3 => j_1_reg_907(0),
      I4 => \coef_scale_reg_412_reg[0]\(0),
      I5 => Q(2),
      O => \j_reg_401_reg[0]\
    );
\j_reg_401[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA2AEA2AEA2A"
    )
        port map (
      I0 => j_reg_401(1),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => Q(4),
      I3 => j_1_reg_907(1),
      I4 => \coef_scale_reg_412_reg[0]\(0),
      I5 => Q(2),
      O => \j_reg_401_reg[1]\
    );
\state_fu_184[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0EAFFC0C0EA00"
    )
        port map (
      I0 => \state_fu_184_reg[0]_2\,
      I1 => \state_fu_184[0]_i_2_n_3\,
      I2 => \state_fu_184[0]_i_3_n_3\,
      I3 => read_coefs_fu_1800,
      I4 => \state_fu_184[0]_i_4_n_3\,
      I5 => state_fu_184(0),
      O => \state_fu_184_reg[0]\
    );
\state_fu_184[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \state_fu_184[0]_i_5_n_3\,
      I1 => \^b_v_data_1_payload_b_reg[31]_1\(0),
      I2 => \^b_v_data_1_payload_b_reg[31]_1\(1),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(2),
      I4 => \state_fu_184[0]_i_6_n_3\,
      I5 => \^state_fu_184_reg[0]_0\,
      O => \state_fu_184[0]_i_2_n_3\
    );
\state_fu_184[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \state_fu_184[0]_i_7_n_3\,
      I1 => \state_fu_184[0]_i_8_n_3\,
      I2 => Q(0),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(31),
      I4 => \state_fu_184[0]_i_9_n_3\,
      O => \state_fu_184[0]_i_3_n_3\
    );
\state_fu_184[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDFDD"
    )
        port map (
      I0 => \^state_fu_184_reg[0]_0\,
      I1 => Q(0),
      I2 => tmp_last_V_reg_850,
      I3 => \state_fu_184_reg[0]_3\(1),
      I4 => \state_fu_184_reg[0]_4\,
      I5 => \state_fu_184_reg[0]_3\(0),
      O => \state_fu_184[0]_i_4_n_3\
    );
\state_fu_184[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_1\(11),
      I1 => \^b_v_data_1_payload_b_reg[31]_1\(12),
      I2 => \^b_v_data_1_payload_b_reg[31]_1\(9),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(10),
      I4 => \^b_v_data_1_payload_b_reg[31]_1\(14),
      I5 => \^b_v_data_1_payload_b_reg[31]_1\(13),
      O => \state_fu_184[0]_i_5_n_3\
    );
\state_fu_184[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_1\(5),
      I1 => \^b_v_data_1_payload_b_reg[31]_1\(6),
      I2 => \^b_v_data_1_payload_b_reg[31]_1\(3),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(4),
      I4 => \^b_v_data_1_payload_b_reg[31]_1\(8),
      I5 => \^b_v_data_1_payload_b_reg[31]_1\(7),
      O => \state_fu_184[0]_i_6_n_3\
    );
\state_fu_184[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_1\(17),
      I1 => \^b_v_data_1_payload_b_reg[31]_1\(18),
      I2 => \^b_v_data_1_payload_b_reg[31]_1\(15),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(16),
      I4 => \^b_v_data_1_payload_b_reg[31]_1\(20),
      I5 => \^b_v_data_1_payload_b_reg[31]_1\(19),
      O => \state_fu_184[0]_i_7_n_3\
    );
\state_fu_184[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001105"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_1\(28),
      I1 => B_V_data_1_payload_B(27),
      I2 => B_V_data_1_payload_A(27),
      I3 => B_V_data_1_sel,
      I4 => \^b_v_data_1_payload_b_reg[31]_1\(30),
      I5 => \^b_v_data_1_payload_b_reg[31]_1\(29),
      O => \state_fu_184[0]_i_8_n_3\
    );
\state_fu_184[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[31]_1\(23),
      I1 => \^b_v_data_1_payload_b_reg[31]_1\(24),
      I2 => \^b_v_data_1_payload_b_reg[31]_1\(21),
      I3 => \^b_v_data_1_payload_b_reg[31]_1\(22),
      I4 => \^b_v_data_1_payload_b_reg[31]_1\(26),
      I5 => \^b_v_data_1_payload_b_reg[31]_1\(25),
      O => \state_fu_184[0]_i_9_n_3\
    );
\state_fu_184[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => state_fu_184(0),
      I1 => \^input_r_tvalid_int_regslice\,
      I2 => Q(1),
      I3 => state_fu_184(1),
      I4 => grp_fu_493_p1,
      O => \^state_fu_184_reg[0]_0\
    );
\tmp_data_V_2_reg_445[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(0),
      O => \B_V_data_1_payload_B_reg[31]_0\(0)
    );
\tmp_data_V_2_reg_445[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(10),
      O => \B_V_data_1_payload_B_reg[31]_0\(10)
    );
\tmp_data_V_2_reg_445[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(11),
      O => \B_V_data_1_payload_B_reg[31]_0\(11)
    );
\tmp_data_V_2_reg_445[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(12),
      O => \B_V_data_1_payload_B_reg[31]_0\(12)
    );
\tmp_data_V_2_reg_445[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(13),
      O => \B_V_data_1_payload_B_reg[31]_0\(13)
    );
\tmp_data_V_2_reg_445[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(14),
      O => \B_V_data_1_payload_B_reg[31]_0\(14)
    );
\tmp_data_V_2_reg_445[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(15),
      O => \B_V_data_1_payload_B_reg[31]_0\(15)
    );
\tmp_data_V_2_reg_445[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(16),
      O => \B_V_data_1_payload_B_reg[31]_0\(16)
    );
\tmp_data_V_2_reg_445[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(17),
      O => \B_V_data_1_payload_B_reg[31]_0\(17)
    );
\tmp_data_V_2_reg_445[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(18),
      O => \B_V_data_1_payload_B_reg[31]_0\(18)
    );
\tmp_data_V_2_reg_445[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(19),
      O => \B_V_data_1_payload_B_reg[31]_0\(19)
    );
\tmp_data_V_2_reg_445[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(1),
      O => \B_V_data_1_payload_B_reg[31]_0\(1)
    );
\tmp_data_V_2_reg_445[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(20),
      O => \B_V_data_1_payload_B_reg[31]_0\(20)
    );
\tmp_data_V_2_reg_445[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(21),
      O => \B_V_data_1_payload_B_reg[31]_0\(21)
    );
\tmp_data_V_2_reg_445[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(22),
      O => \B_V_data_1_payload_B_reg[31]_0\(22)
    );
\tmp_data_V_2_reg_445[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(23),
      O => \B_V_data_1_payload_B_reg[31]_0\(23)
    );
\tmp_data_V_2_reg_445[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(24),
      O => \B_V_data_1_payload_B_reg[31]_0\(24)
    );
\tmp_data_V_2_reg_445[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(25),
      O => \B_V_data_1_payload_B_reg[31]_0\(25)
    );
\tmp_data_V_2_reg_445[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(26),
      O => \B_V_data_1_payload_B_reg[31]_0\(26)
    );
\tmp_data_V_2_reg_445[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(27),
      O => \B_V_data_1_payload_B_reg[31]_0\(27)
    );
\tmp_data_V_2_reg_445[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(28),
      O => \B_V_data_1_payload_B_reg[31]_0\(28)
    );
\tmp_data_V_2_reg_445[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(29),
      O => \B_V_data_1_payload_B_reg[31]_0\(29)
    );
\tmp_data_V_2_reg_445[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(2),
      O => \B_V_data_1_payload_B_reg[31]_0\(2)
    );
\tmp_data_V_2_reg_445[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(30),
      O => \B_V_data_1_payload_B_reg[31]_0\(30)
    );
\tmp_data_V_2_reg_445[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(31),
      O => \B_V_data_1_payload_B_reg[31]_0\(31)
    );
\tmp_data_V_2_reg_445[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(3),
      O => \B_V_data_1_payload_B_reg[31]_0\(3)
    );
\tmp_data_V_2_reg_445[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(4),
      O => \B_V_data_1_payload_B_reg[31]_0\(4)
    );
\tmp_data_V_2_reg_445[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(5),
      O => \B_V_data_1_payload_B_reg[31]_0\(5)
    );
\tmp_data_V_2_reg_445[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(6),
      O => \B_V_data_1_payload_B_reg[31]_0\(6)
    );
\tmp_data_V_2_reg_445[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(7),
      O => \B_V_data_1_payload_B_reg[31]_0\(7)
    );
\tmp_data_V_2_reg_445[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(8),
      O => \B_V_data_1_payload_B_reg[31]_0\(8)
    );
\tmp_data_V_2_reg_445[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      I3 => \tmp_data_V_2_reg_445_reg[0]\,
      I4 => \tmp_data_V_2_reg_445_reg[31]\(9),
      O => \B_V_data_1_payload_B_reg[31]_0\(9)
    );
\tmp_data_V_reg_272[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(0)
    );
\tmp_data_V_reg_272[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(10)
    );
\tmp_data_V_reg_272[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(11)
    );
\tmp_data_V_reg_272[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(12)
    );
\tmp_data_V_reg_272[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(13)
    );
\tmp_data_V_reg_272[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(14)
    );
\tmp_data_V_reg_272[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(15)
    );
\tmp_data_V_reg_272[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(16)
    );
\tmp_data_V_reg_272[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(17)
    );
\tmp_data_V_reg_272[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(18)
    );
\tmp_data_V_reg_272[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(19)
    );
\tmp_data_V_reg_272[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(1)
    );
\tmp_data_V_reg_272[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(20)
    );
\tmp_data_V_reg_272[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(21)
    );
\tmp_data_V_reg_272[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(22)
    );
\tmp_data_V_reg_272[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(23)
    );
\tmp_data_V_reg_272[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(24)
    );
\tmp_data_V_reg_272[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(25)
    );
\tmp_data_V_reg_272[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(26)
    );
\tmp_data_V_reg_272[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(27)
    );
\tmp_data_V_reg_272[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(28)
    );
\tmp_data_V_reg_272[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(29)
    );
\tmp_data_V_reg_272[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(2)
    );
\tmp_data_V_reg_272[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(30)
    );
\tmp_data_V_reg_272[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(31)
    );
\tmp_data_V_reg_272[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(3)
    );
\tmp_data_V_reg_272[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(4)
    );
\tmp_data_V_reg_272[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(5)
    );
\tmp_data_V_reg_272[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(6)
    );
\tmp_data_V_reg_272[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(7)
    );
\tmp_data_V_reg_272[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(8)
    );
\tmp_data_V_reg_272[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => \^b_v_data_1_payload_b_reg[31]_1\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_regslice_both_4 is
  port (
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    tmp_strb_V_1_reg_342 : out STD_LOGIC;
    output_r_TDEST_int_regslice : out STD_LOGIC;
    output_r_TID_int_regslice : out STD_LOGIC;
    output_r_TUSER_int_regslice : out STD_LOGIC;
    \tmp_strb_V_reg_836_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_keep_V_reg_829_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TLAST_int_regslice : out STD_LOGIC;
    output_r_TVALID_int_regslice : out STD_LOGIC;
    \state_1_reg_817_reg[4]\ : out STD_LOGIC;
    \tmp_out_data_V_fu_156_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_out_strb_V_fu_164_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_out_keep_V_fu_160_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_out_dest_V_fu_176_reg[0]\ : out STD_LOGIC;
    \tmp_out_id_V_fu_172_reg[0]\ : out STD_LOGIC;
    \tmp_out_user_V_fu_168_reg[0]\ : out STD_LOGIC;
    state_fu_1841 : out STD_LOGIC;
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    output_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \state_fu_184_reg[12]\ : in STD_LOGIC;
    read_coefs_fu_1800 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_fu_184_reg[12]_0\ : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    tmp_last_V_1_reg_434 : in STD_LOGIC;
    grp_fu_493_p1 : in STD_LOGIC;
    \tmp_user_V_1_reg_326_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_B_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_dest_V_reg_863 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_dest_V_1_reg_294 : in STD_LOGIC;
    tmp_id_V_reg_856 : in STD_LOGIC;
    tmp_id_V_1_reg_310 : in STD_LOGIC;
    tmp_user_V_reg_843 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_last_V_reg_850 : in STD_LOGIC;
    \tmp_data_V_5_reg_374_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_strb_V_1_reg_342_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_keep_V_1_reg_358_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_out_dest_V_fu_176 : in STD_LOGIC;
    tmp_out_id_V_fu_172 : in STD_LOGIC;
    tmp_out_user_V_fu_168 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_regslice_both_4 : entity is "equalizer_regslice_both";
end equalizer_equalizer_0_2_equalizer_regslice_both_4;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_regslice_both_4 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \B_V_data_1_payload_A[31]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[31]_i_5_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[14]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[27]_i_2_n_3\ : STD_LOGIC;
  signal output_r_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_r_TREADY_int_regslice : STD_LOGIC;
  signal \^output_r_tvalid_int_regslice\ : STD_LOGIC;
  signal \state_fu_184[12]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__6\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ap_CS_fsm[27]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \output_r_TDATA[0]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \output_r_TDATA[10]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \output_r_TDATA[11]_INST_0\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \output_r_TDATA[12]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \output_r_TDATA[13]_INST_0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \output_r_TDATA[14]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \output_r_TDATA[15]_INST_0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \output_r_TDATA[16]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \output_r_TDATA[17]_INST_0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \output_r_TDATA[18]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \output_r_TDATA[19]_INST_0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \output_r_TDATA[1]_INST_0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \output_r_TDATA[20]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \output_r_TDATA[21]_INST_0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \output_r_TDATA[22]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \output_r_TDATA[23]_INST_0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \output_r_TDATA[24]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \output_r_TDATA[25]_INST_0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \output_r_TDATA[26]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \output_r_TDATA[27]_INST_0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \output_r_TDATA[28]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \output_r_TDATA[29]_INST_0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \output_r_TDATA[2]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \output_r_TDATA[30]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \output_r_TDATA[31]_INST_0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \output_r_TDATA[3]_INST_0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \output_r_TDATA[4]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \output_r_TDATA[5]_INST_0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \output_r_TDATA[6]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \output_r_TDATA[7]_INST_0\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \output_r_TDATA[8]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \output_r_TDATA[9]_INST_0\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \state_fu_184[0]_i_10\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \state_fu_184[12]_i_4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[10]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[11]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[12]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[13]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[14]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[15]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[16]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[17]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[18]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[19]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[1]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[20]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[21]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[22]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[23]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[24]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[25]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[26]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[27]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[28]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[29]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[2]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[30]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[31]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[3]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[4]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[5]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[6]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[7]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[8]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \tmp_data_V_5_reg_374[9]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \tmp_dest_V_1_reg_294[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_id_V_1_reg_310[0]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tmp_keep_V_1_reg_358[0]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \tmp_keep_V_1_reg_358[1]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \tmp_keep_V_1_reg_358[2]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \tmp_keep_V_1_reg_358[3]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \tmp_out_data_V_fu_156[31]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \tmp_strb_V_1_reg_342[0]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tmp_strb_V_1_reg_342[1]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tmp_strb_V_1_reg_342[2]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tmp_strb_V_1_reg_342[3]_i_1\ : label is "soft_lutpair376";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  output_r_TVALID_int_regslice <= \^output_r_tvalid_int_regslice\;
\B_V_data_1_payload_A[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(0),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(0),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(0),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(0)
    );
\B_V_data_1_payload_A[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_0\(0),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_1\(0),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_strb_V_reg_836_reg[3]\(0)
    );
\B_V_data_1_payload_A[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_2\(0),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_3\(0),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_keep_V_reg_829_reg[3]\(0)
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => tmp_dest_V_reg_863,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => tmp_dest_V_1_reg_294,
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDEST_int_regslice
    );
\B_V_data_1_payload_A[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => tmp_id_V_reg_856,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => tmp_id_V_1_reg_310,
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TID_int_regslice
    );
\B_V_data_1_payload_A[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => tmp_user_V_reg_843,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[0]_1\,
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TUSER_int_regslice
    );
\B_V_data_1_payload_A[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40000000"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => tmp_last_V_1_reg_434,
      I3 => Q(3),
      I4 => output_r_TREADY_int_regslice,
      I5 => tmp_last_V_reg_850,
      O => output_r_TLAST_int_regslice
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(10),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(10),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(10),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(11),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(11),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(11),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(12),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(12),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(12),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(13),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(13),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(13),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(14),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(14),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(14),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(15),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(15),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(15),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(16),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(16),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(16),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(17),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(17),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(17),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(18),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(18),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(18),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(19),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(19),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(19),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(1),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(1),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(1),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(1)
    );
\B_V_data_1_payload_A[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_0\(1),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_1\(1),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_strb_V_reg_836_reg[3]\(1)
    );
\B_V_data_1_payload_A[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_2\(1),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_3\(1),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_keep_V_reg_829_reg[3]\(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(20),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(20),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(20),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(21),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(21),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(21),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(22),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(22),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(22),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(23),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(23),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(23),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(23)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(24),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(24),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(24),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(25),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(25),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(25),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(26),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(26),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(26),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(27),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(27),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(27),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(28),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(28),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(28),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(29),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(29),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(29),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(29)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(2),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(2),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(2),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(2)
    );
\B_V_data_1_payload_A[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_0\(2),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_1\(2),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_strb_V_reg_836_reg[3]\(2)
    );
\B_V_data_1_payload_A[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_2\(2),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_3\(2),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_keep_V_reg_829_reg[3]\(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(30),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(30),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(30),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(30)
    );
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => output_r_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[31]_i_1_n_3\
    );
\B_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(31),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(31),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(31),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(31)
    );
\B_V_data_1_payload_A[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I1 => Q(3),
      I2 => output_r_TREADY_int_regslice,
      I3 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I4 => tmp_last_V_reg_850,
      O => \B_V_data_1_payload_A[31]_i_3_n_3\
    );
\B_V_data_1_payload_A[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F7F3FFFFF7FFF"
    )
        port map (
      I0 => tmp_last_V_1_reg_434,
      I1 => output_r_TREADY_int_regslice,
      I2 => Q(3),
      I3 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I4 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I5 => tmp_last_V_reg_850,
      O => \B_V_data_1_payload_A[31]_i_4_n_3\
    );
\B_V_data_1_payload_A[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0B8000000000000"
    )
        port map (
      I0 => tmp_last_V_1_reg_434,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => tmp_last_V_reg_850,
      I3 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I4 => output_r_TREADY_int_regslice,
      I5 => Q(3),
      O => \B_V_data_1_payload_A[31]_i_5_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(3),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(3),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(3),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(3)
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_0\(3),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_1\(3),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_strb_V_reg_836_reg[3]\(3)
    );
\B_V_data_1_payload_A[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAA20AA20AA20"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[3]_2\(3),
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I3 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I4 => \B_V_data_1_payload_A_reg[3]_3\(3),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => \tmp_keep_V_reg_829_reg[3]\(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(4),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(4),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(4),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(5),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(5),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(5),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(6),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(6),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(6),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(7),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(7),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(7),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(8),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(8),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(8),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[31]_0\(9),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A[31]_i_4_n_3\,
      I3 => \B_V_data_1_payload_B_reg[31]_1\(9),
      I4 => \B_V_data_1_payload_B_reg[31]_2\(9),
      I5 => \B_V_data_1_payload_A[31]_i_5_n_3\,
      O => output_r_TDATA_int_regslice(9)
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(16),
      Q => B_V_data_1_payload_A(16),
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(17),
      Q => B_V_data_1_payload_A(17),
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(18),
      Q => B_V_data_1_payload_A(18),
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(19),
      Q => B_V_data_1_payload_A(19),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(20),
      Q => B_V_data_1_payload_A(20),
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(21),
      Q => B_V_data_1_payload_A(21),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(22),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(23),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(24),
      Q => B_V_data_1_payload_A(24),
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(25),
      Q => B_V_data_1_payload_A(25),
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(26),
      Q => B_V_data_1_payload_A(26),
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(27),
      Q => B_V_data_1_payload_A(27),
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(28),
      Q => B_V_data_1_payload_A(28),
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(29),
      Q => B_V_data_1_payload_A(29),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(30),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(31),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[31]_i_1_n_3\,
      D => output_r_TDATA_int_regslice(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => output_r_TREADY_int_regslice,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(16),
      Q => B_V_data_1_payload_B(16),
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(17),
      Q => B_V_data_1_payload_B(17),
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(18),
      Q => B_V_data_1_payload_B(18),
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(19),
      Q => B_V_data_1_payload_B(19),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(20),
      Q => B_V_data_1_payload_B(20),
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(21),
      Q => B_V_data_1_payload_B(21),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(22),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(23),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(24),
      Q => B_V_data_1_payload_B(24),
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(25),
      Q => B_V_data_1_payload_B(25),
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(26),
      Q => B_V_data_1_payload_B(26),
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(27),
      Q => B_V_data_1_payload_B(27),
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(28),
      Q => B_V_data_1_payload_B(28),
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(29),
      Q => B_V_data_1_payload_B(29),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(30),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(31),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => output_r_TDATA_int_regslice(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^output_r_tvalid_int_regslice\,
      I1 => output_r_TREADY_int_regslice,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => \^output_r_tvalid_int_regslice\,
      I3 => output_r_TREADY_int_regslice,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Q(2),
      I1 => output_r_TREADY_int_regslice,
      I2 => \ap_CS_fsm[27]_i_2_n_3\,
      O => \^output_r_tvalid_int_regslice\
    );
\B_V_data_1_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => output_r_TREADY_int_regslice,
      I3 => \^output_r_tvalid_int_regslice\,
      O => \B_V_data_1_state[1]_i_1__6_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__6_n_3\,
      Q => output_r_TREADY_int_regslice,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Q(5),
      I1 => output_r_TREADY_int_regslice,
      I2 => output_r_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(2),
      I2 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEA"
    )
        port map (
      I0 => \ap_CS_fsm[14]_i_2_n_3\,
      I1 => output_r_TREADY_int_regslice,
      I2 => Q(2),
      I3 => \tmp_user_V_1_reg_326_reg[0]\,
      I4 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4044444040004440"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(3),
      I2 => tmp_last_V_reg_850,
      I3 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I4 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I5 => tmp_last_V_1_reg_434,
      O => \ap_CS_fsm[14]_i_2_n_3\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000A0027002700"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I1 => tmp_last_V_1_reg_434,
      I2 => tmp_last_V_reg_850,
      I3 => Q(3),
      I4 => output_r_TREADY_int_regslice,
      I5 => \B_V_data_1_payload_A_reg[0]_0\(1),
      O => \state_1_reg_817_reg[4]\
    );
\ap_CS_fsm[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => Q(5),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => output_r_TREADY,
      I3 => output_r_TREADY_int_regslice,
      I4 => \ap_CS_fsm[27]_i_2_n_3\,
      O => D(3)
    );
\ap_CS_fsm[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000B00000008000"
    )
        port map (
      I0 => tmp_last_V_1_reg_434,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I2 => Q(3),
      I3 => output_r_TREADY_int_regslice,
      I4 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I5 => tmp_last_V_reg_850,
      O => \ap_CS_fsm[27]_i_2_n_3\
    );
\output_r_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(0)
    );
\output_r_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(10)
    );
\output_r_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(11)
    );
\output_r_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(12)
    );
\output_r_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(13)
    );
\output_r_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(14)
    );
\output_r_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(15)
    );
\output_r_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(16),
      I1 => B_V_data_1_payload_A(16),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(16)
    );
\output_r_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(17),
      I1 => B_V_data_1_payload_A(17),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(17)
    );
\output_r_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(18),
      I1 => B_V_data_1_payload_A(18),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(18)
    );
\output_r_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(19),
      I1 => B_V_data_1_payload_A(19),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(19)
    );
\output_r_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(1)
    );
\output_r_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(20),
      I1 => B_V_data_1_payload_A(20),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(20)
    );
\output_r_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(21),
      I1 => B_V_data_1_payload_A(21),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(21)
    );
\output_r_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(22)
    );
\output_r_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(23)
    );
\output_r_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(24),
      I1 => B_V_data_1_payload_A(24),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(24)
    );
\output_r_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(25),
      I1 => B_V_data_1_payload_A(25),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(25)
    );
\output_r_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(26),
      I1 => B_V_data_1_payload_A(26),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(26)
    );
\output_r_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(27),
      I1 => B_V_data_1_payload_A(27),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(27)
    );
\output_r_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(28),
      I1 => B_V_data_1_payload_A(28),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(28)
    );
\output_r_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(29),
      I1 => B_V_data_1_payload_A(29),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(29)
    );
\output_r_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(2)
    );
\output_r_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(30)
    );
\output_r_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(31)
    );
\output_r_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(3)
    );
\output_r_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(4)
    );
\output_r_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(5)
    );
\output_r_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(6)
    );
\output_r_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(7)
    );
\output_r_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(8)
    );
\output_r_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => output_r_TDATA(9)
    );
\state_fu_184[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => output_r_TREADY_int_regslice,
      I1 => Q(3),
      O => \B_V_data_1_state_reg[1]_0\
    );
\state_fu_184[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F0000004F0000"
    )
        port map (
      I0 => \state_fu_184_reg[12]\,
      I1 => read_coefs_fu_1800,
      I2 => \state_fu_184[12]_i_4_n_3\,
      I3 => Q(0),
      I4 => \state_fu_184_reg[12]_0\,
      I5 => state_fu_184(0),
      O => \ap_CS_fsm_reg[0]\
    );
\state_fu_184[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg[0]_0\(0),
      I1 => Q(3),
      I2 => output_r_TREADY_int_regslice,
      I3 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I4 => tmp_last_V_reg_850,
      O => \state_fu_184[12]_i_4_n_3\
    );
\tmp_data_V_5_reg_374[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(0),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(0),
      O => \tmp_out_data_V_fu_156_reg[31]\(0)
    );
\tmp_data_V_5_reg_374[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(10),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(10),
      O => \tmp_out_data_V_fu_156_reg[31]\(10)
    );
\tmp_data_V_5_reg_374[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(11),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(11),
      O => \tmp_out_data_V_fu_156_reg[31]\(11)
    );
\tmp_data_V_5_reg_374[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(12),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(12),
      O => \tmp_out_data_V_fu_156_reg[31]\(12)
    );
\tmp_data_V_5_reg_374[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(13),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(13),
      O => \tmp_out_data_V_fu_156_reg[31]\(13)
    );
\tmp_data_V_5_reg_374[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(14),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(14),
      O => \tmp_out_data_V_fu_156_reg[31]\(14)
    );
\tmp_data_V_5_reg_374[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(15),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(15),
      O => \tmp_out_data_V_fu_156_reg[31]\(15)
    );
\tmp_data_V_5_reg_374[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(16),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(16),
      O => \tmp_out_data_V_fu_156_reg[31]\(16)
    );
\tmp_data_V_5_reg_374[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(17),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(17),
      O => \tmp_out_data_V_fu_156_reg[31]\(17)
    );
\tmp_data_V_5_reg_374[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(18),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(18),
      O => \tmp_out_data_V_fu_156_reg[31]\(18)
    );
\tmp_data_V_5_reg_374[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(19),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(19),
      O => \tmp_out_data_V_fu_156_reg[31]\(19)
    );
\tmp_data_V_5_reg_374[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(1),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(1),
      O => \tmp_out_data_V_fu_156_reg[31]\(1)
    );
\tmp_data_V_5_reg_374[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(20),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(20),
      O => \tmp_out_data_V_fu_156_reg[31]\(20)
    );
\tmp_data_V_5_reg_374[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(21),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(21),
      O => \tmp_out_data_V_fu_156_reg[31]\(21)
    );
\tmp_data_V_5_reg_374[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(22),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(22),
      O => \tmp_out_data_V_fu_156_reg[31]\(22)
    );
\tmp_data_V_5_reg_374[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(23),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(23),
      O => \tmp_out_data_V_fu_156_reg[31]\(23)
    );
\tmp_data_V_5_reg_374[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(24),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(24),
      O => \tmp_out_data_V_fu_156_reg[31]\(24)
    );
\tmp_data_V_5_reg_374[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(25),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(25),
      O => \tmp_out_data_V_fu_156_reg[31]\(25)
    );
\tmp_data_V_5_reg_374[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(26),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(26),
      O => \tmp_out_data_V_fu_156_reg[31]\(26)
    );
\tmp_data_V_5_reg_374[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(27),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(27),
      O => \tmp_out_data_V_fu_156_reg[31]\(27)
    );
\tmp_data_V_5_reg_374[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(28),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(28),
      O => \tmp_out_data_V_fu_156_reg[31]\(28)
    );
\tmp_data_V_5_reg_374[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(29),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(29),
      O => \tmp_out_data_V_fu_156_reg[31]\(29)
    );
\tmp_data_V_5_reg_374[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(2),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(2),
      O => \tmp_out_data_V_fu_156_reg[31]\(2)
    );
\tmp_data_V_5_reg_374[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(30),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(30),
      O => \tmp_out_data_V_fu_156_reg[31]\(30)
    );
\tmp_data_V_5_reg_374[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD5D5D5"
    )
        port map (
      I0 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I1 => tmp_last_V_1_reg_434,
      I2 => Q(4),
      I3 => grp_fu_493_p1,
      I4 => \tmp_user_V_1_reg_326_reg[0]\,
      O => tmp_strb_V_1_reg_342
    );
\tmp_data_V_5_reg_374[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(31),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(31),
      O => \tmp_out_data_V_fu_156_reg[31]\(31)
    );
\tmp_data_V_5_reg_374[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(3),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(3),
      O => \tmp_out_data_V_fu_156_reg[31]\(3)
    );
\tmp_data_V_5_reg_374[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(4),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(4),
      O => \tmp_out_data_V_fu_156_reg[31]\(4)
    );
\tmp_data_V_5_reg_374[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(5),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(5),
      O => \tmp_out_data_V_fu_156_reg[31]\(5)
    );
\tmp_data_V_5_reg_374[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(6),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(6),
      O => \tmp_out_data_V_fu_156_reg[31]\(6)
    );
\tmp_data_V_5_reg_374[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(7),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(7),
      O => \tmp_out_data_V_fu_156_reg[31]\(7)
    );
\tmp_data_V_5_reg_374[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(8),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(8),
      O => \tmp_out_data_V_fu_156_reg[31]\(8)
    );
\tmp_data_V_5_reg_374[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_data_V_5_reg_374_reg[31]\(9),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_B_reg[31]_0\(9),
      O => \tmp_out_data_V_fu_156_reg[31]\(9)
    );
\tmp_dest_V_1_reg_294[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_out_dest_V_fu_176,
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => tmp_dest_V_reg_863,
      O => \tmp_out_dest_V_fu_176_reg[0]\
    );
\tmp_id_V_1_reg_310[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_out_id_V_fu_172,
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => tmp_id_V_reg_856,
      O => \tmp_out_id_V_fu_172_reg[0]\
    );
\tmp_keep_V_1_reg_358[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_keep_V_1_reg_358_reg[3]\(0),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_2\(0),
      O => \tmp_out_keep_V_fu_160_reg[3]\(0)
    );
\tmp_keep_V_1_reg_358[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_keep_V_1_reg_358_reg[3]\(1),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_2\(1),
      O => \tmp_out_keep_V_fu_160_reg[3]\(1)
    );
\tmp_keep_V_1_reg_358[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_keep_V_1_reg_358_reg[3]\(2),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_2\(2),
      O => \tmp_out_keep_V_fu_160_reg[3]\(2)
    );
\tmp_keep_V_1_reg_358[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_keep_V_1_reg_358_reg[3]\(3),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_2\(3),
      O => \tmp_out_keep_V_fu_160_reg[3]\(3)
    );
\tmp_out_data_V_fu_156[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => tmp_last_V_reg_850,
      I1 => \B_V_data_1_payload_A_reg[0]_0\(1),
      I2 => output_r_TREADY_int_regslice,
      I3 => Q(3),
      I4 => \B_V_data_1_payload_A_reg[0]_0\(0),
      O => state_fu_1841
    );
\tmp_strb_V_1_reg_342[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_strb_V_1_reg_342_reg[3]\(0),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_0\(0),
      O => \tmp_out_strb_V_fu_164_reg[3]\(0)
    );
\tmp_strb_V_1_reg_342[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_strb_V_1_reg_342_reg[3]\(1),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_0\(1),
      O => \tmp_out_strb_V_fu_164_reg[3]\(1)
    );
\tmp_strb_V_1_reg_342[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_strb_V_1_reg_342_reg[3]\(2),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_0\(2),
      O => \tmp_out_strb_V_fu_164_reg[3]\(2)
    );
\tmp_strb_V_1_reg_342[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \tmp_strb_V_1_reg_342_reg[3]\(3),
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => \B_V_data_1_payload_A_reg[3]_0\(3),
      O => \tmp_out_strb_V_fu_164_reg[3]\(3)
    );
\tmp_user_V_1_reg_326[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp_out_user_V_fu_168,
      I1 => \B_V_data_1_payload_A[31]_i_3_n_3\,
      I2 => tmp_user_V_reg_843,
      O => \tmp_out_user_V_fu_168_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__7_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__7\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_829[0]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_829[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_829[2]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \tmp_keep_V_reg_829[3]_i_1\ : label is "soft_lutpair347";
begin
\B_V_data_1_payload_A[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => input_r_TKEEP(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => input_r_TKEEP(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => input_r_TKEEP(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__2_n_3\,
      D => input_r_TKEEP(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TKEEP(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TKEEP(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TKEEP(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TKEEP(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__7_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__7_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__7_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__7_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__7_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__7_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\tmp_keep_V_reg_829[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_keep_V_reg_829[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_keep_V_reg_829[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_keep_V_reg_829[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    input_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__8_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__8\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__5\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_836[0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_836[1]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_836[2]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \tmp_strb_V_reg_836[3]_i_1\ : label is "soft_lutpair352";
begin
\B_V_data_1_payload_A[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__3_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_3\,
      D => input_r_TSTRB(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_3\,
      D => input_r_TSTRB(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_3\,
      D => input_r_TSTRB(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__3_n_3\,
      D => input_r_TSTRB(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TSTRB(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TSTRB(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TSTRB(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => input_r_TSTRB(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__8_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__8_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__8_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__8_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__8_n_3\
    );
\B_V_data_1_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__5_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__8_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__5_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\tmp_strb_V_reg_836[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => D(0)
    );
\tmp_strb_V_reg_836[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => D(1)
    );
\tmp_strb_V_reg_836[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => D(2)
    );
\tmp_strb_V_reg_836[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => D(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7\ is
  port (
    output_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__7\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \output_r_TKEEP[0]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \output_r_TKEEP[1]_INST_0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \output_r_TKEEP[2]_INST_0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \output_r_TKEEP[3]_INST_0\ : label is "soft_lutpair400";
begin
\B_V_data_1_payload_A[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__0_n_3\,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__7_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__7_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TKEEP[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_r_TKEEP(0)
    );
\output_r_TKEEP[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_r_TKEEP(1)
    );
\output_r_TKEEP[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => output_r_TKEEP(2)
    );
\output_r_TKEEP[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => output_r_TKEEP(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9\ is
  port (
    output_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \B_V_data_1_payload_A[3]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__8\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \output_r_TSTRB[0]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_r_TSTRB[1]_INST_0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \output_r_TSTRB[2]_INST_0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \output_r_TSTRB[3]_INST_0\ : label is "soft_lutpair404";
begin
\B_V_data_1_payload_A[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[3]_i_1__1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => D(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => D(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => D(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[3]_i_1__1_n_3\,
      D => D(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => D(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__8_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__8_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TSTRB[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(0),
      O => output_r_TSTRB(0)
    );
\output_r_TSTRB[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(1),
      O => output_r_TSTRB(1)
    );
\output_r_TSTRB[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(2),
      O => output_r_TSTRB(2)
    );
\output_r_TSTRB[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A(3),
      O => output_r_TSTRB(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1\ is
  port (
    input_r_TDEST_int_regslice : out STD_LOGIC;
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__6_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__6_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__12_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__12\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair343";
begin
\B_V_data_1_payload_A[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_r_TDEST(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__6_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__6_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_r_TDEST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__6_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__6_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__12_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__12_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__12_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__12_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__12_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__3_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__12_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\tmp_dest_V_reg_863[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => input_r_TDEST_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0\ is
  port (
    input_r_TID_int_regslice : out STD_LOGIC;
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TID : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__5_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__5_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__11_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__11\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair344";
begin
\B_V_data_1_payload_A[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_r_TID(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__5_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__5_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_r_TID(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__5_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__5_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__11_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__11_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__11_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__11_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__11_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__11_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\tmp_id_V_reg_856[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => input_r_TID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1\ is
  port (
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]_1\ : out STD_LOGIC;
    grp_fu_493_p1 : out STD_LOGIC;
    \tmp_last_V_1_reg_434_reg[0]\ : in STD_LOGIC;
    p_4_0_0_0134_phi_reg_422 : in STD_LOGIC;
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__10_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__10\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \tmp_last_V_1_reg_434[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \tmp_last_V_reg_850[0]_i_1\ : label is "soft_lutpair348";
begin
\B_V_data_1_payload_A[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_r_TLAST(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__4_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__4_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_r_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__4_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__4_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__10_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__10_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__10_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__10_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__10_n_3\
    );
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__4_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__10_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\p_4_0_0_0134_phi_reg_422[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => Q(0),
      I4 => input_r_TVALID_int_regslice,
      I5 => p_4_0_0_0134_phi_reg_422,
      O => \B_V_data_1_payload_B_reg[0]_1\
    );
\tmp_last_V_1_reg_434[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      I3 => \tmp_last_V_1_reg_434_reg[0]\,
      I4 => p_4_0_0_0134_phi_reg_422,
      O => \B_V_data_1_payload_B_reg[0]_0\
    );
\tmp_last_V_reg_850[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => grp_fu_493_p1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10\ is
  port (
    output_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_r_TUSER_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__9\ : label is "soft_lutpair405";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => output_r_TUSER_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => output_r_TUSER_int_regslice,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__9_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__9_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => output_r_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3\ is
  port (
    input_r_TUSER_int_regslice : out STD_LOGIC;
    input_r_TREADY_int_regslice : in STD_LOGIC;
    input_r_TVALID : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    input_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__9_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__9\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair353";
begin
\B_V_data_1_payload_A[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => input_r_TUSER(0),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__3_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__3_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => input_r_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__3_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__3_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__9_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__9_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => input_r_TVALID,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__9_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__9_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => input_r_TREADY_int_regslice,
      I2 => input_r_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__9_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => input_r_TREADY_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => input_r_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__9_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\tmp_user_V_reg_843[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => input_r_TUSER_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5\ is
  port (
    output_r_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_r_TDEST_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__5_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__5\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__12\ : label is "soft_lutpair396";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => output_r_TDEST_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => output_r_TDEST_int_regslice,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__5_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__5_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__5_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__5_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__5_n_3\
    );
\B_V_data_1_state[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__12_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__5_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__12_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TDEST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => output_r_TDEST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6\ is
  port (
    output_r_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_r_TID_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__11\ : label is "soft_lutpair397";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => output_r_TID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => output_r_TID_int_regslice,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__11_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__11_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TID[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => output_r_TID(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8\ is
  port (
    output_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TREADY : in STD_LOGIC;
    output_r_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    output_r_TLAST_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8\ : entity is "equalizer_regslice_both";
end \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__10\ : label is "soft_lutpair401";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => output_r_TLAST_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => output_r_TLAST_int_regslice,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => output_r_TVALID_int_regslice,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => output_r_TREADY,
      I2 => output_r_TVALID_int_regslice,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => output_r_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => output_r_TVALID_int_regslice,
      O => \B_V_data_1_state[1]_i_1__10_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__10_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\output_r_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => output_r_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1 : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W : entity is "equalizer_signal_shift_reg_RAM_AUTO_1R1W";
end equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W is
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal signal_shift_reg_d0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 3168;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/signal_shift_reg_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 31;
begin
  ram_reg_0(31 downto 0) <= \^ram_reg_0\(31 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 5) => ADDRARDADDR(6 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 5) => ADDRBWRADDR(6 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => signal_shift_reg_d0(15 downto 0),
      DIBDI(15 downto 0) => signal_shift_reg_d0(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => \^ram_reg_0\(15 downto 0),
      DOBDO(15 downto 0) => \^ram_reg_0\(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1,
      ENBWREN => WEBWE(0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(15),
      O => signal_shift_reg_d0(15)
    );
ram_reg_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(14),
      O => signal_shift_reg_d0(14)
    );
ram_reg_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(13),
      O => signal_shift_reg_d0(13)
    );
ram_reg_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(12),
      O => signal_shift_reg_d0(12)
    );
ram_reg_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(11),
      O => signal_shift_reg_d0(11)
    );
ram_reg_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(10),
      O => signal_shift_reg_d0(10)
    );
ram_reg_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(9),
      O => signal_shift_reg_d0(9)
    );
ram_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(8),
      O => signal_shift_reg_d0(8)
    );
ram_reg_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(7),
      O => signal_shift_reg_d0(7)
    );
ram_reg_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(6),
      O => signal_shift_reg_d0(6)
    );
ram_reg_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(5),
      O => signal_shift_reg_d0(5)
    );
ram_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(4),
      O => signal_shift_reg_d0(4)
    );
ram_reg_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(3),
      O => signal_shift_reg_d0(3)
    );
ram_reg_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(2),
      O => signal_shift_reg_d0(2)
    );
ram_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(1),
      O => signal_shift_reg_d0(1)
    );
ram_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(0),
      O => signal_shift_reg_d0(0)
    );
ram_reg_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(31),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(31),
      O => signal_shift_reg_d0(31)
    );
ram_reg_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(30),
      O => signal_shift_reg_d0(30)
    );
ram_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(29),
      O => signal_shift_reg_d0(29)
    );
ram_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(28),
      O => signal_shift_reg_d0(28)
    );
ram_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(27),
      O => signal_shift_reg_d0(27)
    );
ram_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(26),
      O => signal_shift_reg_d0(26)
    );
ram_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(25),
      O => signal_shift_reg_d0(25)
    );
ram_reg_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(24),
      O => signal_shift_reg_d0(24)
    );
ram_reg_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(23),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(23),
      O => signal_shift_reg_d0(23)
    );
ram_reg_i_42: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(22),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(22),
      O => signal_shift_reg_d0(22)
    );
ram_reg_i_43: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(21),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(21),
      O => signal_shift_reg_d0(21)
    );
ram_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(20),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(20),
      O => signal_shift_reg_d0(20)
    );
ram_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(19),
      O => signal_shift_reg_d0(19)
    );
ram_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(18),
      O => signal_shift_reg_d0(18)
    );
ram_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(17),
      O => signal_shift_reg_d0(17)
    );
ram_reg_i_48: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => ram_reg_1(0),
      I2 => \^ram_reg_0\(16),
      O => signal_shift_reg_d0(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready : out STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_590_p1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_fu_590_p0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_ln84_reg_878_reg[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gmem_addr_reg_252_reg[61]_0\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_NS_fsm113_out : in STD_LOGIC;
    dout_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product : in STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \accumulate_reg_883_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mul_ln79_reg_268_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gmem_addr_read_reg_263_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \signal_shift_reg_load_reg_258_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop : entity is "equalizer_equalizer_Pipeline_Shift_Accumulate_Loop";
end equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal accumulate_fu_66 : STD_LOGIC;
  signal \accumulate_fu_66[0]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[0]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[0]_i_6_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[0]_i_7_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[12]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[12]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[12]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[12]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[16]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[16]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[16]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[16]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[20]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[20]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[20]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[20]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[24]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[24]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[24]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[24]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[28]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[28]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[28]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[28]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[4]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[4]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[4]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[4]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[8]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[8]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[8]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66[8]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \accumulate_fu_66_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \accumulate_reg_883[11]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[11]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[11]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[11]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[15]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[15]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[15]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[15]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[19]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[19]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[19]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[19]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[23]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[23]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[23]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[23]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[27]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[27]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[27]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[27]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[31]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[31]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[31]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[31]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[3]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[3]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[3]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[3]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[7]_i_2_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[7]_i_3_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[7]_i_4_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883[7]_i_5_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \accumulate_reg_883_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_i_2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal gmem_addr_reg_2520 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\ : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal i_fu_70_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mul_ln79_reg_268 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln79_fu_183_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal signal_shift_reg_load_reg_258 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3\ : STD_LOGIC;
  signal \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3\ : STD_LOGIC;
  signal \NLW_accumulate_fu_66_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_accumulate_reg_883_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_fu_66_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \accumulate_reg_883_reg[7]_i_1\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg ";
  attribute srl_name of \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455/signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6 ";
begin
  ADDRARDADDR(6 downto 0) <= \^addrardaddr\(6 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready <= \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\;
\accumulate_fu_66[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter11,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => accumulate_fu_66
    );
\accumulate_fu_66[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(3),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(3),
      O => \accumulate_fu_66[0]_i_4_n_3\
    );
\accumulate_fu_66[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(2),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(2),
      O => \accumulate_fu_66[0]_i_5_n_3\
    );
\accumulate_fu_66[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(1),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(1),
      O => \accumulate_fu_66[0]_i_6_n_3\
    );
\accumulate_fu_66[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(0),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(0),
      O => \accumulate_fu_66[0]_i_7_n_3\
    );
\accumulate_fu_66[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(15),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(15),
      O => \accumulate_fu_66[12]_i_2_n_3\
    );
\accumulate_fu_66[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(14),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(14),
      O => \accumulate_fu_66[12]_i_3_n_3\
    );
\accumulate_fu_66[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(13),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(13),
      O => \accumulate_fu_66[12]_i_4_n_3\
    );
\accumulate_fu_66[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(12),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(12),
      O => \accumulate_fu_66[12]_i_5_n_3\
    );
\accumulate_fu_66[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(19),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(19),
      O => \accumulate_fu_66[16]_i_2_n_3\
    );
\accumulate_fu_66[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(18),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(18),
      O => \accumulate_fu_66[16]_i_3_n_3\
    );
\accumulate_fu_66[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(17),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(17),
      O => \accumulate_fu_66[16]_i_4_n_3\
    );
\accumulate_fu_66[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(16),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(16),
      O => \accumulate_fu_66[16]_i_5_n_3\
    );
\accumulate_fu_66[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(23),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(23),
      O => \accumulate_fu_66[20]_i_2_n_3\
    );
\accumulate_fu_66[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(22),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(22),
      O => \accumulate_fu_66[20]_i_3_n_3\
    );
\accumulate_fu_66[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(21),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(21),
      O => \accumulate_fu_66[20]_i_4_n_3\
    );
\accumulate_fu_66[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(20),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(20),
      O => \accumulate_fu_66[20]_i_5_n_3\
    );
\accumulate_fu_66[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(27),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(27),
      O => \accumulate_fu_66[24]_i_2_n_3\
    );
\accumulate_fu_66[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(26),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(26),
      O => \accumulate_fu_66[24]_i_3_n_3\
    );
\accumulate_fu_66[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(25),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(25),
      O => \accumulate_fu_66[24]_i_4_n_3\
    );
\accumulate_fu_66[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(24),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(24),
      O => \accumulate_fu_66[24]_i_5_n_3\
    );
\accumulate_fu_66[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(31),
      I1 => mul_ln79_reg_268(31),
      O => \accumulate_fu_66[28]_i_2_n_3\
    );
\accumulate_fu_66[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(30),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(30),
      O => \accumulate_fu_66[28]_i_3_n_3\
    );
\accumulate_fu_66[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(29),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(29),
      O => \accumulate_fu_66[28]_i_4_n_3\
    );
\accumulate_fu_66[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(28),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(28),
      O => \accumulate_fu_66[28]_i_5_n_3\
    );
\accumulate_fu_66[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(7),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(7),
      O => \accumulate_fu_66[4]_i_2_n_3\
    );
\accumulate_fu_66[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(6),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(6),
      O => \accumulate_fu_66[4]_i_3_n_3\
    );
\accumulate_fu_66[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(5),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(5),
      O => \accumulate_fu_66[4]_i_4_n_3\
    );
\accumulate_fu_66[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(4),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(4),
      O => \accumulate_fu_66[4]_i_5_n_3\
    );
\accumulate_fu_66[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(11),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(11),
      O => \accumulate_fu_66[8]_i_2_n_3\
    );
\accumulate_fu_66[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(10),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(10),
      O => \accumulate_fu_66[8]_i_3_n_3\
    );
\accumulate_fu_66[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(9),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(9),
      O => \accumulate_fu_66[8]_i_4_n_3\
    );
\accumulate_fu_66[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln79_reg_268(8),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(8),
      O => \accumulate_fu_66[8]_i_5_n_3\
    );
\accumulate_fu_66_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[0]_i_3_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(0),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accumulate_fu_66_reg[0]_i_3_n_3\,
      CO(2) => \accumulate_fu_66_reg[0]_i_3_n_4\,
      CO(1) => \accumulate_fu_66_reg[0]_i_3_n_5\,
      CO(0) => \accumulate_fu_66_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(3 downto 0),
      O(3) => \accumulate_fu_66_reg[0]_i_3_n_7\,
      O(2) => \accumulate_fu_66_reg[0]_i_3_n_8\,
      O(1) => \accumulate_fu_66_reg[0]_i_3_n_9\,
      O(0) => \accumulate_fu_66_reg[0]_i_3_n_10\,
      S(3) => \accumulate_fu_66[0]_i_4_n_3\,
      S(2) => \accumulate_fu_66[0]_i_5_n_3\,
      S(1) => \accumulate_fu_66[0]_i_6_n_3\,
      S(0) => \accumulate_fu_66[0]_i_7_n_3\
    );
\accumulate_fu_66_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[8]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(10),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[8]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(11),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[12]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(12),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[8]_i_1_n_3\,
      CO(3) => \accumulate_fu_66_reg[12]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[12]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[12]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(15 downto 12),
      O(3) => \accumulate_fu_66_reg[12]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[12]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[12]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[12]_i_1_n_10\,
      S(3) => \accumulate_fu_66[12]_i_2_n_3\,
      S(2) => \accumulate_fu_66[12]_i_3_n_3\,
      S(1) => \accumulate_fu_66[12]_i_4_n_3\,
      S(0) => \accumulate_fu_66[12]_i_5_n_3\
    );
\accumulate_fu_66_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[12]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(13),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[12]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(14),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[12]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(15),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[16]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(16),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[12]_i_1_n_3\,
      CO(3) => \accumulate_fu_66_reg[16]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[16]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[16]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(19 downto 16),
      O(3) => \accumulate_fu_66_reg[16]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[16]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[16]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[16]_i_1_n_10\,
      S(3) => \accumulate_fu_66[16]_i_2_n_3\,
      S(2) => \accumulate_fu_66[16]_i_3_n_3\,
      S(1) => \accumulate_fu_66[16]_i_4_n_3\,
      S(0) => \accumulate_fu_66[16]_i_5_n_3\
    );
\accumulate_fu_66_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[16]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(17),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[16]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(18),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[16]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(19),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[0]_i_3_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(1),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[20]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(20),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[16]_i_1_n_3\,
      CO(3) => \accumulate_fu_66_reg[20]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[20]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[20]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(23 downto 20),
      O(3) => \accumulate_fu_66_reg[20]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[20]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[20]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[20]_i_1_n_10\,
      S(3) => \accumulate_fu_66[20]_i_2_n_3\,
      S(2) => \accumulate_fu_66[20]_i_3_n_3\,
      S(1) => \accumulate_fu_66[20]_i_4_n_3\,
      S(0) => \accumulate_fu_66[20]_i_5_n_3\
    );
\accumulate_fu_66_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[20]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(21),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[20]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(22),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[20]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(23),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[24]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(24),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[20]_i_1_n_3\,
      CO(3) => \accumulate_fu_66_reg[24]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[24]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[24]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(27 downto 24),
      O(3) => \accumulate_fu_66_reg[24]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[24]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[24]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[24]_i_1_n_10\,
      S(3) => \accumulate_fu_66[24]_i_2_n_3\,
      S(2) => \accumulate_fu_66[24]_i_3_n_3\,
      S(1) => \accumulate_fu_66[24]_i_4_n_3\,
      S(0) => \accumulate_fu_66[24]_i_5_n_3\
    );
\accumulate_fu_66_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[24]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(25),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[24]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(26),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[24]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(27),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[28]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(28),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[24]_i_1_n_3\,
      CO(3) => \NLW_accumulate_fu_66_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accumulate_fu_66_reg[28]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[28]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln79_reg_268(30 downto 28),
      O(3) => \accumulate_fu_66_reg[28]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[28]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[28]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[28]_i_1_n_10\,
      S(3) => \accumulate_fu_66[28]_i_2_n_3\,
      S(2) => \accumulate_fu_66[28]_i_3_n_3\,
      S(1) => \accumulate_fu_66[28]_i_4_n_3\,
      S(0) => \accumulate_fu_66[28]_i_5_n_3\
    );
\accumulate_fu_66_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[28]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(29),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[0]_i_3_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(2),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[28]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(30),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[28]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(31),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[0]_i_3_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(3),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[4]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(4),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[0]_i_3_n_3\,
      CO(3) => \accumulate_fu_66_reg[4]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[4]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[4]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(7 downto 4),
      O(3) => \accumulate_fu_66_reg[4]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[4]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[4]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[4]_i_1_n_10\,
      S(3) => \accumulate_fu_66[4]_i_2_n_3\,
      S(2) => \accumulate_fu_66[4]_i_3_n_3\,
      S(1) => \accumulate_fu_66[4]_i_4_n_3\,
      S(0) => \accumulate_fu_66[4]_i_5_n_3\
    );
\accumulate_fu_66_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[4]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(5),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[4]_i_1_n_8\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(6),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[4]_i_1_n_7\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(7),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[8]_i_1_n_10\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(8),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_fu_66_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_fu_66_reg[4]_i_1_n_3\,
      CO(3) => \accumulate_fu_66_reg[8]_i_1_n_3\,
      CO(2) => \accumulate_fu_66_reg[8]_i_1_n_4\,
      CO(1) => \accumulate_fu_66_reg[8]_i_1_n_5\,
      CO(0) => \accumulate_fu_66_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln79_reg_268(11 downto 8),
      O(3) => \accumulate_fu_66_reg[8]_i_1_n_7\,
      O(2) => \accumulate_fu_66_reg[8]_i_1_n_8\,
      O(1) => \accumulate_fu_66_reg[8]_i_1_n_9\,
      O(0) => \accumulate_fu_66_reg[8]_i_1_n_10\,
      S(3) => \accumulate_fu_66[8]_i_2_n_3\,
      S(2) => \accumulate_fu_66[8]_i_3_n_3\,
      S(1) => \accumulate_fu_66[8]_i_4_n_3\,
      S(0) => \accumulate_fu_66[8]_i_5_n_3\
    );
\accumulate_fu_66_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => accumulate_fu_66,
      D => \accumulate_fu_66_reg[8]_i_1_n_9\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(9),
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\accumulate_reg_883[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(11),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(11),
      O => \accumulate_reg_883[11]_i_2_n_3\
    );
\accumulate_reg_883[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(10),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(10),
      O => \accumulate_reg_883[11]_i_3_n_3\
    );
\accumulate_reg_883[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(9),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(9),
      O => \accumulate_reg_883[11]_i_4_n_3\
    );
\accumulate_reg_883[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(8),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(8),
      O => \accumulate_reg_883[11]_i_5_n_3\
    );
\accumulate_reg_883[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(15),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(15),
      O => \accumulate_reg_883[15]_i_2_n_3\
    );
\accumulate_reg_883[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(14),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(14),
      O => \accumulate_reg_883[15]_i_3_n_3\
    );
\accumulate_reg_883[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(13),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(13),
      O => \accumulate_reg_883[15]_i_4_n_3\
    );
\accumulate_reg_883[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(12),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(12),
      O => \accumulate_reg_883[15]_i_5_n_3\
    );
\accumulate_reg_883[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(19),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(19),
      O => \accumulate_reg_883[19]_i_2_n_3\
    );
\accumulate_reg_883[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(18),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(18),
      O => \accumulate_reg_883[19]_i_3_n_3\
    );
\accumulate_reg_883[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(17),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(17),
      O => \accumulate_reg_883[19]_i_4_n_3\
    );
\accumulate_reg_883[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(16),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(16),
      O => \accumulate_reg_883[19]_i_5_n_3\
    );
\accumulate_reg_883[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(23),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(23),
      O => \accumulate_reg_883[23]_i_2_n_3\
    );
\accumulate_reg_883[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(22),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(22),
      O => \accumulate_reg_883[23]_i_3_n_3\
    );
\accumulate_reg_883[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(21),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(21),
      O => \accumulate_reg_883[23]_i_4_n_3\
    );
\accumulate_reg_883[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(20),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(20),
      O => \accumulate_reg_883[23]_i_5_n_3\
    );
\accumulate_reg_883[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(27),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(27),
      O => \accumulate_reg_883[27]_i_2_n_3\
    );
\accumulate_reg_883[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(26),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(26),
      O => \accumulate_reg_883[27]_i_3_n_3\
    );
\accumulate_reg_883[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(25),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(25),
      O => \accumulate_reg_883[27]_i_4_n_3\
    );
\accumulate_reg_883[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(24),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(24),
      O => \accumulate_reg_883[27]_i_5_n_3\
    );
\accumulate_reg_883[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(31),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(31),
      O => \accumulate_reg_883[31]_i_2_n_3\
    );
\accumulate_reg_883[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(30),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(30),
      O => \accumulate_reg_883[31]_i_3_n_3\
    );
\accumulate_reg_883[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(29),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(29),
      O => \accumulate_reg_883[31]_i_4_n_3\
    );
\accumulate_reg_883[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(28),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(28),
      O => \accumulate_reg_883[31]_i_5_n_3\
    );
\accumulate_reg_883[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(3),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(3),
      O => \accumulate_reg_883[3]_i_2_n_3\
    );
\accumulate_reg_883[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(2),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(2),
      O => \accumulate_reg_883[3]_i_3_n_3\
    );
\accumulate_reg_883[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(1),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(1),
      O => \accumulate_reg_883[3]_i_4_n_3\
    );
\accumulate_reg_883[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(0),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(0),
      O => \accumulate_reg_883[3]_i_5_n_3\
    );
\accumulate_reg_883[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(7),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(7),
      O => \accumulate_reg_883[7]_i_2_n_3\
    );
\accumulate_reg_883[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(6),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(6),
      O => \accumulate_reg_883[7]_i_3_n_3\
    );
\accumulate_reg_883[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(5),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(5),
      O => \accumulate_reg_883[7]_i_4_n_3\
    );
\accumulate_reg_883[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \accumulate_reg_883_reg[31]\(4),
      I1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_accumulate_out(4),
      O => \accumulate_reg_883[7]_i_5_n_3\
    );
\accumulate_reg_883_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[7]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[11]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[11]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[11]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(11 downto 8),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(11 downto 8),
      S(3) => \accumulate_reg_883[11]_i_2_n_3\,
      S(2) => \accumulate_reg_883[11]_i_3_n_3\,
      S(1) => \accumulate_reg_883[11]_i_4_n_3\,
      S(0) => \accumulate_reg_883[11]_i_5_n_3\
    );
\accumulate_reg_883_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[11]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[15]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[15]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[15]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(15 downto 12),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(15 downto 12),
      S(3) => \accumulate_reg_883[15]_i_2_n_3\,
      S(2) => \accumulate_reg_883[15]_i_3_n_3\,
      S(1) => \accumulate_reg_883[15]_i_4_n_3\,
      S(0) => \accumulate_reg_883[15]_i_5_n_3\
    );
\accumulate_reg_883_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[15]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[19]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[19]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[19]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(19 downto 16),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(19 downto 16),
      S(3) => \accumulate_reg_883[19]_i_2_n_3\,
      S(2) => \accumulate_reg_883[19]_i_3_n_3\,
      S(1) => \accumulate_reg_883[19]_i_4_n_3\,
      S(0) => \accumulate_reg_883[19]_i_5_n_3\
    );
\accumulate_reg_883_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[19]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[23]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[23]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[23]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(23 downto 20),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(23 downto 20),
      S(3) => \accumulate_reg_883[23]_i_2_n_3\,
      S(2) => \accumulate_reg_883[23]_i_3_n_3\,
      S(1) => \accumulate_reg_883[23]_i_4_n_3\,
      S(0) => \accumulate_reg_883[23]_i_5_n_3\
    );
\accumulate_reg_883_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[23]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[27]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[27]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[27]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(27 downto 24),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(27 downto 24),
      S(3) => \accumulate_reg_883[27]_i_2_n_3\,
      S(2) => \accumulate_reg_883[27]_i_3_n_3\,
      S(1) => \accumulate_reg_883[27]_i_4_n_3\,
      S(0) => \accumulate_reg_883[27]_i_5_n_3\
    );
\accumulate_reg_883_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[27]_i_1_n_3\,
      CO(3) => \NLW_accumulate_reg_883_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \accumulate_reg_883_reg[31]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[31]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \accumulate_reg_883_reg[31]\(30 downto 28),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(31 downto 28),
      S(3) => \accumulate_reg_883[31]_i_2_n_3\,
      S(2) => \accumulate_reg_883[31]_i_3_n_3\,
      S(1) => \accumulate_reg_883[31]_i_4_n_3\,
      S(0) => \accumulate_reg_883[31]_i_5_n_3\
    );
\accumulate_reg_883_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \accumulate_reg_883_reg[3]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[3]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[3]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(3 downto 0),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(3 downto 0),
      S(3) => \accumulate_reg_883[3]_i_2_n_3\,
      S(2) => \accumulate_reg_883[3]_i_3_n_3\,
      S(1) => \accumulate_reg_883[3]_i_4_n_3\,
      S(0) => \accumulate_reg_883[3]_i_5_n_3\
    );
\accumulate_reg_883_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \accumulate_reg_883_reg[3]_i_1_n_3\,
      CO(3) => \accumulate_reg_883_reg[7]_i_1_n_3\,
      CO(2) => \accumulate_reg_883_reg[7]_i_1_n_4\,
      CO(1) => \accumulate_reg_883_reg[7]_i_1_n_5\,
      CO(0) => \accumulate_reg_883_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \accumulate_reg_883_reg[31]\(7 downto 4),
      O(3 downto 0) => \mul_ln84_reg_878_reg[30]\(7 downto 4),
      S(3) => \accumulate_reg_883[7]_i_2_n_3\,
      S(2) => \accumulate_reg_883[7]_i_3_n_3\,
      S(1) => \accumulate_reg_883[7]_i_4_n_3\,
      S(0) => \accumulate_reg_883[7]_i_5_n_3\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter10_reg,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \^ap_enable_reg_pp0_iter1\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter7,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter10_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3,
      Q => ap_loop_exit_ready_pp0_iter10_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter9_reg_reg_srl9: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\,
      Q => ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_3
    );
dout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(31),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(31),
      I3 => Q(3),
      I4 => dout_reg_0(31),
      O => grp_fu_590_p1(31)
    );
dout_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(22),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(22),
      I3 => Q(3),
      I4 => dout_reg_0(22),
      O => grp_fu_590_p1(22)
    );
dout_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(21),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(21),
      I3 => Q(3),
      I4 => dout_reg_0(21),
      O => grp_fu_590_p1(21)
    );
dout_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(20),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(20),
      I3 => Q(3),
      I4 => dout_reg_0(20),
      O => grp_fu_590_p1(20)
    );
dout_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(19),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(19),
      I3 => Q(3),
      I4 => dout_reg_0(19),
      O => grp_fu_590_p1(19)
    );
dout_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(18),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(18),
      I3 => Q(3),
      I4 => dout_reg_0(18),
      O => grp_fu_590_p1(18)
    );
dout_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(17),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(17),
      I3 => Q(3),
      I4 => dout_reg_0(17),
      O => grp_fu_590_p1(17)
    );
dout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(30),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(30),
      I3 => Q(3),
      I4 => dout_reg_0(30),
      O => grp_fu_590_p1(30)
    );
dout_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(29),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(29),
      I3 => Q(3),
      I4 => dout_reg_0(29),
      O => grp_fu_590_p1(29)
    );
dout_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(28),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(28),
      I3 => Q(3),
      I4 => dout_reg_0(28),
      O => grp_fu_590_p1(28)
    );
dout_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(27),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(27),
      I3 => Q(3),
      I4 => dout_reg_0(27),
      O => grp_fu_590_p1(27)
    );
dout_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(26),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(26),
      I3 => Q(3),
      I4 => dout_reg_0(26),
      O => grp_fu_590_p1(26)
    );
dout_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(25),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(25),
      I3 => Q(3),
      I4 => dout_reg_0(25),
      O => grp_fu_590_p1(25)
    );
dout_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(24),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(24),
      I3 => Q(3),
      I4 => dout_reg_0(24),
      O => grp_fu_590_p1(24)
    );
dout_reg_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(23),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(23),
      I3 => Q(3),
      I4 => dout_reg_0(23),
      O => grp_fu_590_p1(23)
    );
flow_control_loop_pipe_sequential_init_U: entity work.equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init_11
     port map (
      ADDRARDADDR(6 downto 0) => \^addrardaddr\(6 downto 0),
      D(6 downto 0) => ap_sig_allocacmp_i_2(6 downto 0),
      E(0) => gmem_addr_reg_2520,
      Q(1 downto 0) => Q(2 downto 1),
      S(0) => S(0),
      \accumulate_fu_66_reg[0]\ => \^ap_enable_reg_pp0_iter1\,
      \accumulate_fu_66_reg[0]_0\ => \^ap_enable_reg_pp0_iter8\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      ap_NS_fsm113_out => ap_NS_fsm113_out,
      ap_clk => ap_clk,
      ap_done_reg1 => ap_done_reg1,
      ap_loop_exit_ready_pp0_iter10_reg => ap_loop_exit_ready_pp0_iter10_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_rst_n_inv => ap_rst_n_inv,
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      \gmem_addr_reg_793_reg[61]\(61 downto 0) => sext_ln79_fu_183_p1(61 downto 0),
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready => \^grp_equalizer_pipeline_shift_accumulate_loop_fu_455_ap_ready\,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_85,
      i_fu_70_reg(6 downto 0) => i_fu_70_reg(6 downto 0)
    );
\gmem_addr_read_reg_263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(0),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(0),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(10),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(10),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(11),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(11),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(12),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(12),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(13),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(13),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(14),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(14),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(15),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(15),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(16),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(16),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(17),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(17),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(18),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(18),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(19),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(19),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(1),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(1),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(20),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(20),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(21),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(21),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(22),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(22),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(23),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(23),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(24),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(24),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(25),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(25),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(26),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(26),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(27),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(27),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(28),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(28),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(29),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(29),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(2),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(2),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(30),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(30),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(31),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(31),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(3),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(3),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(4),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(4),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(5),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(5),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(6),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(6),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(7),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(7),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(8),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(8),
      R => '0'
    );
\gmem_addr_read_reg_263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_263_reg[31]_0\(9),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(9),
      R => '0'
    );
\gmem_addr_reg_252_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(0),
      Q => \gmem_addr_reg_252_reg[61]_0\(0),
      R => '0'
    );
\gmem_addr_reg_252_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(10),
      Q => \gmem_addr_reg_252_reg[61]_0\(10),
      R => '0'
    );
\gmem_addr_reg_252_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(11),
      Q => \gmem_addr_reg_252_reg[61]_0\(11),
      R => '0'
    );
\gmem_addr_reg_252_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(12),
      Q => \gmem_addr_reg_252_reg[61]_0\(12),
      R => '0'
    );
\gmem_addr_reg_252_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(13),
      Q => \gmem_addr_reg_252_reg[61]_0\(13),
      R => '0'
    );
\gmem_addr_reg_252_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(14),
      Q => \gmem_addr_reg_252_reg[61]_0\(14),
      R => '0'
    );
\gmem_addr_reg_252_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(15),
      Q => \gmem_addr_reg_252_reg[61]_0\(15),
      R => '0'
    );
\gmem_addr_reg_252_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(16),
      Q => \gmem_addr_reg_252_reg[61]_0\(16),
      R => '0'
    );
\gmem_addr_reg_252_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(17),
      Q => \gmem_addr_reg_252_reg[61]_0\(17),
      R => '0'
    );
\gmem_addr_reg_252_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(18),
      Q => \gmem_addr_reg_252_reg[61]_0\(18),
      R => '0'
    );
\gmem_addr_reg_252_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(19),
      Q => \gmem_addr_reg_252_reg[61]_0\(19),
      R => '0'
    );
\gmem_addr_reg_252_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(1),
      Q => \gmem_addr_reg_252_reg[61]_0\(1),
      R => '0'
    );
\gmem_addr_reg_252_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(20),
      Q => \gmem_addr_reg_252_reg[61]_0\(20),
      R => '0'
    );
\gmem_addr_reg_252_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(21),
      Q => \gmem_addr_reg_252_reg[61]_0\(21),
      R => '0'
    );
\gmem_addr_reg_252_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(22),
      Q => \gmem_addr_reg_252_reg[61]_0\(22),
      R => '0'
    );
\gmem_addr_reg_252_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(23),
      Q => \gmem_addr_reg_252_reg[61]_0\(23),
      R => '0'
    );
\gmem_addr_reg_252_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(24),
      Q => \gmem_addr_reg_252_reg[61]_0\(24),
      R => '0'
    );
\gmem_addr_reg_252_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(25),
      Q => \gmem_addr_reg_252_reg[61]_0\(25),
      R => '0'
    );
\gmem_addr_reg_252_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(26),
      Q => \gmem_addr_reg_252_reg[61]_0\(26),
      R => '0'
    );
\gmem_addr_reg_252_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(27),
      Q => \gmem_addr_reg_252_reg[61]_0\(27),
      R => '0'
    );
\gmem_addr_reg_252_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(28),
      Q => \gmem_addr_reg_252_reg[61]_0\(28),
      R => '0'
    );
\gmem_addr_reg_252_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(29),
      Q => \gmem_addr_reg_252_reg[61]_0\(29),
      R => '0'
    );
\gmem_addr_reg_252_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(2),
      Q => \gmem_addr_reg_252_reg[61]_0\(2),
      R => '0'
    );
\gmem_addr_reg_252_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(30),
      Q => \gmem_addr_reg_252_reg[61]_0\(30),
      R => '0'
    );
\gmem_addr_reg_252_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(31),
      Q => \gmem_addr_reg_252_reg[61]_0\(31),
      R => '0'
    );
\gmem_addr_reg_252_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(32),
      Q => \gmem_addr_reg_252_reg[61]_0\(32),
      R => '0'
    );
\gmem_addr_reg_252_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(33),
      Q => \gmem_addr_reg_252_reg[61]_0\(33),
      R => '0'
    );
\gmem_addr_reg_252_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(34),
      Q => \gmem_addr_reg_252_reg[61]_0\(34),
      R => '0'
    );
\gmem_addr_reg_252_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(35),
      Q => \gmem_addr_reg_252_reg[61]_0\(35),
      R => '0'
    );
\gmem_addr_reg_252_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(36),
      Q => \gmem_addr_reg_252_reg[61]_0\(36),
      R => '0'
    );
\gmem_addr_reg_252_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(37),
      Q => \gmem_addr_reg_252_reg[61]_0\(37),
      R => '0'
    );
\gmem_addr_reg_252_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(38),
      Q => \gmem_addr_reg_252_reg[61]_0\(38),
      R => '0'
    );
\gmem_addr_reg_252_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(39),
      Q => \gmem_addr_reg_252_reg[61]_0\(39),
      R => '0'
    );
\gmem_addr_reg_252_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(3),
      Q => \gmem_addr_reg_252_reg[61]_0\(3),
      R => '0'
    );
\gmem_addr_reg_252_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(40),
      Q => \gmem_addr_reg_252_reg[61]_0\(40),
      R => '0'
    );
\gmem_addr_reg_252_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(41),
      Q => \gmem_addr_reg_252_reg[61]_0\(41),
      R => '0'
    );
\gmem_addr_reg_252_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(42),
      Q => \gmem_addr_reg_252_reg[61]_0\(42),
      R => '0'
    );
\gmem_addr_reg_252_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(43),
      Q => \gmem_addr_reg_252_reg[61]_0\(43),
      R => '0'
    );
\gmem_addr_reg_252_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(44),
      Q => \gmem_addr_reg_252_reg[61]_0\(44),
      R => '0'
    );
\gmem_addr_reg_252_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(45),
      Q => \gmem_addr_reg_252_reg[61]_0\(45),
      R => '0'
    );
\gmem_addr_reg_252_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(46),
      Q => \gmem_addr_reg_252_reg[61]_0\(46),
      R => '0'
    );
\gmem_addr_reg_252_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(47),
      Q => \gmem_addr_reg_252_reg[61]_0\(47),
      R => '0'
    );
\gmem_addr_reg_252_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(48),
      Q => \gmem_addr_reg_252_reg[61]_0\(48),
      R => '0'
    );
\gmem_addr_reg_252_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(49),
      Q => \gmem_addr_reg_252_reg[61]_0\(49),
      R => '0'
    );
\gmem_addr_reg_252_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(4),
      Q => \gmem_addr_reg_252_reg[61]_0\(4),
      R => '0'
    );
\gmem_addr_reg_252_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(50),
      Q => \gmem_addr_reg_252_reg[61]_0\(50),
      R => '0'
    );
\gmem_addr_reg_252_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(51),
      Q => \gmem_addr_reg_252_reg[61]_0\(51),
      R => '0'
    );
\gmem_addr_reg_252_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(52),
      Q => \gmem_addr_reg_252_reg[61]_0\(52),
      R => '0'
    );
\gmem_addr_reg_252_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(53),
      Q => \gmem_addr_reg_252_reg[61]_0\(53),
      R => '0'
    );
\gmem_addr_reg_252_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(54),
      Q => \gmem_addr_reg_252_reg[61]_0\(54),
      R => '0'
    );
\gmem_addr_reg_252_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(55),
      Q => \gmem_addr_reg_252_reg[61]_0\(55),
      R => '0'
    );
\gmem_addr_reg_252_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(56),
      Q => \gmem_addr_reg_252_reg[61]_0\(56),
      R => '0'
    );
\gmem_addr_reg_252_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(57),
      Q => \gmem_addr_reg_252_reg[61]_0\(57),
      R => '0'
    );
\gmem_addr_reg_252_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(58),
      Q => \gmem_addr_reg_252_reg[61]_0\(58),
      R => '0'
    );
\gmem_addr_reg_252_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(59),
      Q => \gmem_addr_reg_252_reg[61]_0\(59),
      R => '0'
    );
\gmem_addr_reg_252_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(5),
      Q => \gmem_addr_reg_252_reg[61]_0\(5),
      R => '0'
    );
\gmem_addr_reg_252_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(60),
      Q => \gmem_addr_reg_252_reg[61]_0\(60),
      R => '0'
    );
\gmem_addr_reg_252_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(61),
      Q => \gmem_addr_reg_252_reg[61]_0\(61),
      R => '0'
    );
\gmem_addr_reg_252_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(6),
      Q => \gmem_addr_reg_252_reg[61]_0\(6),
      R => '0'
    );
\gmem_addr_reg_252_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(7),
      Q => \gmem_addr_reg_252_reg[61]_0\(7),
      R => '0'
    );
\gmem_addr_reg_252_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(8),
      Q => \gmem_addr_reg_252_reg[61]_0\(8),
      R => '0'
    );
\gmem_addr_reg_252_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2520,
      D => sext_ln79_fu_183_p1(9),
      Q => \gmem_addr_reg_252_reg[61]_0\(9),
      R => '0'
    );
\i_2_reg_238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(0),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(0),
      R => '0'
    );
\i_2_reg_238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(1),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(1),
      R => '0'
    );
\i_2_reg_238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(2),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(2),
      R => '0'
    );
\i_2_reg_238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(3),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(3),
      R => '0'
    );
\i_2_reg_238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(4),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(4),
      R => '0'
    );
\i_2_reg_238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(5),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(5),
      R => '0'
    );
\i_2_reg_238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => ap_sig_allocacmp_i_2(6),
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(6),
      R => '0'
    );
\i_fu_70_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(0),
      Q => i_fu_70_reg(0),
      R => '0'
    );
\i_fu_70_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(1),
      Q => i_fu_70_reg(1),
      R => '0'
    );
\i_fu_70_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(2),
      Q => i_fu_70_reg(2),
      R => '0'
    );
\i_fu_70_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(3),
      Q => i_fu_70_reg(3),
      R => '0'
    );
\i_fu_70_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(4),
      Q => i_fu_70_reg(4),
      R => '0'
    );
\i_fu_70_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(5),
      Q => i_fu_70_reg(5),
      R => '0'
    );
\i_fu_70_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_85,
      D => \^addrardaddr\(6),
      Q => i_fu_70_reg(6),
      R => '0'
    );
\mem_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEA0000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => state_fu_184(1),
      I3 => state_fu_184(0),
      I4 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      O => \ap_CS_fsm_reg[2]\
    );
\mul_ln79_reg_268_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(0),
      Q => mul_ln79_reg_268(0),
      R => '0'
    );
\mul_ln79_reg_268_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(10),
      Q => mul_ln79_reg_268(10),
      R => '0'
    );
\mul_ln79_reg_268_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(11),
      Q => mul_ln79_reg_268(11),
      R => '0'
    );
\mul_ln79_reg_268_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(12),
      Q => mul_ln79_reg_268(12),
      R => '0'
    );
\mul_ln79_reg_268_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(13),
      Q => mul_ln79_reg_268(13),
      R => '0'
    );
\mul_ln79_reg_268_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(14),
      Q => mul_ln79_reg_268(14),
      R => '0'
    );
\mul_ln79_reg_268_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(15),
      Q => mul_ln79_reg_268(15),
      R => '0'
    );
\mul_ln79_reg_268_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(16),
      Q => mul_ln79_reg_268(16),
      R => '0'
    );
\mul_ln79_reg_268_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(17),
      Q => mul_ln79_reg_268(17),
      R => '0'
    );
\mul_ln79_reg_268_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(18),
      Q => mul_ln79_reg_268(18),
      R => '0'
    );
\mul_ln79_reg_268_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(19),
      Q => mul_ln79_reg_268(19),
      R => '0'
    );
\mul_ln79_reg_268_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(1),
      Q => mul_ln79_reg_268(1),
      R => '0'
    );
\mul_ln79_reg_268_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(20),
      Q => mul_ln79_reg_268(20),
      R => '0'
    );
\mul_ln79_reg_268_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(21),
      Q => mul_ln79_reg_268(21),
      R => '0'
    );
\mul_ln79_reg_268_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(22),
      Q => mul_ln79_reg_268(22),
      R => '0'
    );
\mul_ln79_reg_268_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(23),
      Q => mul_ln79_reg_268(23),
      R => '0'
    );
\mul_ln79_reg_268_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(24),
      Q => mul_ln79_reg_268(24),
      R => '0'
    );
\mul_ln79_reg_268_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(25),
      Q => mul_ln79_reg_268(25),
      R => '0'
    );
\mul_ln79_reg_268_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(26),
      Q => mul_ln79_reg_268(26),
      R => '0'
    );
\mul_ln79_reg_268_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(27),
      Q => mul_ln79_reg_268(27),
      R => '0'
    );
\mul_ln79_reg_268_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(28),
      Q => mul_ln79_reg_268(28),
      R => '0'
    );
\mul_ln79_reg_268_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(29),
      Q => mul_ln79_reg_268(29),
      R => '0'
    );
\mul_ln79_reg_268_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(2),
      Q => mul_ln79_reg_268(2),
      R => '0'
    );
\mul_ln79_reg_268_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(30),
      Q => mul_ln79_reg_268(30),
      R => '0'
    );
\mul_ln79_reg_268_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(31),
      Q => mul_ln79_reg_268(31),
      R => '0'
    );
\mul_ln79_reg_268_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(3),
      Q => mul_ln79_reg_268(3),
      R => '0'
    );
\mul_ln79_reg_268_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(4),
      Q => mul_ln79_reg_268(4),
      R => '0'
    );
\mul_ln79_reg_268_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(5),
      Q => mul_ln79_reg_268(5),
      R => '0'
    );
\mul_ln79_reg_268_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(6),
      Q => mul_ln79_reg_268(6),
      R => '0'
    );
\mul_ln79_reg_268_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(7),
      Q => mul_ln79_reg_268(7),
      R => '0'
    );
\mul_ln79_reg_268_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(8),
      Q => mul_ln79_reg_268(8),
      R => '0'
    );
\mul_ln79_reg_268_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \mul_ln79_reg_268_reg[31]_0\(9),
      Q => mul_ln79_reg_268(9),
      R => '0'
    );
ram_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A200A2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1
    );
ram_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(6),
      I1 => Q(2),
      O => ADDRBWRADDR(6)
    );
ram_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(5),
      I1 => Q(2),
      O => ADDRBWRADDR(5)
    );
ram_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(4),
      I1 => Q(2),
      O => ADDRBWRADDR(4)
    );
ram_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(3),
      I1 => Q(2),
      O => ADDRBWRADDR(3)
    );
ram_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(2),
      I1 => Q(2),
      O => ADDRBWRADDR(2)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(1),
      I1 => Q(2),
      O => ADDRBWRADDR(1)
    );
ram_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address0(0),
      I1 => Q(2),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA20000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ap_enable_reg_pp0_iter8\,
      I2 => gmem_RVALID,
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => Q(2),
      I5 => gmem_ARREADY,
      O => WEBWE(0)
    );
\signal_shift_reg_load_reg_258[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter8\,
      I1 => gmem_RVALID,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => gmem_ARREADY,
      O => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(0),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(10),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(11),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(12),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(13),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(14),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(15),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(16),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(17),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(18),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(19),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(1),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(20),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(21),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(22),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(23),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(24),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(25),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(26),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(27),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(28),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(29),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(2),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(30),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(31),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(3),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(4),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(5),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(6),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(7),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(8),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => signal_shift_reg_load_reg_258(9),
      Q => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3\
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[0]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(0),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[10]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(10),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[11]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(11),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[12]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(12),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[13]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(13),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[14]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(14),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[15]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(15),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[16]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(16),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[17]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(17),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[18]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(18),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[19]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(19),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[1]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(1),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[20]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(20),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[21]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(21),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[22]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(22),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[23]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(23),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[24]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(24),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[25]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(25),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[26]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(26),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[27]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(27),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[28]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(28),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[29]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(29),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[2]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(2),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[30]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(30),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[31]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(31),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[3]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(3),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[4]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(4),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[5]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(5),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[6]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(6),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[7]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(7),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[8]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(8),
      R => '0'
    );
\signal_shift_reg_load_reg_258_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_ce,
      D => \signal_shift_reg_load_reg_258_pp0_iter7_reg_reg[9]_srl6_n_3\,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(9),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(0),
      Q => signal_shift_reg_load_reg_258(0),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(10),
      Q => signal_shift_reg_load_reg_258(10),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(11),
      Q => signal_shift_reg_load_reg_258(11),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(12),
      Q => signal_shift_reg_load_reg_258(12),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(13),
      Q => signal_shift_reg_load_reg_258(13),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(14),
      Q => signal_shift_reg_load_reg_258(14),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(15),
      Q => signal_shift_reg_load_reg_258(15),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(16),
      Q => signal_shift_reg_load_reg_258(16),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(17),
      Q => signal_shift_reg_load_reg_258(17),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(18),
      Q => signal_shift_reg_load_reg_258(18),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(19),
      Q => signal_shift_reg_load_reg_258(19),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(1),
      Q => signal_shift_reg_load_reg_258(1),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(20),
      Q => signal_shift_reg_load_reg_258(20),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(21),
      Q => signal_shift_reg_load_reg_258(21),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(22),
      Q => signal_shift_reg_load_reg_258(22),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(23),
      Q => signal_shift_reg_load_reg_258(23),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(24),
      Q => signal_shift_reg_load_reg_258(24),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(25),
      Q => signal_shift_reg_load_reg_258(25),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(26),
      Q => signal_shift_reg_load_reg_258(26),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(27),
      Q => signal_shift_reg_load_reg_258(27),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(28),
      Q => signal_shift_reg_load_reg_258(28),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(29),
      Q => signal_shift_reg_load_reg_258(29),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(2),
      Q => signal_shift_reg_load_reg_258(2),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(30),
      Q => signal_shift_reg_load_reg_258(30),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(31),
      Q => signal_shift_reg_load_reg_258(31),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(3),
      Q => signal_shift_reg_load_reg_258(3),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(4),
      Q => signal_shift_reg_load_reg_258(4),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(5),
      Q => signal_shift_reg_load_reg_258(5),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(6),
      Q => signal_shift_reg_load_reg_258(6),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(7),
      Q => signal_shift_reg_load_reg_258(7),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(8),
      Q => signal_shift_reg_load_reg_258(8),
      R => '0'
    );
\signal_shift_reg_load_reg_258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARVALID,
      D => \signal_shift_reg_load_reg_258_reg[31]_0\(9),
      Q => signal_shift_reg_load_reg_258(9),
      R => '0'
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(16),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(16),
      I3 => Q(3),
      I4 => tmp_product_0(16),
      O => grp_fu_590_p0(16)
    );
\tmp_product__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(7),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(7),
      I3 => Q(3),
      I4 => tmp_product_0(7),
      O => grp_fu_590_p0(7)
    );
\tmp_product__0_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(6),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(6),
      I3 => Q(3),
      I4 => tmp_product_0(6),
      O => grp_fu_590_p0(6)
    );
\tmp_product__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(5),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(5),
      I3 => Q(3),
      I4 => tmp_product_0(5),
      O => grp_fu_590_p0(5)
    );
\tmp_product__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(4),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(4),
      I3 => Q(3),
      I4 => tmp_product_0(4),
      O => grp_fu_590_p0(4)
    );
\tmp_product__0_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(3),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(3),
      I3 => Q(3),
      I4 => tmp_product_0(3),
      O => grp_fu_590_p0(3)
    );
\tmp_product__0_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(2),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(2),
      I3 => Q(3),
      I4 => tmp_product_0(2),
      O => grp_fu_590_p0(2)
    );
\tmp_product__0_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(1),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(1),
      I3 => Q(3),
      I4 => tmp_product_0(1),
      O => grp_fu_590_p0(1)
    );
\tmp_product__0_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(0),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(0),
      I3 => Q(3),
      I4 => tmp_product_0(0),
      O => grp_fu_590_p0(0)
    );
\tmp_product__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(15),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(15),
      I3 => Q(3),
      I4 => tmp_product_0(15),
      O => grp_fu_590_p0(15)
    );
\tmp_product__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(14),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(14),
      I3 => Q(3),
      I4 => tmp_product_0(14),
      O => grp_fu_590_p0(14)
    );
\tmp_product__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(13),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(13),
      I3 => Q(3),
      I4 => tmp_product_0(13),
      O => grp_fu_590_p0(13)
    );
\tmp_product__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(12),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(12),
      I3 => Q(3),
      I4 => tmp_product_0(12),
      O => grp_fu_590_p0(12)
    );
\tmp_product__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(11),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(11),
      I3 => Q(3),
      I4 => tmp_product_0(11),
      O => grp_fu_590_p0(11)
    );
\tmp_product__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(10),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(10),
      I3 => Q(3),
      I4 => tmp_product_0(10),
      O => grp_fu_590_p0(10)
    );
\tmp_product__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(9),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(9),
      I3 => Q(3),
      I4 => tmp_product_0(9),
      O => grp_fu_590_p0(9)
    );
\tmp_product__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(8),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(8),
      I3 => Q(3),
      I4 => tmp_product_0(8),
      O => grp_fu_590_p0(8)
    );
tmp_product_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(23),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(23),
      I3 => Q(3),
      I4 => tmp_product_0(23),
      O => grp_fu_590_p0(23)
    );
tmp_product_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(22),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(22),
      I3 => Q(3),
      I4 => tmp_product_0(22),
      O => grp_fu_590_p0(22)
    );
tmp_product_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(21),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(21),
      I3 => Q(3),
      I4 => tmp_product_0(21),
      O => grp_fu_590_p0(21)
    );
tmp_product_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(20),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(20),
      I3 => Q(3),
      I4 => tmp_product_0(20),
      O => grp_fu_590_p0(20)
    );
tmp_product_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(19),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(19),
      I3 => Q(3),
      I4 => tmp_product_0(19),
      O => grp_fu_590_p0(19)
    );
tmp_product_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(18),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(18),
      I3 => Q(3),
      I4 => tmp_product_0(18),
      O => grp_fu_590_p0(18)
    );
tmp_product_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(17),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(17),
      I3 => Q(3),
      I4 => tmp_product_0(17),
      O => grp_fu_590_p0(17)
    );
tmp_product_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(16),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(16),
      I3 => Q(3),
      I4 => dout_reg_0(16),
      O => grp_fu_590_p1(16)
    );
tmp_product_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(15),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(15),
      I3 => Q(3),
      I4 => dout_reg_0(15),
      O => grp_fu_590_p1(15)
    );
tmp_product_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(14),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(14),
      I3 => Q(3),
      I4 => dout_reg_0(14),
      O => grp_fu_590_p1(14)
    );
tmp_product_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(31),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(31),
      I3 => Q(3),
      I4 => tmp_product_0(31),
      O => grp_fu_590_p0(31)
    );
tmp_product_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(13),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(13),
      I3 => Q(3),
      I4 => dout_reg_0(13),
      O => grp_fu_590_p1(13)
    );
tmp_product_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(12),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(12),
      I3 => Q(3),
      I4 => dout_reg_0(12),
      O => grp_fu_590_p1(12)
    );
tmp_product_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(11),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(11),
      I3 => Q(3),
      I4 => dout_reg_0(11),
      O => grp_fu_590_p1(11)
    );
tmp_product_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(10),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(10),
      I3 => Q(3),
      I4 => dout_reg_0(10),
      O => grp_fu_590_p1(10)
    );
tmp_product_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(9),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(9),
      I3 => Q(3),
      I4 => dout_reg_0(9),
      O => grp_fu_590_p1(9)
    );
tmp_product_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(8),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(8),
      I3 => Q(3),
      I4 => dout_reg_0(8),
      O => grp_fu_590_p1(8)
    );
tmp_product_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(7),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(7),
      I3 => Q(3),
      I4 => dout_reg_0(7),
      O => grp_fu_590_p1(7)
    );
tmp_product_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(6),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(6),
      I3 => Q(3),
      I4 => dout_reg_0(6),
      O => grp_fu_590_p1(6)
    );
tmp_product_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(5),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(5),
      I3 => Q(3),
      I4 => dout_reg_0(5),
      O => grp_fu_590_p1(5)
    );
tmp_product_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(4),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(4),
      I3 => Q(3),
      I4 => dout_reg_0(4),
      O => grp_fu_590_p1(4)
    );
tmp_product_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(30),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(30),
      I3 => Q(3),
      I4 => tmp_product_0(30),
      O => grp_fu_590_p0(30)
    );
tmp_product_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(3),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(3),
      I3 => Q(3),
      I4 => dout_reg_0(3),
      O => grp_fu_590_p1(3)
    );
tmp_product_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(2),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(2),
      I3 => Q(3),
      I4 => dout_reg_0(2),
      O => grp_fu_590_p1(2)
    );
tmp_product_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(1),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(1),
      I3 => Q(3),
      I4 => dout_reg_0(1),
      O => grp_fu_590_p1(1)
    );
tmp_product_i_33: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => dout_reg(0),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din1(0),
      I3 => Q(3),
      I4 => dout_reg_0(0),
      O => grp_fu_590_p1(0)
    );
tmp_product_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(29),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(29),
      I3 => Q(3),
      I4 => tmp_product_0(29),
      O => grp_fu_590_p0(29)
    );
tmp_product_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(28),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(28),
      I3 => Q(3),
      I4 => tmp_product_0(28),
      O => grp_fu_590_p0(28)
    );
tmp_product_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(27),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(27),
      I3 => Q(3),
      I4 => tmp_product_0(27),
      O => grp_fu_590_p0(27)
    );
tmp_product_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(26),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(26),
      I3 => Q(3),
      I4 => tmp_product_0(26),
      O => grp_fu_590_p0(26)
    );
tmp_product_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(25),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(25),
      I3 => Q(3),
      I4 => tmp_product_0(25),
      O => grp_fu_590_p0(25)
    );
tmp_product_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => Q(1),
      I1 => tmp_product(24),
      I2 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_grp_fu_590_p_din0(24),
      I3 => Q(3),
      I4 => tmp_product_0(24),
      O => grp_fu_590_p0(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1 is
  port (
    ap_enable_reg_pp0_iter9 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    ap_enable_reg_pp0_iter15 : out STD_LOGIC;
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    pop : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    push_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    din : out STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg : out STD_LOGIC;
    \tmp_data_V_reg_272_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg : in STD_LOGIC;
    input_r_TVALID_int_regslice : in STD_LOGIC;
    \i_fu_94_reg[6]_0\ : in STD_LOGIC;
    gmem_ARREADY : in STD_LOGIC;
    gmem_RVALID : in STD_LOGIC;
    gmem_BVALID : in STD_LOGIC;
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    full_n_reg : in STD_LOGIC;
    gmem_WREADY : in STD_LOGIC;
    gmem_AWREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[24]_0\ : in STD_LOGIC;
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gmem_addr_read_reg_301_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_data_V_reg_272_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1 : entity is "equalizer_equalizer_Pipeline_VITIS_LOOP_51_1";
end equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal add_ln51_fu_181_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln57_1_fu_247_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln57_1_reg_306[11]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[11]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[11]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[11]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[15]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[15]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[15]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[15]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[19]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[19]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[19]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[19]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[23]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[23]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[23]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[23]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[27]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[27]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[27]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[27]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[31]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[31]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[31]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[31]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln57_1_reg_306_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_gate_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter15\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_r_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_r_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_r_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_r_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6_reg_r_n_3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_gate_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_r_n_3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter8\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter9\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal gmem_addr_read_reg_301 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_reg_2770 : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3\ : STD_LOGIC;
  signal \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3\ : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_fu_94[6]_i_10_n_3\ : STD_LOGIC;
  signal \i_fu_94[6]_i_6_n_3\ : STD_LOGIC;
  signal \i_fu_94[6]_i_7_n_3\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_3_[6]\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3\ : STD_LOGIC;
  signal \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3\ : STD_LOGIC;
  signal mul_ln57_reg_290_pp0_iter8_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln57_fu_219_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \NLW_add_ln57_1_reg_306_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln57_1_reg_306_reg[7]_i_1\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of \ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r ";
  attribute srl_name of \ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/ap_loop_exit_ready_pp0_iter13_reg_reg_srl13 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg ";
  attribute srl_name of \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg ";
  attribute srl_name of \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465/mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6 ";
begin
  E(0) <= \^e\(0);
  Q(61 downto 0) <= \^q\(61 downto 0);
  ap_enable_reg_pp0_iter10 <= \^ap_enable_reg_pp0_iter10\;
  ap_enable_reg_pp0_iter15 <= \^ap_enable_reg_pp0_iter15\;
  ap_enable_reg_pp0_iter8 <= \^ap_enable_reg_pp0_iter8\;
  ap_enable_reg_pp0_iter9 <= \^ap_enable_reg_pp0_iter9\;
\add_ln57_1_reg_306[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(11),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(11),
      O => \add_ln57_1_reg_306[11]_i_2_n_3\
    );
\add_ln57_1_reg_306[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(10),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(10),
      O => \add_ln57_1_reg_306[11]_i_3_n_3\
    );
\add_ln57_1_reg_306[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(9),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(9),
      O => \add_ln57_1_reg_306[11]_i_4_n_3\
    );
\add_ln57_1_reg_306[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(8),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(8),
      O => \add_ln57_1_reg_306[11]_i_5_n_3\
    );
\add_ln57_1_reg_306[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(15),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(15),
      O => \add_ln57_1_reg_306[15]_i_2_n_3\
    );
\add_ln57_1_reg_306[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(14),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(14),
      O => \add_ln57_1_reg_306[15]_i_3_n_3\
    );
\add_ln57_1_reg_306[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(13),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(13),
      O => \add_ln57_1_reg_306[15]_i_4_n_3\
    );
\add_ln57_1_reg_306[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(12),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(12),
      O => \add_ln57_1_reg_306[15]_i_5_n_3\
    );
\add_ln57_1_reg_306[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(19),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(19),
      O => \add_ln57_1_reg_306[19]_i_2_n_3\
    );
\add_ln57_1_reg_306[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(18),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(18),
      O => \add_ln57_1_reg_306[19]_i_3_n_3\
    );
\add_ln57_1_reg_306[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(17),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(17),
      O => \add_ln57_1_reg_306[19]_i_4_n_3\
    );
\add_ln57_1_reg_306[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(16),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(16),
      O => \add_ln57_1_reg_306[19]_i_5_n_3\
    );
\add_ln57_1_reg_306[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(23),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(23),
      O => \add_ln57_1_reg_306[23]_i_2_n_3\
    );
\add_ln57_1_reg_306[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(22),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(22),
      O => \add_ln57_1_reg_306[23]_i_3_n_3\
    );
\add_ln57_1_reg_306[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(21),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(21),
      O => \add_ln57_1_reg_306[23]_i_4_n_3\
    );
\add_ln57_1_reg_306[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(20),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(20),
      O => \add_ln57_1_reg_306[23]_i_5_n_3\
    );
\add_ln57_1_reg_306[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(27),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(27),
      O => \add_ln57_1_reg_306[27]_i_2_n_3\
    );
\add_ln57_1_reg_306[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(26),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(26),
      O => \add_ln57_1_reg_306[27]_i_3_n_3\
    );
\add_ln57_1_reg_306[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(25),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(25),
      O => \add_ln57_1_reg_306[27]_i_4_n_3\
    );
\add_ln57_1_reg_306[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(24),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(24),
      O => \add_ln57_1_reg_306[27]_i_5_n_3\
    );
\add_ln57_1_reg_306[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(31),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(31),
      O => \add_ln57_1_reg_306[31]_i_2_n_3\
    );
\add_ln57_1_reg_306[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(30),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(30),
      O => \add_ln57_1_reg_306[31]_i_3_n_3\
    );
\add_ln57_1_reg_306[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(29),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(29),
      O => \add_ln57_1_reg_306[31]_i_4_n_3\
    );
\add_ln57_1_reg_306[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(28),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(28),
      O => \add_ln57_1_reg_306[31]_i_5_n_3\
    );
\add_ln57_1_reg_306[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(3),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(3),
      O => \add_ln57_1_reg_306[3]_i_2_n_3\
    );
\add_ln57_1_reg_306[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(2),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(2),
      O => \add_ln57_1_reg_306[3]_i_3_n_3\
    );
\add_ln57_1_reg_306[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(1),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(1),
      O => \add_ln57_1_reg_306[3]_i_4_n_3\
    );
\add_ln57_1_reg_306[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(0),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(0),
      O => \add_ln57_1_reg_306[3]_i_5_n_3\
    );
\add_ln57_1_reg_306[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(7),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(7),
      O => \add_ln57_1_reg_306[7]_i_2_n_3\
    );
\add_ln57_1_reg_306[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(6),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(6),
      O => \add_ln57_1_reg_306[7]_i_3_n_3\
    );
\add_ln57_1_reg_306[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(5),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(5),
      O => \add_ln57_1_reg_306[7]_i_4_n_3\
    );
\add_ln57_1_reg_306[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => gmem_addr_read_reg_301(4),
      I1 => mul_ln57_reg_290_pp0_iter8_reg(4),
      O => \add_ln57_1_reg_306[7]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(0),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(0),
      R => '0'
    );
\add_ln57_1_reg_306_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(10),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(10),
      R => '0'
    );
\add_ln57_1_reg_306_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(11),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(11),
      R => '0'
    );
\add_ln57_1_reg_306_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[7]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[11]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[11]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[11]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(11 downto 8),
      O(3 downto 0) => add_ln57_1_fu_247_p2(11 downto 8),
      S(3) => \add_ln57_1_reg_306[11]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[11]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[11]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[11]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(12),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(12),
      R => '0'
    );
\add_ln57_1_reg_306_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(13),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(13),
      R => '0'
    );
\add_ln57_1_reg_306_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(14),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(14),
      R => '0'
    );
\add_ln57_1_reg_306_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(15),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(15),
      R => '0'
    );
\add_ln57_1_reg_306_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[11]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[15]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[15]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[15]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[15]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(15 downto 12),
      O(3 downto 0) => add_ln57_1_fu_247_p2(15 downto 12),
      S(3) => \add_ln57_1_reg_306[15]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[15]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[15]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[15]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(16),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(16),
      R => '0'
    );
\add_ln57_1_reg_306_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(17),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(17),
      R => '0'
    );
\add_ln57_1_reg_306_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(18),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(18),
      R => '0'
    );
\add_ln57_1_reg_306_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(19),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(19),
      R => '0'
    );
\add_ln57_1_reg_306_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[15]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[19]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[19]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[19]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[19]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(19 downto 16),
      O(3 downto 0) => add_ln57_1_fu_247_p2(19 downto 16),
      S(3) => \add_ln57_1_reg_306[19]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[19]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[19]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[19]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(1),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(1),
      R => '0'
    );
\add_ln57_1_reg_306_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(20),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(20),
      R => '0'
    );
\add_ln57_1_reg_306_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(21),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(21),
      R => '0'
    );
\add_ln57_1_reg_306_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(22),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(22),
      R => '0'
    );
\add_ln57_1_reg_306_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(23),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(23),
      R => '0'
    );
\add_ln57_1_reg_306_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[19]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[23]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[23]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[23]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[23]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(23 downto 20),
      O(3 downto 0) => add_ln57_1_fu_247_p2(23 downto 20),
      S(3) => \add_ln57_1_reg_306[23]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[23]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[23]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[23]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(24),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(24),
      R => '0'
    );
\add_ln57_1_reg_306_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(25),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(25),
      R => '0'
    );
\add_ln57_1_reg_306_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(26),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(26),
      R => '0'
    );
\add_ln57_1_reg_306_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(27),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(27),
      R => '0'
    );
\add_ln57_1_reg_306_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[23]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[27]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[27]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[27]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[27]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(27 downto 24),
      O(3 downto 0) => add_ln57_1_fu_247_p2(27 downto 24),
      S(3) => \add_ln57_1_reg_306[27]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[27]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[27]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[27]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(28),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(28),
      R => '0'
    );
\add_ln57_1_reg_306_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(29),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(29),
      R => '0'
    );
\add_ln57_1_reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(2),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(2),
      R => '0'
    );
\add_ln57_1_reg_306_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(30),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(30),
      R => '0'
    );
\add_ln57_1_reg_306_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(31),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(31),
      R => '0'
    );
\add_ln57_1_reg_306_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[27]_i_1_n_3\,
      CO(3) => \NLW_add_ln57_1_reg_306_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln57_1_reg_306_reg[31]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[31]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => gmem_addr_read_reg_301(30 downto 28),
      O(3 downto 0) => add_ln57_1_fu_247_p2(31 downto 28),
      S(3) => \add_ln57_1_reg_306[31]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[31]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[31]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[31]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(3),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(3),
      R => '0'
    );
\add_ln57_1_reg_306_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln57_1_reg_306_reg[3]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[3]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[3]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(3 downto 0),
      O(3 downto 0) => add_ln57_1_fu_247_p2(3 downto 0),
      S(3) => \add_ln57_1_reg_306[3]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[3]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[3]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[3]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(4),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(4),
      R => '0'
    );
\add_ln57_1_reg_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(5),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(5),
      R => '0'
    );
\add_ln57_1_reg_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(6),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(6),
      R => '0'
    );
\add_ln57_1_reg_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(7),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(7),
      R => '0'
    );
\add_ln57_1_reg_306_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln57_1_reg_306_reg[3]_i_1_n_3\,
      CO(3) => \add_ln57_1_reg_306_reg[7]_i_1_n_3\,
      CO(2) => \add_ln57_1_reg_306_reg[7]_i_1_n_4\,
      CO(1) => \add_ln57_1_reg_306_reg[7]_i_1_n_5\,
      CO(0) => \add_ln57_1_reg_306_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => gmem_addr_read_reg_301(7 downto 4),
      O(3 downto 0) => add_ln57_1_fu_247_p2(7 downto 4),
      S(3) => \add_ln57_1_reg_306[7]_i_2_n_3\,
      S(2) => \add_ln57_1_reg_306[7]_i_3_n_3\,
      S(1) => \add_ln57_1_reg_306[7]_i_4_n_3\,
      S(0) => \add_ln57_1_reg_306[7]_i_5_n_3\
    );
\add_ln57_1_reg_306_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(8),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(8),
      R => '0'
    );
\add_ln57_1_reg_306_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => add_ln57_1_fu_247_p2(9),
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(9),
      R => '0'
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \^ap_enable_reg_pp0_iter9\,
      Q => \^ap_enable_reg_pp0_iter10\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^ap_enable_reg_pp0_iter10\,
      Q => \ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3\
    );
ap_enable_reg_pp0_iter14_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3,
      I1 => ap_enable_reg_pp0_iter5_reg_r_n_3,
      O => ap_enable_reg_pp0_iter14_reg_gate_n_3
    );
ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \ap_enable_reg_pp0_iter13_reg_srl3___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter4_reg_r_n_3\,
      Q => ap_enable_reg_pp0_iter14_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter5_reg_r_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter15_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter14_reg_gate_n_3,
      Q => \^ap_enable_reg_pp0_iter15\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => '1',
      Q => ap_enable_reg_pp0_iter2_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter2_reg_r_n_3,
      Q => ap_enable_reg_pp0_iter3_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter3_reg_r_n_3,
      Q => ap_enable_reg_pp0_iter4_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter4_reg_r_n_3,
      Q => ap_enable_reg_pp0_iter5_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter5_reg_r_n_3,
      Q => ap_enable_reg_pp0_iter6_reg_r_n_3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => ap_enable_reg_pp0_iter1,
      Q => \ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3\
    );
ap_enable_reg_pp0_iter7_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3,
      I1 => ap_enable_reg_pp0_iter7_reg_r_n_3,
      O => ap_enable_reg_pp0_iter7_reg_gate_n_3
    );
ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \ap_enable_reg_pp0_iter6_reg_srl5___grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter6_reg_r_n_3\,
      Q => ap_enable_reg_pp0_iter7_reg_grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_enable_reg_pp0_iter7_reg_r_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter7_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter6_reg_r_n_3,
      Q => ap_enable_reg_pp0_iter7_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_enable_reg_pp0_iter7_reg_gate_n_3,
      Q => \^ap_enable_reg_pp0_iter8\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \^ap_enable_reg_pp0_iter8\,
      Q => \^ap_enable_reg_pp0_iter9\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter13_reg_reg_srl13: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3
    );
\ap_loop_exit_ready_pp0_iter14_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => ap_loop_exit_ready_pp0_iter13_reg_reg_srl13_n_3,
      Q => ap_loop_exit_ready_pp0_iter14_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.equalizer_equalizer_0_2_equalizer_flow_control_loop_pipe_sequential_init
     port map (
      D(61 downto 0) => sext_ln57_fu_219_p1(61 downto 0),
      E(0) => gmem_addr_reg_2770,
      Q(6) => \i_fu_94_reg_n_3_[6]\,
      Q(5) => \i_fu_94_reg_n_3_[5]\,
      Q(4) => \i_fu_94_reg_n_3_[4]\,
      Q(3) => \i_fu_94_reg_n_3_[3]\,
      Q(2) => \i_fu_94_reg_n_3_[2]\,
      Q(1) => \i_fu_94_reg_n_3_[1]\,
      Q(0) => \i_fu_94_reg_n_3_[0]\,
      S(0) => S(0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_5,
      add_ln51_fu_181_p2(6 downto 0) => add_ln51_fu_181_p2(6 downto 0),
      \ap_CS_fsm_reg[24]\(1 downto 0) => \ap_CS_fsm_reg[24]\(1 downto 0),
      \ap_CS_fsm_reg[24]_0\ => \ap_CS_fsm_reg[24]_0\,
      \ap_CS_fsm_reg[25]\(6 downto 0) => \ap_CS_fsm_reg[25]\(6 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => \^ap_enable_reg_pp0_iter10\,
      ap_enable_reg_pp0_iter15 => \^ap_enable_reg_pp0_iter15\,
      ap_enable_reg_pp0_iter9 => \^ap_enable_reg_pp0_iter9\,
      ap_loop_exit_ready_pp0_iter14_reg => ap_loop_exit_ready_pp0_iter14_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_rst_n_inv => ap_rst_n_inv,
      \dout_reg[0]\ => \dout_reg[0]\,
      full_n_reg => full_n_reg,
      gmem_ARREADY => gmem_ARREADY,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_WREADY => gmem_WREADY,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_ready,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg => ap_block_pp0_stage0_11001,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_0(0) => \^e\(0),
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_1 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg_2 => \i_fu_94[6]_i_10_n_3\,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      \i_fu_94_reg[6]\ => \i_fu_94_reg[6]_0\,
      \i_fu_94_reg[6]_0\ => \i_fu_94[6]_i_6_n_3\,
      \i_fu_94_reg[6]_1\ => \i_fu_94[6]_i_7_n_3\,
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      mem_reg => mem_reg,
      pop => pop,
      push => push,
      push_0 => push_0,
      push_1 => push_1
    );
\gmem_addr_read_reg_301_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(0),
      Q => gmem_addr_read_reg_301(0),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(10),
      Q => gmem_addr_read_reg_301(10),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(11),
      Q => gmem_addr_read_reg_301(11),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(12),
      Q => gmem_addr_read_reg_301(12),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(13),
      Q => gmem_addr_read_reg_301(13),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(14),
      Q => gmem_addr_read_reg_301(14),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(15),
      Q => gmem_addr_read_reg_301(15),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(16),
      Q => gmem_addr_read_reg_301(16),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(17),
      Q => gmem_addr_read_reg_301(17),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(18),
      Q => gmem_addr_read_reg_301(18),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(19),
      Q => gmem_addr_read_reg_301(19),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(1),
      Q => gmem_addr_read_reg_301(1),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(20),
      Q => gmem_addr_read_reg_301(20),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(21),
      Q => gmem_addr_read_reg_301(21),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(22),
      Q => gmem_addr_read_reg_301(22),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(23),
      Q => gmem_addr_read_reg_301(23),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(24),
      Q => gmem_addr_read_reg_301(24),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(25),
      Q => gmem_addr_read_reg_301(25),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(26),
      Q => gmem_addr_read_reg_301(26),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(27),
      Q => gmem_addr_read_reg_301(27),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(28),
      Q => gmem_addr_read_reg_301(28),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(29),
      Q => gmem_addr_read_reg_301(29),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(2),
      Q => gmem_addr_read_reg_301(2),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(30),
      Q => gmem_addr_read_reg_301(30),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(31),
      Q => gmem_addr_read_reg_301(31),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(3),
      Q => gmem_addr_read_reg_301(3),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(4),
      Q => gmem_addr_read_reg_301(4),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(5),
      Q => gmem_addr_read_reg_301(5),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(6),
      Q => gmem_addr_read_reg_301(6),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(7),
      Q => gmem_addr_read_reg_301(7),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(8),
      Q => gmem_addr_read_reg_301(8),
      R => '0'
    );
\gmem_addr_read_reg_301_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_read_reg_301_reg[31]_0\(9),
      Q => gmem_addr_read_reg_301(9),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(0),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(10),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(11),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(12),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(13),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(14),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(15),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(16),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(17),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(18),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(19),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(1),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(20),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(21),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(22),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(23),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(24),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(25),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(26),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(27),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(28),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(29),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(2),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(30),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(31),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(32),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(33),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(34),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(35),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(36),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(37),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(38),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(39),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(3),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(40),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(41),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(42),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(43),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(44),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(45),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(46),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(47),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(48),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(49),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(4),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(50),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(51),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(52),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(53),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(54),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(55),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(56),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(57),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(58),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(59),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(5),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(60),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(61),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(6),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(7),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(8),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => \^q\(9),
      Q => \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3\
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[0]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(0),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[10]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(10),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[11]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(11),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[12]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(12),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[13]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(13),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[14]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(14),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[15]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(15),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[16]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(16),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[17]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(17),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[18]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(18),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[19]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(19),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[1]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(1),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[20]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(20),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[21]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(21),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[22]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(22),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[23]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(23),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[24]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(24),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[25]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(25),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[26]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(26),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[27]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(27),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[28]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(28),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[29]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(29),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[2]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(2),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[30]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(30),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[31]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(31),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[32]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[32]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(32),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[33]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[33]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(33),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[34]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[34]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(34),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[35]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[35]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(35),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[36]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[36]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(36),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[37]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[37]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(37),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[38]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[38]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(38),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[39]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[39]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(39),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[3]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(3),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[40]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[40]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(40),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[41]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[41]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(41),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[42]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[42]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(42),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[43]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[43]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(43),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[44]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[44]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(44),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[45]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[45]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(45),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[46]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[46]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(46),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[47]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[47]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(47),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[48]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[48]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(48),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[49]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[49]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(49),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[4]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(4),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[50]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[50]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(50),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[51]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[51]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(51),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[52]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[52]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(52),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[53]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[53]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(53),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[54]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[54]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(54),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[55]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[55]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(55),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[56]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[56]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(56),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[57]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[57]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(57),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[58]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[58]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(58),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[59]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[59]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(59),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[5]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(5),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[60]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[60]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(60),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[61]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[61]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(61),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[6]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(6),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[7]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(7),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[8]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(8),
      R => '0'
    );
\gmem_addr_reg_277_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \gmem_addr_reg_277_pp0_iter7_reg_reg[9]_srl7_n_3\,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(9),
      R => '0'
    );
\gmem_addr_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(0),
      Q => \^q\(0),
      R => '0'
    );
\gmem_addr_reg_277_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(10),
      Q => \^q\(10),
      R => '0'
    );
\gmem_addr_reg_277_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(11),
      Q => \^q\(11),
      R => '0'
    );
\gmem_addr_reg_277_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(12),
      Q => \^q\(12),
      R => '0'
    );
\gmem_addr_reg_277_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(13),
      Q => \^q\(13),
      R => '0'
    );
\gmem_addr_reg_277_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(14),
      Q => \^q\(14),
      R => '0'
    );
\gmem_addr_reg_277_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(15),
      Q => \^q\(15),
      R => '0'
    );
\gmem_addr_reg_277_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(16),
      Q => \^q\(16),
      R => '0'
    );
\gmem_addr_reg_277_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(17),
      Q => \^q\(17),
      R => '0'
    );
\gmem_addr_reg_277_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(18),
      Q => \^q\(18),
      R => '0'
    );
\gmem_addr_reg_277_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(19),
      Q => \^q\(19),
      R => '0'
    );
\gmem_addr_reg_277_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(1),
      Q => \^q\(1),
      R => '0'
    );
\gmem_addr_reg_277_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(20),
      Q => \^q\(20),
      R => '0'
    );
\gmem_addr_reg_277_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(21),
      Q => \^q\(21),
      R => '0'
    );
\gmem_addr_reg_277_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(22),
      Q => \^q\(22),
      R => '0'
    );
\gmem_addr_reg_277_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(23),
      Q => \^q\(23),
      R => '0'
    );
\gmem_addr_reg_277_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(24),
      Q => \^q\(24),
      R => '0'
    );
\gmem_addr_reg_277_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(25),
      Q => \^q\(25),
      R => '0'
    );
\gmem_addr_reg_277_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(26),
      Q => \^q\(26),
      R => '0'
    );
\gmem_addr_reg_277_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(27),
      Q => \^q\(27),
      R => '0'
    );
\gmem_addr_reg_277_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(28),
      Q => \^q\(28),
      R => '0'
    );
\gmem_addr_reg_277_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(29),
      Q => \^q\(29),
      R => '0'
    );
\gmem_addr_reg_277_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(2),
      Q => \^q\(2),
      R => '0'
    );
\gmem_addr_reg_277_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(30),
      Q => \^q\(30),
      R => '0'
    );
\gmem_addr_reg_277_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(31),
      Q => \^q\(31),
      R => '0'
    );
\gmem_addr_reg_277_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(32),
      Q => \^q\(32),
      R => '0'
    );
\gmem_addr_reg_277_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(33),
      Q => \^q\(33),
      R => '0'
    );
\gmem_addr_reg_277_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(34),
      Q => \^q\(34),
      R => '0'
    );
\gmem_addr_reg_277_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(35),
      Q => \^q\(35),
      R => '0'
    );
\gmem_addr_reg_277_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(36),
      Q => \^q\(36),
      R => '0'
    );
\gmem_addr_reg_277_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(37),
      Q => \^q\(37),
      R => '0'
    );
\gmem_addr_reg_277_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(38),
      Q => \^q\(38),
      R => '0'
    );
\gmem_addr_reg_277_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(39),
      Q => \^q\(39),
      R => '0'
    );
\gmem_addr_reg_277_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(3),
      Q => \^q\(3),
      R => '0'
    );
\gmem_addr_reg_277_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(40),
      Q => \^q\(40),
      R => '0'
    );
\gmem_addr_reg_277_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(41),
      Q => \^q\(41),
      R => '0'
    );
\gmem_addr_reg_277_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(42),
      Q => \^q\(42),
      R => '0'
    );
\gmem_addr_reg_277_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(43),
      Q => \^q\(43),
      R => '0'
    );
\gmem_addr_reg_277_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(44),
      Q => \^q\(44),
      R => '0'
    );
\gmem_addr_reg_277_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(45),
      Q => \^q\(45),
      R => '0'
    );
\gmem_addr_reg_277_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(46),
      Q => \^q\(46),
      R => '0'
    );
\gmem_addr_reg_277_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(47),
      Q => \^q\(47),
      R => '0'
    );
\gmem_addr_reg_277_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(48),
      Q => \^q\(48),
      R => '0'
    );
\gmem_addr_reg_277_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(49),
      Q => \^q\(49),
      R => '0'
    );
\gmem_addr_reg_277_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(4),
      Q => \^q\(4),
      R => '0'
    );
\gmem_addr_reg_277_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(50),
      Q => \^q\(50),
      R => '0'
    );
\gmem_addr_reg_277_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(51),
      Q => \^q\(51),
      R => '0'
    );
\gmem_addr_reg_277_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(52),
      Q => \^q\(52),
      R => '0'
    );
\gmem_addr_reg_277_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(53),
      Q => \^q\(53),
      R => '0'
    );
\gmem_addr_reg_277_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(54),
      Q => \^q\(54),
      R => '0'
    );
\gmem_addr_reg_277_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(55),
      Q => \^q\(55),
      R => '0'
    );
\gmem_addr_reg_277_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(56),
      Q => \^q\(56),
      R => '0'
    );
\gmem_addr_reg_277_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(57),
      Q => \^q\(57),
      R => '0'
    );
\gmem_addr_reg_277_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(58),
      Q => \^q\(58),
      R => '0'
    );
\gmem_addr_reg_277_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(59),
      Q => \^q\(59),
      R => '0'
    );
\gmem_addr_reg_277_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(5),
      Q => \^q\(5),
      R => '0'
    );
\gmem_addr_reg_277_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(60),
      Q => \^q\(60),
      R => '0'
    );
\gmem_addr_reg_277_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(61),
      Q => \^q\(61),
      R => '0'
    );
\gmem_addr_reg_277_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(6),
      Q => \^q\(6),
      R => '0'
    );
\gmem_addr_reg_277_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(7),
      Q => \^q\(7),
      R => '0'
    );
\gmem_addr_reg_277_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(8),
      Q => \^q\(8),
      R => '0'
    );
\gmem_addr_reg_277_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => sext_ln57_fu_219_p1(9),
      Q => \^q\(9),
      R => '0'
    );
\i_fu_94[6]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i_fu_94_reg_n_3_[1]\,
      I1 => \i_fu_94_reg_n_3_[2]\,
      O => \i_fu_94[6]_i_10_n_3\
    );
\i_fu_94[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F2FFFF22F222F2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => gmem_ARREADY,
      I2 => \^ap_enable_reg_pp0_iter8\,
      I3 => gmem_RVALID,
      I4 => gmem_BVALID,
      I5 => \^ap_enable_reg_pp0_iter15\,
      O => \i_fu_94[6]_i_6_n_3\
    );
\i_fu_94[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \i_fu_94_reg_n_3_[3]\,
      I1 => \i_fu_94_reg_n_3_[4]\,
      I2 => \i_fu_94_reg_n_3_[1]\,
      I3 => \i_fu_94_reg_n_3_[2]\,
      I4 => \i_fu_94_reg_n_3_[6]\,
      I5 => \i_fu_94_reg_n_3_[5]\,
      O => \i_fu_94[6]_i_7_n_3\
    );
\i_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(0),
      Q => \i_fu_94_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(1),
      Q => \i_fu_94_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(2),
      Q => \i_fu_94_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(3),
      Q => \i_fu_94_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(4),
      Q => \i_fu_94_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(5),
      Q => \i_fu_94_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\i_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => add_ln51_fu_181_p2(6),
      Q => \i_fu_94_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\mem_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(0),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(0),
      O => \in\(0)
    );
\mem_reg[3][10]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(10),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(10),
      O => \in\(10)
    );
\mem_reg[3][11]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(11),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(11),
      O => \in\(11)
    );
\mem_reg[3][12]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(12),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(12),
      O => \in\(12)
    );
\mem_reg[3][13]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(13),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(13),
      O => \in\(13)
    );
\mem_reg[3][14]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(14),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(14),
      O => \in\(14)
    );
\mem_reg[3][15]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(15),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(15),
      O => \in\(15)
    );
\mem_reg[3][16]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(16),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(16),
      O => \in\(16)
    );
\mem_reg[3][17]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(17),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(17),
      O => \in\(17)
    );
\mem_reg[3][18]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(18),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(18),
      O => \in\(18)
    );
\mem_reg[3][19]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(19),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(19),
      O => \in\(19)
    );
\mem_reg[3][1]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(1),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(1),
      O => \in\(1)
    );
\mem_reg[3][20]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(20),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(20),
      O => \in\(20)
    );
\mem_reg[3][21]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(21),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(21),
      O => \in\(21)
    );
\mem_reg[3][22]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(22),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(22),
      O => \in\(22)
    );
\mem_reg[3][23]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(23),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(23),
      O => \in\(23)
    );
\mem_reg[3][24]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(24),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(24),
      O => \in\(24)
    );
\mem_reg[3][25]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(25),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(25),
      O => \in\(25)
    );
\mem_reg[3][26]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(26),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(26),
      O => \in\(26)
    );
\mem_reg[3][27]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(27),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(27),
      O => \in\(27)
    );
\mem_reg[3][28]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(28),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(28),
      O => \in\(28)
    );
\mem_reg[3][29]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(29),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(29),
      O => \in\(29)
    );
\mem_reg[3][2]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(2),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(2),
      O => \in\(2)
    );
\mem_reg[3][30]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(30),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(30),
      O => \in\(30)
    );
\mem_reg[3][31]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(31),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(31),
      O => \in\(31)
    );
\mem_reg[3][32]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(32),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(32),
      O => \in\(32)
    );
\mem_reg[3][33]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(33),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(33),
      O => \in\(33)
    );
\mem_reg[3][34]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(34),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(34),
      O => \in\(34)
    );
\mem_reg[3][35]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(35),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(35),
      O => \in\(35)
    );
\mem_reg[3][36]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(36),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(36),
      O => \in\(36)
    );
\mem_reg[3][37]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(37),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(37),
      O => \in\(37)
    );
\mem_reg[3][38]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(38),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(38),
      O => \in\(38)
    );
\mem_reg[3][39]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(39),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(39),
      O => \in\(39)
    );
\mem_reg[3][3]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(3),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(3),
      O => \in\(3)
    );
\mem_reg[3][40]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(40),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(40),
      O => \in\(40)
    );
\mem_reg[3][41]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(41),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(41),
      O => \in\(41)
    );
\mem_reg[3][42]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(42),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(42),
      O => \in\(42)
    );
\mem_reg[3][43]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(43),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(43),
      O => \in\(43)
    );
\mem_reg[3][44]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(44),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(44),
      O => \in\(44)
    );
\mem_reg[3][45]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(45),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(45),
      O => \in\(45)
    );
\mem_reg[3][46]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(46),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(46),
      O => \in\(46)
    );
\mem_reg[3][47]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(47),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(47),
      O => \in\(47)
    );
\mem_reg[3][48]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(48),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(48),
      O => \in\(48)
    );
\mem_reg[3][49]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(49),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(49),
      O => \in\(49)
    );
\mem_reg[3][4]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(4),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(4),
      O => \in\(4)
    );
\mem_reg[3][50]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(50),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(50),
      O => \in\(50)
    );
\mem_reg[3][51]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(51),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(51),
      O => \in\(51)
    );
\mem_reg[3][52]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(52),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(52),
      O => \in\(52)
    );
\mem_reg[3][53]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(53),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(53),
      O => \in\(53)
    );
\mem_reg[3][54]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(54),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(54),
      O => \in\(54)
    );
\mem_reg[3][55]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(55),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(55),
      O => \in\(55)
    );
\mem_reg[3][56]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(56),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(56),
      O => \in\(56)
    );
\mem_reg[3][57]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(57),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(57),
      O => \in\(57)
    );
\mem_reg[3][58]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(58),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(58),
      O => \in\(58)
    );
\mem_reg[3][59]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(59),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(59),
      O => \in\(59)
    );
\mem_reg[3][5]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(5),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(5),
      O => \in\(5)
    );
\mem_reg[3][60]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(60),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(60),
      O => \in\(60)
    );
\mem_reg[3][61]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(61),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(61),
      O => \in\(61)
    );
\mem_reg[3][6]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(6),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(6),
      O => \in\(6)
    );
\mem_reg[3][7]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(7),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(7),
      O => \in\(7)
    );
\mem_reg[3][8]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(8),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(8),
      O => \in\(8)
    );
\mem_reg[3][9]_srl4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_AWADDR(9),
      I1 => gmem_AWREADY,
      I2 => \ap_CS_fsm_reg[25]\(1),
      I3 => \dout_reg[61]\(9),
      O => \in\(9)
    );
mem_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(9),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(9)
    );
mem_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(8),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(8)
    );
mem_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(7),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(7)
    );
mem_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(6),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(6)
    );
mem_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(5),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(5)
    );
mem_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(4),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(4)
    );
mem_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(3),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(3)
    );
mem_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(2),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(2)
    );
mem_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(1),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(1)
    );
mem_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(0),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(0)
    );
mem_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(31),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(31)
    );
mem_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(30),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(30)
    );
mem_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(29),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(29)
    );
mem_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(28),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(28)
    );
mem_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(27),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(27)
    );
mem_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(26),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(26)
    );
mem_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(25),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(25)
    );
mem_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(24),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(24)
    );
mem_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(23),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(23)
    );
mem_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(22),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(22)
    );
mem_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(21),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(21)
    );
mem_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(20),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(20)
    );
mem_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(19),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(19)
    );
mem_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(18),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(18)
    );
mem_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(17),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(17)
    );
mem_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(16),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(16)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(15),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(15)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(14),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(14)
    );
mem_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(13),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(13)
    );
mem_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(12),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(12)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(11),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(11)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_WDATA(10),
      I1 => \ap_CS_fsm_reg[25]\(2),
      O => din(10)
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(0),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(10),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(11),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(12),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(13),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(14),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(15),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(16),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(17),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(18),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(19),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(1),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(20),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(21),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(22),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(23),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(24),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(25),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(26),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(27),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(28),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(29),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(2),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(30),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(31),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(3),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(4),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(5),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(6),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(7),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(8),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      CLK => ap_clk,
      D => D(9),
      Q => \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3\
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[0]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(0),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[10]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(10),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[11]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(11),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[12]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(12),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[13]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(13),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[14]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(14),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[15]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(15),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[16]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(16),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[17]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[17]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(17),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[18]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[18]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(18),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[19]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[19]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(19),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[1]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(1),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[20]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[20]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(20),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[21]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[21]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(21),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[22]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[22]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(22),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[23]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[23]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(23),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[24]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[24]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(24),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[25]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[25]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(25),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[26]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[26]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(26),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[27]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[27]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(27),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[28]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[28]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(28),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[29]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[29]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(29),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[2]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(2),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[30]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[30]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(30),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[31]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[31]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(31),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[3]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(3),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[4]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(4),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[5]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(5),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[6]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(6),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[7]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(7),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[8]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(8),
      R => '0'
    );
\mul_ln57_reg_290_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_ce,
      D => \mul_ln57_reg_290_pp0_iter7_reg_reg[9]_srl6_n_3\,
      Q => mul_ln57_reg_290_pp0_iter8_reg(9),
      R => '0'
    );
\tmp_data_V_reg_272_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(0),
      Q => \tmp_data_V_reg_272_reg[31]_0\(0),
      R => '0'
    );
\tmp_data_V_reg_272_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(10),
      Q => \tmp_data_V_reg_272_reg[31]_0\(10),
      R => '0'
    );
\tmp_data_V_reg_272_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(11),
      Q => \tmp_data_V_reg_272_reg[31]_0\(11),
      R => '0'
    );
\tmp_data_V_reg_272_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(12),
      Q => \tmp_data_V_reg_272_reg[31]_0\(12),
      R => '0'
    );
\tmp_data_V_reg_272_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(13),
      Q => \tmp_data_V_reg_272_reg[31]_0\(13),
      R => '0'
    );
\tmp_data_V_reg_272_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(14),
      Q => \tmp_data_V_reg_272_reg[31]_0\(14),
      R => '0'
    );
\tmp_data_V_reg_272_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(15),
      Q => \tmp_data_V_reg_272_reg[31]_0\(15),
      R => '0'
    );
\tmp_data_V_reg_272_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(16),
      Q => \tmp_data_V_reg_272_reg[31]_0\(16),
      R => '0'
    );
\tmp_data_V_reg_272_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(17),
      Q => \tmp_data_V_reg_272_reg[31]_0\(17),
      R => '0'
    );
\tmp_data_V_reg_272_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(18),
      Q => \tmp_data_V_reg_272_reg[31]_0\(18),
      R => '0'
    );
\tmp_data_V_reg_272_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(19),
      Q => \tmp_data_V_reg_272_reg[31]_0\(19),
      R => '0'
    );
\tmp_data_V_reg_272_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(1),
      Q => \tmp_data_V_reg_272_reg[31]_0\(1),
      R => '0'
    );
\tmp_data_V_reg_272_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(20),
      Q => \tmp_data_V_reg_272_reg[31]_0\(20),
      R => '0'
    );
\tmp_data_V_reg_272_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(21),
      Q => \tmp_data_V_reg_272_reg[31]_0\(21),
      R => '0'
    );
\tmp_data_V_reg_272_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(22),
      Q => \tmp_data_V_reg_272_reg[31]_0\(22),
      R => '0'
    );
\tmp_data_V_reg_272_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(23),
      Q => \tmp_data_V_reg_272_reg[31]_0\(23),
      R => '0'
    );
\tmp_data_V_reg_272_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(24),
      Q => \tmp_data_V_reg_272_reg[31]_0\(24),
      R => '0'
    );
\tmp_data_V_reg_272_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(25),
      Q => \tmp_data_V_reg_272_reg[31]_0\(25),
      R => '0'
    );
\tmp_data_V_reg_272_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(26),
      Q => \tmp_data_V_reg_272_reg[31]_0\(26),
      R => '0'
    );
\tmp_data_V_reg_272_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(27),
      Q => \tmp_data_V_reg_272_reg[31]_0\(27),
      R => '0'
    );
\tmp_data_V_reg_272_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(28),
      Q => \tmp_data_V_reg_272_reg[31]_0\(28),
      R => '0'
    );
\tmp_data_V_reg_272_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(29),
      Q => \tmp_data_V_reg_272_reg[31]_0\(29),
      R => '0'
    );
\tmp_data_V_reg_272_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(2),
      Q => \tmp_data_V_reg_272_reg[31]_0\(2),
      R => '0'
    );
\tmp_data_V_reg_272_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(30),
      Q => \tmp_data_V_reg_272_reg[31]_0\(30),
      R => '0'
    );
\tmp_data_V_reg_272_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(31),
      Q => \tmp_data_V_reg_272_reg[31]_0\(31),
      R => '0'
    );
\tmp_data_V_reg_272_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(3),
      Q => \tmp_data_V_reg_272_reg[31]_0\(3),
      R => '0'
    );
\tmp_data_V_reg_272_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(4),
      Q => \tmp_data_V_reg_272_reg[31]_0\(4),
      R => '0'
    );
\tmp_data_V_reg_272_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(5),
      Q => \tmp_data_V_reg_272_reg[31]_0\(5),
      R => '0'
    );
\tmp_data_V_reg_272_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(6),
      Q => \tmp_data_V_reg_272_reg[31]_0\(6),
      R => '0'
    );
\tmp_data_V_reg_272_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(7),
      Q => \tmp_data_V_reg_272_reg[31]_0\(7),
      R => '0'
    );
\tmp_data_V_reg_272_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(8),
      Q => \tmp_data_V_reg_272_reg[31]_0\(8),
      R => '0'
    );
\tmp_data_V_reg_272_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_addr_reg_2770,
      D => \tmp_data_V_reg_272_reg[31]_1\(9),
      Q => \tmp_data_V_reg_272_reg[31]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo is
  port (
    wreq_valid : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    wrsp_ready : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo : entity is "equalizer_gmem_m_axi_fifo";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo is
  signal \dout_vld_i_1__1_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal empty_n_i_2_n_3 : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__3_n_3\ : STD_LOGIC;
  signal full_n_i_2_n_3 : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \^wreq_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__3\ : label is "soft_lutpair285";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
  wreq_valid <= \^wreq_valid\;
U_fifo_srl: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      Q(62 downto 0) => Q(62 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => \^wreq_valid\,
      \dout_reg[0]_1\ => empty_n_reg_n_3,
      \dout_reg[64]_0\ => \dout_reg[64]\,
      \dout_reg[64]_1\ => \raddr_reg_n_3_[0]\,
      \dout_reg[64]_2\ => \raddr_reg_n_3_[1]\,
      \in\(61 downto 0) => \in\(61 downto 0),
      pop => pop,
      push => push,
      push_2 => push_2,
      tmp_valid_reg => tmp_valid_reg,
      wrsp_ready => wrsp_ready
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ap_CS_fsm_reg[16]\(0),
      I1 => \ap_CS_fsm_reg[16]_0\(0),
      I2 => \^full_n_reg_0\,
      I3 => \ap_CS_fsm_reg[16]_0\(1),
      O => D(0)
    );
\dout_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAFFAA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => AWREADY_Dummy,
      I2 => tmp_valid_reg,
      I3 => \^wreq_valid\,
      I4 => wrsp_ready,
      O => \dout_vld_i_1__1_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__1_n_3\,
      Q => \^wreq_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => empty_n_i_2_n_3,
      I3 => pop,
      I4 => push_2,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      O => empty_n_i_2_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => empty_n_i_2_n_3,
      I2 => full_n_i_2_n_3,
      I3 => \^full_n_reg_0\,
      I4 => push_2,
      I5 => pop,
      O => \full_n_i_1__3_n_3\
    );
full_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => full_n_i_2_n_3
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push_2,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => pop,
      I3 => push_2,
      I4 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__3_n_3\
    );
\mOutPtr[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A65555AAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => wrsp_ready,
      I2 => tmp_valid_reg,
      I3 => AWREADY_Dummy,
      I4 => \^wreq_valid\,
      I5 => empty_n_reg_n_3,
      O => \mOutPtr[3]_i_1__3_n_3\
    );
\mOutPtr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => pop,
      I4 => push_2,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_2__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_3\,
      D => \mOutPtr[1]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_3\,
      D => \mOutPtr[2]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__3_n_3\,
      D => \mOutPtr[3]_i_2__1_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => push_2,
      I2 => empty_n_reg_n_3,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => \raddr_reg_n_3_[1]\,
      I5 => \raddr_reg_n_3_[0]\,
      O => \raddr[0]_i_1_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[2]\,
      I3 => empty_n_reg_n_3,
      I4 => push_2,
      I5 => pop,
      O => \raddr[1]_i_1_n_3\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[2]\,
      I3 => empty_n_reg_n_3,
      I4 => push_2,
      I5 => pop,
      O => \raddr[2]_i_1_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_3\,
      Q => \raddr_reg_n_3_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_3\,
      Q => \raddr_reg_n_3_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_3\,
      Q => \raddr_reg_n_3_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12 is
  port (
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    ready_for_outstanding : out STD_LOGIC;
    gmem_RREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \dout_reg[64]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ready_for_outstanding_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    tmp_valid_reg : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_reg[16]__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_0 : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12 : entity is "equalizer_gmem_m_axi_fifo";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12 is
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \dout_vld_i_1__4_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__3_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \full_n_i_2__3_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \^full_n_reg_1\ : STD_LOGIC;
  signal \^gmem_rready\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \dout_vld_i_1__4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \gmem_addr_reg_252[61]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \tmp_addr[63]_i_1__0\ : label is "soft_lutpair274";
begin
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  full_n_reg_1 <= \^full_n_reg_1\;
  gmem_RREADY <= \^gmem_rready\;
U_fifo_srl: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl_13
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      Q(62 downto 0) => Q(62 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \dout_reg[0]_0\ => empty_n_reg_n_3,
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_1\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      \dout_reg[64]_0\ => \dout_reg[64]\,
      \dout_reg[64]_1\ => \raddr_reg_n_3_[0]\,
      \dout_reg[64]_2\ => \raddr_reg_n_3_[1]\,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      \mem_reg[3][0]_srl4_i_2_0\(2 downto 1) => \dout_reg[16]__0\(5 downto 4),
      \mem_reg[3][0]_srl4_i_2_0\(0) => \dout_reg[16]__0\(2),
      \mem_reg[3][0]_srl4_i_2_1\ => \^full_n_reg_0\,
      pop => pop,
      push => push,
      rreq_valid => rreq_valid,
      tmp_valid_reg => tmp_valid_reg
    );
\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \dout_reg[16]__0\(2),
      I1 => \^full_n_reg_0\,
      O => ap_NS_fsm(0)
    );
\dout_vld_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => rreq_valid,
      I2 => ARREADY_Dummy,
      I3 => tmp_valid_reg,
      O => \dout_vld_i_1__4_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__4_n_3\,
      Q => rreq_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FFFB00"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \empty_n_i_2__3_n_3\,
      I3 => pop,
      I4 => push,
      I5 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      O => \empty_n_i_2__3_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF55FFFFFDFDFF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \empty_n_i_2__3_n_3\,
      I2 => \full_n_i_2__3_n_3\,
      I3 => \^full_n_reg_0\,
      I4 => push,
      I5 => pop,
      O => \full_n_i_1__0_n_3\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => \full_n_i_2__3_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\gmem_addr_reg_252[61]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ready_for_outstanding_reg,
      I3 => ap_enable_reg_pp0_iter8,
      O => \^full_n_reg_1\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => pop,
      I3 => push,
      I4 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955AAAA"
    )
        port map (
      I0 => push,
      I1 => tmp_valid_reg,
      I2 => ARREADY_Dummy,
      I3 => rreq_valid,
      I4 => empty_n_reg_n_3,
      O => \mOutPtr[3]_i_1__0_n_3\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[3]_i_1__0_n_3\,
      D => \mOutPtr[3]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF2E222E222E22"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => ready_for_outstanding_reg_0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_enable_reg_pp0_iter8_0,
      I4 => \dout_reg[16]__0\(3),
      I5 => ready_for_outstanding_reg,
      O => \^gmem_rready\
    );
mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAEA00000000"
    )
        port map (
      I0 => \dout_reg[16]__0\(1),
      I1 => \dout_reg[16]__0\(0),
      I2 => state_fu_184(1),
      I3 => state_fu_184(0),
      I4 => \^full_n_reg_1\,
      I5 => ap_enable_reg_pp0_iter8,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9D9D9D9D62626240"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_3,
      I3 => \raddr_reg_n_3_[2]\,
      I4 => \raddr_reg_n_3_[1]\,
      I5 => \raddr_reg_n_3_[0]\,
      O => \raddr[0]_i_1_n_3\
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC989866CCCCCC"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[2]\,
      I3 => empty_n_reg_n_3,
      I4 => push,
      I5 => pop,
      O => \raddr[1]_i_1_n_3\
    );
\raddr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0E078F0F0F0"
    )
        port map (
      I0 => \raddr_reg_n_3_[0]\,
      I1 => \raddr_reg_n_3_[1]\,
      I2 => \raddr_reg_n_3_[2]\,
      I3 => empty_n_reg_n_3,
      I4 => push,
      I5 => pop,
      O => \raddr[2]_i_1_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[0]_i_1_n_3\,
      Q => \raddr_reg_n_3_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[1]_i_1_n_3\,
      Q => \raddr_reg_n_3_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \raddr[2]_i_1_n_3\,
      Q => \raddr_reg_n_3_[2]\,
      R => SR(0)
    );
ready_for_outstanding_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gmem_rready\,
      I1 => dout(0),
      O => ready_for_outstanding
    );
\tmp_addr[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => tmp_valid_reg,
      I1 => ARREADY_Dummy,
      I2 => rreq_valid,
      O => E(0)
    );
tmp_product_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => \dout_reg[16]__0\(1),
      I1 => \^full_n_reg_1\,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \dout_reg[16]__0\(5),
      O => \ap_CS_fsm_reg[2]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0\ is
  port (
    WVALID_Dummy : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    dout_vld_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0\ is
  signal \^ap_cs_fsm_reg[24]\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \full_n_i_2__1_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal mOutPtr18_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal raddr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \waddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair282";
begin
  \ap_CS_fsm_reg[24]\ <= \^ap_cs_fsm_reg[24]\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem
     port map (
      Q(3) => \waddr_reg_n_3_[3]\,
      Q(2) => \waddr_reg_n_3_[2]\,
      Q(1) => \waddr_reg_n_3_[1]\,
      Q(0) => \waddr_reg_n_3_[0]\,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[24]\ => \^ap_cs_fsm_reg[24]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      dout_vld_reg(1 downto 0) => dout_vld_reg_1(3 downto 2),
      full_n_reg => full_n_reg_1,
      \i_fu_94_reg[6]\ => \^full_n_reg_0\,
      \i_fu_94_reg[6]_0\ => \ap_CS_fsm_reg[17]\,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2 => mem_reg_1,
      pop_0 => pop_0,
      push_1 => push_1,
      raddr(3 downto 0) => raddr(3 downto 0),
      rnext(3 downto 0) => rnext(3 downto 0)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => dout_vld_reg_1(1),
      I2 => dout_vld_reg_1(0),
      I3 => \ap_CS_fsm_reg[17]\,
      O => D(0)
    );
\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => dout_vld_reg_1(1),
      O => ap_NS_fsm(0)
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_reg_0,
      Q => WVALID_Dummy,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB38"
    )
        port map (
      I0 => \empty_n_i_2__0_n_3\,
      I1 => pop_0,
      I2 => push_1,
      I3 => \^empty_n_reg_0\,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__0_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5FFDDF5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__1_n_3\,
      I2 => \^full_n_reg_0\,
      I3 => push_1,
      I4 => pop_0,
      O => \full_n_i_1__2_n_3\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__1_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr18_out,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => mOutPtr18_out,
      I3 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__2_n_3\
    );
\mOutPtr[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => mOutPtr18_out,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__2_n_3\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => mOutPtr18_out,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2_n_3\
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088C88888"
    )
        port map (
      I0 => dout_vld_reg_1(1),
      I1 => \^full_n_reg_0\,
      I2 => ap_enable_reg_pp0_iter10,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \^ap_cs_fsm_reg[24]\,
      I5 => pop_0,
      O => mOutPtr18_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => SR(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[0]\,
      O => \waddr[0]_i_1__0_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"552A"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[0]\,
      O => \waddr[1]_i_1_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5A70"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[0]\,
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6C4C"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[0]\,
      O => \waddr[3]_i_1_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_1,
      D => \waddr[0]_i_1__0_n_3\,
      Q => \waddr_reg_n_3_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_1,
      D => \waddr[1]_i_1_n_3\,
      Q => \waddr_reg_n_3_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_1,
      D => \waddr[2]_i_1_n_3\,
      Q => \waddr_reg_n_3_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push_1,
      D => \waddr[3]_i_1_n_3\,
      Q => \waddr_reg_n_3_[3]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1\ is
  port (
    \dout_reg[0]\ : out STD_LOGIC;
    wrsp_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \push__0\ : out STD_LOGIC;
    \resp_ready__1\ : out STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    \mOutPtr_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    wreq_valid : in STD_LOGIC;
    need_wrsp : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1\ is
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_14 : STD_LOGIC;
  signal U_fifo_srl_n_15 : STD_LOGIC;
  signal U_fifo_srl_n_18 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_2__2_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal pop_0 : STD_LOGIC;
  signal \raddr[0]_i_1_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^wrsp_ready\ : STD_LOGIC;
  signal wrsp_valid : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair291";
begin
  full_n_reg_0(0) <= \^full_n_reg_0\(0);
  wrsp_ready <= \^wrsp_ready\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(2) => U_fifo_srl_n_9,
      D(1) => U_fifo_srl_n_10,
      D(0) => U_fifo_srl_n_11,
      E(0) => E(0),
      Q(0) => Q(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_6,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\(3 downto 0) => raddr_reg(3 downto 0),
      dout_vld_reg => empty_n_reg_n_3,
      empty_n_reg => U_fifo_srl_n_18,
      full_n_reg => \full_n_i_2__2_n_3\,
      full_n_reg_0(0) => \^full_n_reg_0\(0),
      last_resp => last_resp,
      \mOutPtr_reg[0]\ => \^wrsp_ready\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[3]\(3) => U_fifo_srl_n_12,
      \mOutPtr_reg[3]\(2) => U_fifo_srl_n_13,
      \mOutPtr_reg[3]\(1) => U_fifo_srl_n_14,
      \mOutPtr_reg[3]\(0) => U_fifo_srl_n_15,
      \mOutPtr_reg[3]_0\ => \mOutPtr_reg[3]_0\,
      \mOutPtr_reg[3]_1\(0) => \mOutPtr_reg[3]_1\(0),
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_3_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_3_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_3_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_3_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_3_[0]\,
      need_wrsp => need_wrsp,
      pop => pop,
      pop_0 => pop_0,
      push => push,
      \push__0\ => \push__0\,
      \raddr_reg[0]\(0) => U_fifo_srl_n_8,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg(0) => U_fifo_srl_n_7,
      wreq_valid => wreq_valid,
      wrsp_valid => wrsp_valid
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_18,
      Q => wrsp_valid,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__1_n_3\,
      I1 => pop_0,
      I2 => \^wrsp_ready\,
      I3 => \^full_n_reg_0\(0),
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__1_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__2_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_6,
      Q => \^wrsp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_15,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_14,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_7,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1_n_3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => \raddr[0]_i_1_n_3\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_11,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_10,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_8,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(3),
      R => SR(0)
    );
\tmp_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^wrsp_ready\,
      I1 => wreq_valid,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => AWREADY_Dummy,
      O => \^full_n_reg_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14\ is
  port (
    last_resp : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    fifo_resp_ready : out STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    sel : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_1\ : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14\ is
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__8_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \^fifo_resp_ready\ : STD_LOGIC;
  signal \full_n_i_2__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_2__2_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__8\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \full_n_i_2__8\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__1\ : label is "soft_lutpair152";
begin
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  fifo_resp_ready <= \^fifo_resp_ready\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_15\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_5,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => \dout_reg[0]_0\,
      \dout_reg[0]_2\ => \dout_reg[0]_1\,
      dout_vld_reg(0) => Q(0),
      dout_vld_reg_0 => \^dout_vld_reg_0\,
      dout_vld_reg_1 => empty_n_reg_n_3,
      empty_n_reg => U_fifo_srl_n_6,
      full_n_reg => \full_n_i_2__8_n_3\,
      full_n_reg_0 => \^fifo_resp_ready\,
      last_resp => last_resp,
      pop => pop,
      sel => sel,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000EAAA"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \could_multi_bursts.AWVALID_Dummy_reg_1\,
      I2 => \^fifo_resp_ready\,
      I3 => fifo_burst_ready,
      I4 => AWREADY_Dummy_0,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_6,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__8_n_3\,
      I1 => pop,
      I2 => \^fifo_resp_ready\,
      I3 => \could_multi_bursts.next_loop\,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__8_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__8_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_5,
      Q => \^fifo_resp_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__8_n_3\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__7_n_3\
    );
\mOutPtr[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__7_n_3\
    );
\mOutPtr[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__7_n_3\
    );
\mOutPtr[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => \^fifo_resp_ready\,
      I1 => \could_multi_bursts.next_loop\,
      I2 => \resp_ready__1\,
      I3 => Q(0),
      I4 => \^dout_vld_reg_0\,
      I5 => empty_n_reg_n_3,
      O => \mOutPtr[4]_i_1__4_n_3\
    );
\mOutPtr[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2__3_n_3\
    );
\mOutPtr[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \^fifo_resp_ready\,
      I2 => empty_n_reg_n_3,
      I3 => \^dout_vld_reg_0\,
      I4 => Q(0),
      I5 => \resp_ready__1\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_3\,
      D => \mOutPtr[0]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_3\,
      D => \mOutPtr[1]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_3\,
      D => \mOutPtr[2]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_3\,
      D => \mOutPtr[3]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__4_n_3\,
      D => \mOutPtr[4]_i_2__3_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__3_n_3\
    );
\raddr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_3,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__2_n_3\
    );
\raddr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_3,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__2_n_3\
    );
\raddr[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__2_n_3\
    );
\raddr[3]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_3,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__2_n_3\
    );
\raddr[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^dout_vld_reg_0\,
      I2 => Q(0),
      I3 => \resp_ready__1\,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^fifo_resp_ready\,
      O => p_8_in
    );
\raddr[3]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_12_in,
      I1 => empty_n_reg_n_3,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_3\,
      D => \raddr[0]_i_1__3_n_3\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_3\,
      D => \raddr[1]_i_1__2_n_3\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_3\,
      D => \raddr[2]_i_1__2_n_3\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__2_n_3\,
      D => \raddr[3]_i_2__2_n_3\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16\ is
  port (
    burst_valid : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \could_multi_bursts.last_loop__10\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_13_in : in STD_LOGIC;
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[0]\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_gmem_ARREADY : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[0]_1\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    RREADY_Dummy : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16\ is
  signal \^burst_valid\ : STD_LOGIC;
  signal \dout_vld_i_1__10_n_3\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \empty_n_i_2__10_n_3\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \full_n_i_2__10_n_3\ : STD_LOGIC;
  signal full_n_reg_n_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_2__1_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \full_n_i_2__10\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__6\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \raddr[1]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \raddr[2]_i_1__1\ : label is "soft_lutpair34";
begin
  burst_valid <= \^burst_valid\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized0_19\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      din(0) => din(0),
      \dout_reg[0]_0\ => \dout_reg[0]\,
      \dout_reg[0]_1\ => full_n_reg_n_3,
      \dout_reg[0]_2\ => \dout_reg[0]_0\,
      \dout_reg[0]_3\ => \dout_reg[0]_1\,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      mem_reg => \^burst_valid\,
      mem_reg_0(0) => Q(0),
      pop => pop,
      \sect_len_buf_reg[5]\ => \sect_len_buf_reg[5]\,
      \sect_len_buf_reg[8]\ => \sect_len_buf_reg[8]\,
      \sect_len_buf_reg[9]\(5 downto 0) => \sect_len_buf_reg[9]\(5 downto 0),
      \sect_len_buf_reg[9]_0\(5 downto 0) => \sect_len_buf_reg[9]_0\(5 downto 0)
    );
\dout_vld_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^burst_valid\,
      I2 => Q(0),
      I3 => dout_vld_reg_0(0),
      I4 => RREADY_Dummy,
      O => \dout_vld_i_1__10_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__10_n_3\,
      Q => \^burst_valid\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__10_n_3\,
      I1 => pop,
      I2 => full_n_reg_n_3,
      I3 => p_13_in,
      I4 => \^empty_n_reg_0\,
      O => \empty_n_i_1__0_n_3\
    );
\empty_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__10_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_3\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__10_n_3\,
      I2 => p_13_in,
      I3 => full_n_reg_n_3,
      I4 => pop,
      O => \full_n_i_1__10_n_3\
    );
\full_n_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__10_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_3\,
      Q => full_n_reg_n_3,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__10_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_12_in,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => p_12_in,
      I3 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__6_n_3\
    );
\mOutPtr[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFE8001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => p_12_in,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__6_n_3\
    );
\mOutPtr[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888777788888888"
    )
        port map (
      I0 => full_n_reg_n_3,
      I1 => p_13_in,
      I2 => push,
      I3 => Q(0),
      I4 => \^burst_valid\,
      I5 => \^empty_n_reg_0\,
      O => \mOutPtr[4]_i_1__3_n_3\
    );
\mOutPtr[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2__2_n_3\
    );
\mOutPtr[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => p_13_in,
      I1 => full_n_reg_n_3,
      I2 => \^empty_n_reg_0\,
      I3 => \^burst_valid\,
      I4 => Q(0),
      I5 => push,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_3\,
      D => \mOutPtr[0]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_3\,
      D => \mOutPtr[1]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_3\,
      D => \mOutPtr[2]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_3\,
      D => \mOutPtr[3]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__3_n_3\,
      D => \mOutPtr[4]_i_2__2_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__4_n_3\
    );
\raddr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A95"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => \^empty_n_reg_0\,
      I2 => p_12_in,
      I3 => raddr_reg(1),
      O => \raddr[1]_i_1__1_n_3\
    );
\raddr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80F807"
    )
        port map (
      I0 => p_12_in,
      I1 => \^empty_n_reg_0\,
      I2 => raddr_reg(0),
      I3 => raddr_reg(2),
      I4 => raddr_reg(1),
      O => \raddr[2]_i_1__1_n_3\
    );
\raddr[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__1_n_3\
    );
\raddr[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => \^empty_n_reg_0\,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__1_n_3\
    );
\raddr[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A222A222A222"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \^burst_valid\,
      I2 => Q(0),
      I3 => push,
      I4 => p_13_in,
      I5 => full_n_reg_n_3,
      O => p_8_in
    );
\raddr[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000000000000000"
    )
        port map (
      I0 => push,
      I1 => Q(0),
      I2 => \^burst_valid\,
      I3 => full_n_reg_n_3,
      I4 => p_13_in,
      I5 => \^empty_n_reg_0\,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_3\,
      D => \raddr[0]_i_1__4_n_3\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_3\,
      D => \raddr[1]_i_1__1_n_3\,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_3\,
      D => \raddr[2]_i_1__1_n_3\,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__1_n_3\,
      D => \raddr[3]_i_2__1_n_3\,
      Q => raddr_reg(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3\ is
  port (
    dout_vld_reg_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmem_RREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_0 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_vld_i_1_n_3 : STD_LOGIC;
  signal \^dout_vld_reg_0\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__4_n_3\ : STD_LOGIC;
  signal empty_n_i_3_n_3 : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal full_n_i_1_n_3 : STD_LOGIC;
  signal \full_n_i_2__4_n_3\ : STD_LOGIC;
  signal \full_n_i_3__0_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_3__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[5]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[5]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[5]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr[6]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[6]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[6]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[7]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_3_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_4_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_5_n_3\ : STD_LOGIC;
  signal \mOutPtr[8]_i_6_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[5]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[6]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[7]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[8]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \raddr_reg_n_3_[7]\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[1]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[3]_i_2_n_3\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \waddr[5]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_1_n_3\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of dout_vld_i_1 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \empty_n_i_2__4\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_2__7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__7\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mOutPtr[5]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mOutPtr[7]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mOutPtr[7]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mOutPtr[8]_i_6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \waddr[7]_i_2\ : label is "soft_lutpair265";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  E(0) <= \^e\(0);
  dout_vld_reg_0 <= \^dout_vld_reg_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_mem: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_mem__parameterized0\
     port map (
      Q(7) => \waddr_reg_n_3_[7]\,
      Q(6) => \waddr_reg_n_3_[6]\,
      Q(5) => \waddr_reg_n_3_[5]\,
      Q(4) => \waddr_reg_n_3_[4]\,
      Q(3) => \waddr_reg_n_3_[3]\,
      Q(2) => \waddr_reg_n_3_[2]\,
      Q(1) => \waddr_reg_n_3_[1]\,
      Q(0) => \waddr_reg_n_3_[0]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      full_n_reg => \^e\(0),
      gmem_RREADY => gmem_RREADY,
      mem_reg_0 => empty_n_reg_n_3,
      mem_reg_1 => \^full_n_reg_0\,
      mem_reg_2(0) => mem_reg(0),
      \raddr_reg_reg[0]_0\ => \raddr_reg_n_3_[0]\,
      \raddr_reg_reg[1]_0\ => \raddr_reg_n_3_[1]\,
      \raddr_reg_reg[2]_0\ => \raddr_reg_n_3_[2]\,
      \raddr_reg_reg[3]_0\ => \raddr_reg_n_3_[3]\,
      \raddr_reg_reg[4]_0\ => \raddr_reg_n_3_[4]\,
      \raddr_reg_reg[5]_0\ => \raddr_reg_n_3_[5]\,
      \raddr_reg_reg[6]_0\ => \raddr_reg_n_3_[6]\,
      \raddr_reg_reg[7]_0\ => \^dout_vld_reg_0\,
      \raddr_reg_reg[7]_1\ => \raddr_reg_n_3_[7]\,
      rnext(7 downto 0) => rnext(7 downto 0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[10]\,
      O => \^d\(0)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dout_vld_reg_0\,
      I1 => Q(0),
      O => \^d\(1)
    );
dout_vld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^dout_vld_reg_0\,
      I2 => gmem_RREADY,
      O => dout_vld_i_1_n_3
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_vld_i_1_n_3,
      Q => \^dout_vld_reg_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBA00BA00BA00"
    )
        port map (
      I0 => \empty_n_i_2__4_n_3\,
      I1 => gmem_RREADY,
      I2 => \^dout_vld_reg_0\,
      I3 => empty_n_reg_n_3,
      I4 => \^full_n_reg_0\,
      I5 => mem_reg(0),
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => empty_n_i_3_n_3,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[7]\,
      I4 => \mOutPtr_reg_n_3_[2]\,
      O => \empty_n_i_2__4_n_3\
    );
empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[5]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      I2 => \mOutPtr_reg_n_3_[4]\,
      I3 => \mOutPtr_reg_n_3_[8]\,
      I4 => \mOutPtr_reg_n_3_[6]\,
      O => empty_n_i_3_n_3
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_3\,
      I2 => mem_reg(0),
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr[8]_i_5_n_3\,
      I5 => \mOutPtr[8]_i_4_n_3\,
      O => full_n_i_1_n_3
    );
\full_n_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \full_n_i_3__0_n_3\,
      I1 => \mOutPtr_reg_n_3_[5]\,
      I2 => \mOutPtr_reg_n_3_[3]\,
      I3 => \mOutPtr_reg_n_3_[8]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__4_n_3\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[6]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[7]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \full_n_i_3__0_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_3,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9699666699999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => gmem_RREADY,
      I3 => \^dout_vld_reg_0\,
      I4 => empty_n_reg_n_3,
      I5 => \^e\(0),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE7EEEE11181111"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr[8]_i_4_n_3\,
      I3 => \mOutPtr[8]_i_5_n_3\,
      I4 => \^e\(0),
      I5 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAABAA57555455"
    )
        port map (
      I0 => \mOutPtr[3]_i_2__2_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[3]_i_3__0_n_3\,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1_n_3\
    );
\mOutPtr[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[3]_i_2__2_n_3\
    );
\mOutPtr[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[3]_i_3__0_n_3\
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAABAA57555455"
    )
        port map (
      I0 => \mOutPtr[4]_i_2__7_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[4]_i_3__7_n_3\,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_1_n_3\
    );
\mOutPtr[4]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[2]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[4]_i_2__7_n_3\
    );
\mOutPtr[4]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[4]_i_3__7_n_3\
    );
\mOutPtr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAABAA57555455"
    )
        port map (
      I0 => \mOutPtr[5]_i_2_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[5]_i_3_n_3\,
      I5 => \mOutPtr_reg_n_3_[5]\,
      O => \mOutPtr[5]_i_1_n_3\
    );
\mOutPtr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[5]_i_2_n_3\
    );
\mOutPtr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[5]_i_3_n_3\
    );
\mOutPtr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAABAA57555455"
    )
        port map (
      I0 => \mOutPtr[6]_i_2_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[6]_i_3_n_3\,
      I5 => \mOutPtr_reg_n_3_[6]\,
      O => \mOutPtr[6]_i_1_n_3\
    );
\mOutPtr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[2]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      I5 => \mOutPtr_reg_n_3_[5]\,
      O => \mOutPtr[6]_i_2_n_3\
    );
\mOutPtr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[5]\,
      I1 => \mOutPtr_reg_n_3_[3]\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg_n_3_[2]\,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[6]_i_3_n_3\
    );
\mOutPtr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAABAA57555455"
    )
        port map (
      I0 => \mOutPtr[7]_i_2_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[7]_i_3_n_3\,
      I5 => \mOutPtr_reg_n_3_[7]\,
      O => \mOutPtr[7]_i_1_n_3\
    );
\mOutPtr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mOutPtr[6]_i_2_n_3\,
      I1 => \mOutPtr_reg_n_3_[6]\,
      O => \mOutPtr[7]_i_2_n_3\
    );
\mOutPtr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[6]\,
      I1 => \mOutPtr[6]_i_3_n_3\,
      O => \mOutPtr[7]_i_3_n_3\
    );
\mOutPtr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78778888"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => mem_reg(0),
      I2 => gmem_RREADY,
      I3 => \^dout_vld_reg_0\,
      I4 => empty_n_reg_n_3,
      O => \mOutPtr[8]_i_1_n_3\
    );
\mOutPtr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"54555755ABAAA8AA"
    )
        port map (
      I0 => \mOutPtr[8]_i_3_n_3\,
      I1 => \mOutPtr[8]_i_4_n_3\,
      I2 => \mOutPtr[8]_i_5_n_3\,
      I3 => \^e\(0),
      I4 => \mOutPtr[8]_i_6_n_3\,
      I5 => \mOutPtr_reg_n_3_[8]\,
      O => \mOutPtr[8]_i_2_n_3\
    );
\mOutPtr[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[6]\,
      I1 => \mOutPtr[6]_i_2_n_3\,
      I2 => \mOutPtr_reg_n_3_[7]\,
      O => \mOutPtr[8]_i_3_n_3\
    );
\mOutPtr[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAA88A88888"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^d\(1),
      I2 => ap_enable_reg_pp0_iter8_0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \mOutPtr_reg[2]_1\,
      O => \mOutPtr[8]_i_4_n_3\
    );
\mOutPtr[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^dout_vld_reg_0\,
      O => \mOutPtr[8]_i_5_n_3\
    );
\mOutPtr[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[7]\,
      I1 => \mOutPtr[6]_i_3_n_3\,
      I2 => \mOutPtr_reg_n_3_[6]\,
      O => \mOutPtr[8]_i_6_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[2]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[3]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[4]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\mOutPtr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[5]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[5]\,
      R => SR(0)
    );
\mOutPtr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[6]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[6]\,
      R => SR(0)
    );
\mOutPtr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[7]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[7]\,
      R => SR(0)
    );
\mOutPtr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[8]_i_1_n_3\,
      D => \mOutPtr[8]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[8]\,
      R => SR(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => \raddr_reg_n_3_[0]\,
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => \raddr_reg_n_3_[1]\,
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => \raddr_reg_n_3_[2]\,
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => \raddr_reg_n_3_[3]\,
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => \raddr_reg_n_3_[4]\,
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => \raddr_reg_n_3_[5]\,
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => \raddr_reg_n_3_[6]\,
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => \raddr_reg_n_3_[7]\,
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2333333333333333"
    )
        port map (
      I0 => \waddr[7]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[7]\,
      I5 => \waddr_reg_n_3_[6]\,
      O => \waddr[0]_i_1_n_3\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFBF00"
    )
        port map (
      I0 => \waddr[1]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      O => \waddr[1]_i_1_n_3\
    );
\waddr[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[7]\,
      I3 => \waddr_reg_n_3_[6]\,
      O => \waddr[1]_i_2_n_3\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFC011C0"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[1]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \waddr[3]_i_2_n_3\,
      O => \waddr[2]_i_1_n_3\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF805580"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => \waddr_reg_n_3_[0]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr[3]_i_2_n_3\,
      O => \waddr[3]_i_1_n_3\
    );
\waddr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[0]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[7]\,
      I4 => \waddr_reg_n_3_[6]\,
      I5 => \waddr_reg_n_3_[1]\,
      O => \waddr[3]_i_2_n_3\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF7F00FF0000"
    )
        port map (
      I0 => \waddr_reg_n_3_[7]\,
      I1 => \waddr_reg_n_3_[6]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr[7]_i_2_n_3\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \waddr[4]_i_1__0_n_3\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABFFFFF55000000"
    )
        port map (
      I0 => \waddr[7]_i_2_n_3\,
      I1 => \waddr_reg_n_3_[7]\,
      I2 => \waddr_reg_n_3_[6]\,
      I3 => \waddr_reg_n_3_[0]\,
      I4 => \waddr_reg_n_3_[4]\,
      I5 => \waddr_reg_n_3_[5]\,
      O => \waddr[5]_i_1_n_3\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F01CF0F0F0F0F0F0"
    )
        port map (
      I0 => \waddr_reg_n_3_[7]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[6]\,
      I3 => \waddr[7]_i_2_n_3\,
      I4 => \waddr_reg_n_3_[5]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \waddr[6]_i_1_n_3\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FF08000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \waddr[7]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[6]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[7]\,
      O => \waddr[7]_i_1_n_3\
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[2]\,
      I2 => \waddr_reg_n_3_[1]\,
      O => \waddr[7]_i_2_n_3\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_3\,
      Q => \waddr_reg_n_3_[0]\,
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_3\,
      Q => \waddr_reg_n_3_[1]\,
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1_n_3\,
      Q => \waddr_reg_n_3_[2]\,
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1_n_3\,
      Q => \waddr_reg_n_3_[3]\,
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1__0_n_3\,
      Q => \waddr_reg_n_3_[4]\,
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1_n_3\,
      Q => \waddr_reg_n_3_[5]\,
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1_n_3\,
      Q => \waddr_reg_n_3_[6]\,
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_1_n_3\,
      Q => \waddr_reg_n_3_[7]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4\ is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    pop : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_wreq : out STD_LOGIC;
    p_14_in : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC;
    wreq_handling_reg_0 : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg_1 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    WLAST_Dummy_reg : in STD_LOGIC;
    WREADY_Dummy : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWREADY_Dummy_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_1 : in STD_LOGIC;
    wreq_handling_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.awlen_buf_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.awlen_buf_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    WLAST_Dummy_reg_0 : in STD_LOGIC;
    \sect_addr_buf_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4\ is
  signal U_fifo_srl_n_10 : STD_LOGIC;
  signal U_fifo_srl_n_11 : STD_LOGIC;
  signal U_fifo_srl_n_12 : STD_LOGIC;
  signal U_fifo_srl_n_13 : STD_LOGIC;
  signal U_fifo_srl_n_16 : STD_LOGIC;
  signal U_fifo_srl_n_3 : STD_LOGIC;
  signal U_fifo_srl_n_5 : STD_LOGIC;
  signal U_fifo_srl_n_6 : STD_LOGIC;
  signal U_fifo_srl_n_7 : STD_LOGIC;
  signal U_fifo_srl_n_8 : STD_LOGIC;
  signal U_fifo_srl_n_9 : STD_LOGIC;
  signal \^burst_valid\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__5_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal \^p_14_in\ : STD_LOGIC;
  signal pop_0 : STD_LOGIC;
  signal \raddr17_in__2\ : STD_LOGIC;
  signal \raddr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_len_buf_reg[5]\ : STD_LOGIC;
  signal \^sect_len_buf_reg[8]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of WVALID_Dummy_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \empty_n_i_2__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \full_n_i_2__5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \raddr_reg[3]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \start_addr[63]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair146";
begin
  burst_valid <= \^burst_valid\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  next_wreq <= \^next_wreq\;
  p_14_in <= \^p_14_in\;
  \sect_len_buf_reg[5]\ <= \^sect_len_buf_reg[5]\;
  \sect_len_buf_reg[8]\ <= \^sect_len_buf_reg[8]\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized2\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      D(2) => U_fifo_srl_n_7,
      D(1) => U_fifo_srl_n_8,
      D(0) => U_fifo_srl_n_9,
      E(0) => U_fifo_srl_n_5,
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => SR(0),
      WLAST_Dummy_reg => WLAST_Dummy_reg,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_0,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => WVALID_Dummy_reg,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => U_fifo_srl_n_3,
      ap_rst_n_1(0) => ap_rst_n_1(0),
      \could_multi_bursts.awlen_buf_reg[0]\(9 downto 0) => \could_multi_bursts.awlen_buf_reg[0]\(9 downto 0),
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0),
      \dout[3]_i_2_0\(7 downto 0) => Q(7 downto 0),
      \dout_reg[0]_0\ => \^burst_valid\,
      dout_vld_reg => empty_n_reg_n_3,
      empty_n_reg(0) => U_fifo_srl_n_6,
      empty_n_reg_0 => U_fifo_srl_n_16,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg => \full_n_i_2__5_n_3\,
      \in\(3 downto 0) => \in\(3 downto 0),
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_2\,
      \mOutPtr_reg[3]\(3) => U_fifo_srl_n_10,
      \mOutPtr_reg[3]\(2) => U_fifo_srl_n_11,
      \mOutPtr_reg[3]\(1) => U_fifo_srl_n_12,
      \mOutPtr_reg[3]\(0) => U_fifo_srl_n_13,
      \mOutPtr_reg[4]\(4) => \mOutPtr_reg_n_3_[4]\,
      \mOutPtr_reg[4]\(3) => \mOutPtr_reg_n_3_[3]\,
      \mOutPtr_reg[4]\(2) => \mOutPtr_reg_n_3_[2]\,
      \mOutPtr_reg[4]\(1) => \mOutPtr_reg_n_3_[1]\,
      \mOutPtr_reg[4]\(0) => \mOutPtr_reg_n_3_[0]\,
      pop_0 => pop_0,
      \raddr17_in__2\ => \raddr17_in__2\,
      \raddr_reg[0]\ => \^could_multi_bursts.next_loop\,
      \raddr_reg[0]_0\ => \^fifo_burst_ready\,
      \sect_len_buf_reg[5]\ => \^sect_len_buf_reg[5]\,
      \sect_len_buf_reg[8]\ => \^sect_len_buf_reg[8]\,
      sel => sel
    );
WVALID_Dummy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^burst_valid\,
      I2 => WLAST_Dummy_reg,
      I3 => WREADY_Dummy,
      O => dout_vld_reg_0
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80800080"
    )
        port map (
      I0 => \^fifo_burst_ready\,
      I1 => fifo_resp_ready,
      I2 => \mOutPtr_reg[0]_2\,
      I3 => \mOutPtr_reg[0]_1\,
      I4 => AWREADY_Dummy_0,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => ap_rst_n,
      O => ap_rst_n_2(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \mOutPtr_reg[0]_2\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => wreq_handling_reg_1,
      O => \could_multi_bursts.sect_handling_reg\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_16,
      Q => \^burst_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__5_n_3\,
      I1 => pop_0,
      I2 => \^fifo_burst_ready\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__5_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => SR(0)
    );
\full_n_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__5_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => U_fifo_srl_n_3,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A65555AAAAAAAA"
    )
        port map (
      I0 => push_1,
      I1 => \^burst_valid\,
      I2 => WLAST_Dummy_reg,
      I3 => WREADY_Dummy,
      I4 => WVALID_Dummy,
      I5 => \mOutPtr_reg[0]_0\,
      O => E(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_13,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_12,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => SR(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_11,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => SR(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_5,
      D => U_fifo_srl_n_10,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => SR(0)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8808FFFF"
    )
        port map (
      I0 => WVALID_Dummy,
      I1 => \^burst_valid\,
      I2 => WLAST_Dummy_reg,
      I3 => WREADY_Dummy,
      I4 => ap_rst_n,
      O => dout_vld_reg_1
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15155515"
    )
        port map (
      I0 => ap_rst_n,
      I1 => WVALID_Dummy,
      I2 => \^burst_valid\,
      I3 => WLAST_Dummy_reg,
      I4 => WREADY_Dummy,
      O => ap_rst_n_0
    );
\raddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__0_n_3\
    );
\raddr[3]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      O => \raddr17_in__2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => \raddr[0]_i_1__0_n_3\,
      Q => raddr_reg(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_9,
      Q => raddr_reg(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_8,
      Q => raddr_reg(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => U_fifo_srl_n_6,
      D => U_fifo_srl_n_7,
      Q => raddr_reg(3),
      R => SR(0)
    );
\raddr_reg[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FF0000"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => WLAST_Dummy_reg,
      I2 => WREADY_Dummy,
      I3 => WVALID_Dummy,
      I4 => \mOutPtr_reg[0]_0\,
      O => pop
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sect_addr_buf_reg[2]\(0),
      I1 => \^p_14_in\,
      I2 => ap_rst_n,
      O => ap_rst_n_3(0)
    );
\sect_cnt[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^next_wreq\,
      I1 => \^p_14_in\,
      O => wreq_handling_reg(0)
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF0000"
    )
        port map (
      I0 => \^sect_len_buf_reg[8]\,
      I1 => \^sect_len_buf_reg[5]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \mOutPtr_reg[0]_2\,
      I4 => wreq_handling_reg_1,
      O => \^p_14_in\
    );
\start_addr[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => \^p_14_in\,
      I1 => CO(0),
      I2 => wreq_handling_reg_1,
      I3 => wreq_handling_reg_2(0),
      O => \^next_wreq\
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => wreq_handling_reg_1,
      I1 => \^p_14_in\,
      I2 => CO(0),
      I3 => wreq_handling_reg_2(0),
      O => wreq_handling_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5\ is
  port (
    req_fifo_valid : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC;
    \req_en__0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5\ is
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \dout_vld_i_1__6_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__6_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal \full_n_i_1__6_n_3\ : STD_LOGIC;
  signal \full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \raddr17_in__3\ : STD_LOGIC;
  signal \raddr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_2__3_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^req_fifo_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \raddr[0]_i_1__1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__4\ : label is "soft_lutpair191";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  full_n_reg_0 <= \^full_n_reg_0\;
  req_fifo_valid <= \^req_fifo_valid\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized3\
     port map (
      Q(3 downto 0) => raddr_reg(3 downto 0),
      SR(0) => \^ap_rst_n_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[0]\ => \^full_n_reg_0\,
      \dout_reg[0]_0\ => \mOutPtr_reg[1]_0\,
      \dout_reg[0]_1\ => \dout_reg[0]\,
      \dout_reg[2]_0\ => \^req_fifo_valid\,
      \dout_reg[2]_1\ => empty_n_reg_n_3,
      \dout_reg[67]_0\(65 downto 0) => Q(65 downto 0),
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(65 downto 0) => \in\(65 downto 0),
      pop => pop,
      push => push,
      \req_en__0\ => \req_en__0\,
      rs_req_ready => rs_req_ready,
      sel => sel
    );
\dout_vld_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEEE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => \^req_fifo_valid\,
      I2 => rs_req_ready,
      I3 => \req_en__0\,
      O => \dout_vld_i_1__6_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__6_n_3\,
      Q => \^req_fifo_valid\,
      R => \^ap_rst_n_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__6_n_3\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__6_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => \^ap_rst_n_0\
    );
\full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__6_n_3\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__6_n_3\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__6_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__8_n_3\
    );
\mOutPtr[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__8_n_3\
    );
\mOutPtr[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__8_n_3\
    );
\mOutPtr[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => pop,
      O => \mOutPtr[4]_i_1__5_n_3\
    );
\mOutPtr[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2__4_n_3\
    );
\mOutPtr[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808880888088808"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^full_n_reg_0\,
      I2 => empty_n_reg_n_3,
      I3 => \^req_fifo_valid\,
      I4 => rs_req_ready,
      I5 => \req_en__0\,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_3\,
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_3\,
      D => \mOutPtr[1]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_3\,
      D => \mOutPtr[2]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_3\,
      D => \mOutPtr[3]_i_1__8_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => \^ap_rst_n_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__5_n_3\,
      D => \mOutPtr[4]_i_2__4_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => \^ap_rst_n_0\
    );
\raddr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__1_n_3\
    );
\raddr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_3,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__3_n_3\
    );
\raddr[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_3,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__3_n_3\
    );
\raddr[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AAAC000"
    )
        port map (
      I0 => \raddr17_in__3\,
      I1 => empty_n_reg_n_3,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \raddr[3]_i_1__3_n_3\
    );
\raddr[3]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_3,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__3_n_3\
    );
\raddr[3]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      O => \raddr17_in__3\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_3\,
      D => \raddr[0]_i_1__1_n_3\,
      Q => raddr_reg(0),
      R => \^ap_rst_n_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_3\,
      D => \raddr[1]_i_1__3_n_3\,
      Q => raddr_reg(1),
      R => \^ap_rst_n_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_3\,
      D => \raddr[2]_i_1__3_n_3\,
      Q => raddr_reg(2),
      R => \^ap_rst_n_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__3_n_3\,
      D => \raddr[3]_i_2__3_n_3\,
      Q => raddr_reg(3),
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6\ is
  port (
    full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \req_en__0\ : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    WVALID_Dummy_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    empty_n_reg_1 : out STD_LOGIC;
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : out STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \last_cnt_reg[0]\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    m_axi_gmem_WREADY : in STD_LOGIC;
    flying_req_reg : in STD_LOGIC;
    flying_req_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 36 downto 0 );
    dout_vld_reg_2 : in STD_LOGIC;
    req_fifo_valid : in STD_LOGIC;
    rs_req_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6\ : entity is "equalizer_gmem_m_axi_fifo";
end \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6\;

architecture STRUCTURE of \equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6\ is
  signal \data_en__3\ : STD_LOGIC;
  signal \dout_vld_i_1__7_n_3\ : STD_LOGIC;
  signal empty_n_i_1_n_3 : STD_LOGIC;
  signal \empty_n_i_2__7_n_3\ : STD_LOGIC;
  signal empty_n_reg_n_3 : STD_LOGIC;
  signal fifo_valid : STD_LOGIC;
  signal \full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \full_n_i_2__7_n_3\ : STD_LOGIC;
  signal \^full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[2]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[3]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[4]\ : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_8_in_0 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal raddr113_out : STD_LOGIC;
  signal \raddr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \raddr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \raddr[2]_i_1__4_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \raddr[3]_i_2__4_n_3\ : STD_LOGIC;
  signal raddr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_vld_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \dout_vld_i_1__7\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \empty_n_i_2__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \full_n_i_1__7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \full_n_i_2__7\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__9\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_3__5\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of m_axi_gmem_WVALID_INST_0 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \raddr[3]_i_3__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \raddr[3]_i_4__2\ : label is "soft_lutpair185";
begin
  full_n_reg_0 <= \^full_n_reg_0\;
U_fifo_srl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_srl__parameterized4\
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      WVALID_Dummy_reg(0) => WVALID_Dummy_reg(0),
      ap_clk => ap_clk,
      \data_en__3\ => \data_en__3\,
      \dout_reg[0]_0\ => empty_n_reg_n_3,
      \dout_reg[36]_0\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_1\(3 downto 0) => raddr_reg(3 downto 0),
      \dout_reg[36]_2\ => \dout_reg[36]_0\,
      dout_vld_reg(0) => dout_vld_reg_0(0),
      dout_vld_reg_0 => dout_vld_reg_1,
      fifo_valid => fifo_valid,
      flying_req_reg => flying_req_reg,
      flying_req_reg_0 => flying_req_reg_0,
      \in\(36 downto 0) => \in\(36 downto 0),
      \last_cnt_reg[0]\ => \last_cnt_reg[0]\,
      \last_cnt_reg[0]_0\ => \^full_n_reg_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      pop => pop,
      push => push,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
\dout_vld_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAEEEE"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => WVALID_Dummy,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => burst_valid,
      O => empty_n_reg_0
    );
\dout_vld_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => empty_n_reg_n_3,
      I1 => fifo_valid,
      I2 => \data_en__3\,
      I3 => flying_req_reg_0,
      I4 => m_axi_gmem_WREADY,
      O => \dout_vld_i_1__7_n_3\
    );
dout_vld_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_vld_i_1__7_n_3\,
      Q => fifo_valid,
      R => \dout_reg[36]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBB3888"
    )
        port map (
      I0 => \empty_n_i_2__7_n_3\,
      I1 => pop,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => empty_n_reg_n_3,
      O => empty_n_i_1_n_3
    );
\empty_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[4]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => \mOutPtr_reg_n_3_[3]\,
      O => \empty_n_i_2__7_n_3\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_3,
      Q => empty_n_reg_n_3,
      R => \dout_reg[36]_0\
    );
\full_n_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__7_n_3\,
      I2 => \last_cnt_reg[0]\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      O => \full_n_i_1__7_n_3\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => \mOutPtr_reg_n_3_[3]\,
      I4 => \mOutPtr_reg_n_3_[4]\,
      O => \full_n_i_2__7_n_3\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_3\,
      Q => \^full_n_reg_0\,
      R => '0'
    );
\len_cnt[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => burst_valid,
      I3 => WVALID_Dummy,
      O => E(0)
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__7_n_3\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF4040BF"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[1]_i_1__9_n_3\
    );
\mOutPtr[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E7EEEEEE18111111"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => pop,
      I3 => \^full_n_reg_0\,
      I4 => \last_cnt_reg[0]\,
      I5 => \mOutPtr_reg_n_3_[2]\,
      O => \mOutPtr[2]_i_1__9_n_3\
    );
\mOutPtr[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7FFEFE01800101"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => \mOutPtr_reg_n_3_[2]\,
      I3 => pop,
      I4 => push,
      I5 => \mOutPtr_reg_n_3_[3]\,
      O => \mOutPtr[3]_i_1__9_n_3\
    );
\mOutPtr[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^full_n_reg_0\,
      I1 => \last_cnt_reg[0]\,
      I2 => pop,
      O => \mOutPtr[4]_i_1__6_n_3\
    );
\mOutPtr[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFE80000001"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[3]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[2]\,
      I4 => p_12_in,
      I5 => \mOutPtr_reg_n_3_[4]\,
      O => \mOutPtr[4]_i_2__5_n_3\
    );
\mOutPtr[4]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \last_cnt_reg[0]\,
      I1 => \^full_n_reg_0\,
      I2 => pop,
      O => p_12_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_3\,
      D => \mOutPtr[0]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_3\,
      D => \mOutPtr[1]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_3\,
      D => \mOutPtr[2]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[2]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_3\,
      D => \mOutPtr[3]_i_1__9_n_3\,
      Q => \mOutPtr_reg_n_3_[3]\,
      R => \dout_reg[36]_0\
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[4]_i_1__6_n_3\,
      D => \mOutPtr[4]_i_2__5_n_3\,
      Q => \mOutPtr_reg_n_3_[4]\,
      R => \dout_reg[36]_0\
    );
m_axi_gmem_WVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => flying_req_reg_0,
      I1 => fifo_valid,
      I2 => \data_en__3\,
      O => m_axi_gmem_WVALID
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AA2222FFFFFFFF"
    )
        port map (
      I0 => dout_vld_reg_2,
      I1 => WVALID_Dummy,
      I2 => \^full_n_reg_0\,
      I3 => \last_cnt_reg[0]\,
      I4 => burst_valid,
      I5 => ap_rst_n,
      O => empty_n_reg_1
    );
\raddr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => raddr_reg(0),
      O => \raddr[0]_i_1__2_n_3\
    );
\raddr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => empty_n_reg_n_3,
      I2 => \last_cnt_reg[0]\,
      I3 => \^full_n_reg_0\,
      I4 => pop,
      I5 => raddr_reg(1),
      O => \raddr[1]_i_1__4_n_3\
    );
\raddr[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000FF4000BF"
    )
        port map (
      I0 => pop,
      I1 => push,
      I2 => empty_n_reg_n_3,
      I3 => raddr_reg(0),
      I4 => raddr_reg(2),
      I5 => raddr_reg(1),
      O => \raddr[2]_i_1__4_n_3\
    );
\raddr[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => raddr_reg(0),
      I1 => raddr_reg(1),
      I2 => raddr_reg(3),
      I3 => raddr_reg(2),
      I4 => p_8_in_0,
      I5 => raddr113_out,
      O => \raddr[3]_i_1__4_n_3\
    );
\raddr[3]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFEA0015"
    )
        port map (
      I0 => raddr_reg(1),
      I1 => p_12_in,
      I2 => empty_n_reg_n_3,
      I3 => raddr_reg(0),
      I4 => raddr_reg(3),
      I5 => raddr_reg(2),
      O => \raddr[3]_i_2__4_n_3\
    );
\raddr[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => pop,
      I1 => \last_cnt_reg[0]\,
      I2 => \^full_n_reg_0\,
      O => p_8_in_0
    );
\raddr[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pop,
      I1 => \^full_n_reg_0\,
      I2 => \last_cnt_reg[0]\,
      I3 => empty_n_reg_n_3,
      O => raddr113_out
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_3\,
      D => \raddr[0]_i_1__2_n_3\,
      Q => raddr_reg(0),
      R => \dout_reg[36]_0\
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_3\,
      D => \raddr[1]_i_1__4_n_3\,
      Q => raddr_reg(1),
      R => \dout_reg[36]_0\
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_3\,
      D => \raddr[2]_i_1__4_n_3\,
      Q => raddr_reg(2),
      R => \dout_reg[36]_0\
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \raddr[3]_i_1__4_n_3\,
      D => \raddr[3]_i_2__4_n_3\,
      Q => raddr_reg(3),
      R => \dout_reg[36]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_load is
  port (
    full_n_reg : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    RREADY_Dummy : out STD_LOGIC;
    ARVALID_Dummy : out STD_LOGIC;
    RBURST_READY_Dummy : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_0 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    ready_for_outstanding_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    ARREADY_Dummy : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_load : entity is "equalizer_gmem_m_axi_load";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_load;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_load is
  signal \^arvalid_dummy\ : STD_LOGIC;
  signal burst_ready : STD_LOGIC;
  signal \^dout_vld_reg\ : STD_LOGIC;
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_24 : STD_LOGIC;
  signal fifo_rreq_n_25 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_29 : STD_LOGIC;
  signal fifo_rreq_n_30 : STD_LOGIC;
  signal fifo_rreq_n_31 : STD_LOGIC;
  signal fifo_rreq_n_32 : STD_LOGIC;
  signal fifo_rreq_n_33 : STD_LOGIC;
  signal fifo_rreq_n_34 : STD_LOGIC;
  signal fifo_rreq_n_35 : STD_LOGIC;
  signal fifo_rreq_n_36 : STD_LOGIC;
  signal fifo_rreq_n_37 : STD_LOGIC;
  signal fifo_rreq_n_38 : STD_LOGIC;
  signal fifo_rreq_n_39 : STD_LOGIC;
  signal fifo_rreq_n_40 : STD_LOGIC;
  signal fifo_rreq_n_41 : STD_LOGIC;
  signal fifo_rreq_n_42 : STD_LOGIC;
  signal fifo_rreq_n_43 : STD_LOGIC;
  signal fifo_rreq_n_44 : STD_LOGIC;
  signal fifo_rreq_n_45 : STD_LOGIC;
  signal fifo_rreq_n_46 : STD_LOGIC;
  signal fifo_rreq_n_47 : STD_LOGIC;
  signal fifo_rreq_n_48 : STD_LOGIC;
  signal fifo_rreq_n_49 : STD_LOGIC;
  signal fifo_rreq_n_50 : STD_LOGIC;
  signal fifo_rreq_n_51 : STD_LOGIC;
  signal fifo_rreq_n_52 : STD_LOGIC;
  signal fifo_rreq_n_53 : STD_LOGIC;
  signal fifo_rreq_n_54 : STD_LOGIC;
  signal fifo_rreq_n_55 : STD_LOGIC;
  signal fifo_rreq_n_56 : STD_LOGIC;
  signal fifo_rreq_n_57 : STD_LOGIC;
  signal fifo_rreq_n_58 : STD_LOGIC;
  signal fifo_rreq_n_59 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal gmem_RREADY : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal ready_for_outstanding : STD_LOGIC;
  signal rreq_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal tmp_len0_carry_n_5 : STD_LOGIC;
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  ARVALID_Dummy <= \^arvalid_dummy\;
  dout_vld_reg <= \^dout_vld_reg\;
buff_rdata: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => push_0,
      Q(0) => Q(3),
      SR(0) => SR(0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter8_0 => ap_enable_reg_pp0_iter8_0,
      ap_rst_n => ap_rst_n,
      din(33 downto 0) => din(33 downto 0),
      dout(32) => burst_ready,
      dout(31 downto 0) => dout(31 downto 0),
      dout_vld_reg_0 => \^dout_vld_reg\,
      full_n_reg_0 => RREADY_Dummy,
      gmem_RREADY => gmem_RREADY,
      \mOutPtr_reg[2]_0\ => ready_for_outstanding_reg_0,
      \mOutPtr_reg[2]_1\ => fifo_rreq_n_74,
      mem_reg(0) => mem_reg(0)
    );
\data_p2[67]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arvalid_dummy\,
      I1 => ARREADY_Dummy,
      O => E(0)
    );
fifo_rreq: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo_12
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      E(0) => next_rreq,
      Q(62) => rreq_len(0),
      Q(61) => fifo_rreq_n_10,
      Q(60) => fifo_rreq_n_11,
      Q(59) => fifo_rreq_n_12,
      Q(58) => fifo_rreq_n_13,
      Q(57) => fifo_rreq_n_14,
      Q(56) => fifo_rreq_n_15,
      Q(55) => fifo_rreq_n_16,
      Q(54) => fifo_rreq_n_17,
      Q(53) => fifo_rreq_n_18,
      Q(52) => fifo_rreq_n_19,
      Q(51) => fifo_rreq_n_20,
      Q(50) => fifo_rreq_n_21,
      Q(49) => fifo_rreq_n_22,
      Q(48) => fifo_rreq_n_23,
      Q(47) => fifo_rreq_n_24,
      Q(46) => fifo_rreq_n_25,
      Q(45) => fifo_rreq_n_26,
      Q(44) => fifo_rreq_n_27,
      Q(43) => fifo_rreq_n_28,
      Q(42) => fifo_rreq_n_29,
      Q(41) => fifo_rreq_n_30,
      Q(40) => fifo_rreq_n_31,
      Q(39) => fifo_rreq_n_32,
      Q(38) => fifo_rreq_n_33,
      Q(37) => fifo_rreq_n_34,
      Q(36) => fifo_rreq_n_35,
      Q(35) => fifo_rreq_n_36,
      Q(34) => fifo_rreq_n_37,
      Q(33) => fifo_rreq_n_38,
      Q(32) => fifo_rreq_n_39,
      Q(31) => fifo_rreq_n_40,
      Q(30) => fifo_rreq_n_41,
      Q(29) => fifo_rreq_n_42,
      Q(28) => fifo_rreq_n_43,
      Q(27) => fifo_rreq_n_44,
      Q(26) => fifo_rreq_n_45,
      Q(25) => fifo_rreq_n_46,
      Q(24) => fifo_rreq_n_47,
      Q(23) => fifo_rreq_n_48,
      Q(22) => fifo_rreq_n_49,
      Q(21) => fifo_rreq_n_50,
      Q(20) => fifo_rreq_n_51,
      Q(19) => fifo_rreq_n_52,
      Q(18) => fifo_rreq_n_53,
      Q(17) => fifo_rreq_n_54,
      Q(16) => fifo_rreq_n_55,
      Q(15) => fifo_rreq_n_56,
      Q(14) => fifo_rreq_n_57,
      Q(13) => fifo_rreq_n_58,
      Q(12) => fifo_rreq_n_59,
      Q(11) => fifo_rreq_n_60,
      Q(10) => fifo_rreq_n_61,
      Q(9) => fifo_rreq_n_62,
      Q(8) => fifo_rreq_n_63,
      Q(7) => fifo_rreq_n_64,
      Q(6) => fifo_rreq_n_65,
      Q(5) => fifo_rreq_n_66,
      Q(4) => fifo_rreq_n_67,
      Q(3) => fifo_rreq_n_68,
      Q(2) => fifo_rreq_n_69,
      Q(1) => fifo_rreq_n_70,
      Q(0) => fifo_rreq_n_71,
      S(0) => fifo_rreq_n_8,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[2]\(0),
      \ap_CS_fsm_reg[2]_0\ => fifo_rreq_n_74,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter8_0 => ap_enable_reg_pp0_iter8_0,
      ap_rst_n => ap_rst_n,
      dout(0) => burst_ready,
      \dout_reg[16]__0\(5 downto 0) => Q(5 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      \dout_reg[64]\ => fifo_rreq_n_72,
      full_n_reg_0 => full_n_reg,
      full_n_reg_1 => full_n_reg_0,
      gmem_RREADY => gmem_RREADY,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      push => push,
      ready_for_outstanding => ready_for_outstanding,
      ready_for_outstanding_reg => \^dout_vld_reg\,
      ready_for_outstanding_reg_0 => ready_for_outstanding_reg_0,
      state_fu_184(1 downto 0) => state_fu_184(1 downto 0),
      tmp_valid_reg => \^arvalid_dummy\
    );
ready_for_outstanding_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ready_for_outstanding,
      Q => RBURST_READY_Dummy,
      R => SR(0)
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_63,
      Q => \tmp_len_reg[31]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_62,
      Q => \tmp_len_reg[31]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_61,
      Q => \tmp_len_reg[31]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_60,
      Q => \tmp_len_reg[31]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_59,
      Q => \tmp_len_reg[31]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_58,
      Q => \tmp_len_reg[31]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_57,
      Q => \tmp_len_reg[31]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_56,
      Q => \tmp_len_reg[31]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_55,
      Q => \tmp_len_reg[31]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_54,
      Q => \tmp_len_reg[31]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_53,
      Q => \tmp_len_reg[31]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_52,
      Q => \tmp_len_reg[31]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_51,
      Q => \tmp_len_reg[31]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_50,
      Q => \tmp_len_reg[31]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_49,
      Q => \tmp_len_reg[31]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_48,
      Q => \tmp_len_reg[31]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_47,
      Q => \tmp_len_reg[31]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_46,
      Q => \tmp_len_reg[31]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_45,
      Q => \tmp_len_reg[31]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_44,
      Q => \tmp_len_reg[31]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_71,
      Q => \tmp_len_reg[31]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_43,
      Q => \tmp_len_reg[31]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_42,
      Q => \tmp_len_reg[31]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_41,
      Q => \tmp_len_reg[31]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_40,
      Q => \tmp_len_reg[31]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_39,
      Q => \tmp_len_reg[31]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_38,
      Q => \tmp_len_reg[31]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_37,
      Q => \tmp_len_reg[31]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_36,
      Q => \tmp_len_reg[31]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_35,
      Q => \tmp_len_reg[31]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_34,
      Q => \tmp_len_reg[31]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_70,
      Q => \tmp_len_reg[31]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_33,
      Q => \tmp_len_reg[31]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_32,
      Q => \tmp_len_reg[31]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_31,
      Q => \tmp_len_reg[31]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_30,
      Q => \tmp_len_reg[31]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_29,
      Q => \tmp_len_reg[31]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_28,
      Q => \tmp_len_reg[31]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_27,
      Q => \tmp_len_reg[31]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_26,
      Q => \tmp_len_reg[31]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_25,
      Q => \tmp_len_reg[31]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_24,
      Q => \tmp_len_reg[31]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_69,
      Q => \tmp_len_reg[31]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_23,
      Q => \tmp_len_reg[31]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_22,
      Q => \tmp_len_reg[31]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_21,
      Q => \tmp_len_reg[31]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_20,
      Q => \tmp_len_reg[31]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_19,
      Q => \tmp_len_reg[31]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_18,
      Q => \tmp_len_reg[31]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_17,
      Q => \tmp_len_reg[31]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_16,
      Q => \tmp_len_reg[31]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_15,
      Q => \tmp_len_reg[31]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_14,
      Q => \tmp_len_reg[31]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_68,
      Q => \tmp_len_reg[31]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_13,
      Q => \tmp_len_reg[31]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_12,
      Q => \tmp_len_reg[31]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_11,
      Q => \tmp_len_reg[31]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_10,
      Q => \tmp_len_reg[31]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_67,
      Q => \tmp_len_reg[31]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_66,
      Q => \tmp_len_reg[31]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_65,
      Q => \tmp_len_reg[31]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_n_64,
      Q => \tmp_len_reg[31]_0\(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_5,
      CO(0) => tmp_len0_carry_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => rreq_len(0),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(31),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_rreq_n_8,
      S(0) => '1'
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(2),
      Q => \tmp_len_reg[31]_0\(62),
      R => SR(0)
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => tmp_len0(31),
      Q => \tmp_len_reg[31]_0\(63),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rreq_n_72,
      Q => \^arvalid_dummy\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_read is
  port (
    ARREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    din : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC;
    RREADY_Dummy : in STD_LOGIC;
    ARVALID_Dummy : in STD_LOGIC;
    RBURST_READY_Dummy : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_read : entity is "equalizer_gmem_m_axi_read";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_read;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_read is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal araddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal beat_len : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal burst_valid : STD_LOGIC;
  signal \^could_multi_bursts.arvalid_dummy_reg_0\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[63]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \^could_multi_bursts.arlen_buf_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.last_loop__10\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr[13]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal fifo_burst_n_4 : STD_LOGIC;
  signal fifo_burst_n_6 : STD_LOGIC;
  signal fifo_burst_n_7 : STD_LOGIC;
  signal fifo_rctl_n_10 : STD_LOGIC;
  signal fifo_rctl_n_11 : STD_LOGIC;
  signal fifo_rctl_n_12 : STD_LOGIC;
  signal fifo_rctl_n_13 : STD_LOGIC;
  signal fifo_rctl_n_14 : STD_LOGIC;
  signal fifo_rctl_n_15 : STD_LOGIC;
  signal fifo_rctl_n_16 : STD_LOGIC;
  signal fifo_rctl_n_17 : STD_LOGIC;
  signal fifo_rctl_n_5 : STD_LOGIC;
  signal fifo_rctl_n_8 : STD_LOGIC;
  signal fifo_rctl_n_9 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_3 : STD_LOGIC;
  signal \last_sect_carry__0_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal \last_sect_carry_i_1__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_2__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_3__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry_i_4__0_n_3\ : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal pop : STD_LOGIC;
  signal rreq_handling_reg_n_3 : STD_LOGIC;
  signal rreq_valid : STD_LOGIC;
  signal rs_rreq_n_10 : STD_LOGIC;
  signal rs_rreq_n_100 : STD_LOGIC;
  signal rs_rreq_n_101 : STD_LOGIC;
  signal rs_rreq_n_102 : STD_LOGIC;
  signal rs_rreq_n_103 : STD_LOGIC;
  signal rs_rreq_n_104 : STD_LOGIC;
  signal rs_rreq_n_105 : STD_LOGIC;
  signal rs_rreq_n_106 : STD_LOGIC;
  signal rs_rreq_n_107 : STD_LOGIC;
  signal rs_rreq_n_108 : STD_LOGIC;
  signal rs_rreq_n_109 : STD_LOGIC;
  signal rs_rreq_n_11 : STD_LOGIC;
  signal rs_rreq_n_110 : STD_LOGIC;
  signal rs_rreq_n_111 : STD_LOGIC;
  signal rs_rreq_n_112 : STD_LOGIC;
  signal rs_rreq_n_113 : STD_LOGIC;
  signal rs_rreq_n_114 : STD_LOGIC;
  signal rs_rreq_n_115 : STD_LOGIC;
  signal rs_rreq_n_116 : STD_LOGIC;
  signal rs_rreq_n_117 : STD_LOGIC;
  signal rs_rreq_n_118 : STD_LOGIC;
  signal rs_rreq_n_119 : STD_LOGIC;
  signal rs_rreq_n_12 : STD_LOGIC;
  signal rs_rreq_n_120 : STD_LOGIC;
  signal rs_rreq_n_121 : STD_LOGIC;
  signal rs_rreq_n_122 : STD_LOGIC;
  signal rs_rreq_n_123 : STD_LOGIC;
  signal rs_rreq_n_124 : STD_LOGIC;
  signal rs_rreq_n_125 : STD_LOGIC;
  signal rs_rreq_n_126 : STD_LOGIC;
  signal rs_rreq_n_127 : STD_LOGIC;
  signal rs_rreq_n_128 : STD_LOGIC;
  signal rs_rreq_n_129 : STD_LOGIC;
  signal rs_rreq_n_13 : STD_LOGIC;
  signal rs_rreq_n_130 : STD_LOGIC;
  signal rs_rreq_n_131 : STD_LOGIC;
  signal rs_rreq_n_132 : STD_LOGIC;
  signal rs_rreq_n_133 : STD_LOGIC;
  signal rs_rreq_n_134 : STD_LOGIC;
  signal rs_rreq_n_135 : STD_LOGIC;
  signal rs_rreq_n_136 : STD_LOGIC;
  signal rs_rreq_n_137 : STD_LOGIC;
  signal rs_rreq_n_138 : STD_LOGIC;
  signal rs_rreq_n_139 : STD_LOGIC;
  signal rs_rreq_n_14 : STD_LOGIC;
  signal rs_rreq_n_140 : STD_LOGIC;
  signal rs_rreq_n_141 : STD_LOGIC;
  signal rs_rreq_n_142 : STD_LOGIC;
  signal rs_rreq_n_143 : STD_LOGIC;
  signal rs_rreq_n_144 : STD_LOGIC;
  signal rs_rreq_n_145 : STD_LOGIC;
  signal rs_rreq_n_146 : STD_LOGIC;
  signal rs_rreq_n_147 : STD_LOGIC;
  signal rs_rreq_n_148 : STD_LOGIC;
  signal rs_rreq_n_149 : STD_LOGIC;
  signal rs_rreq_n_15 : STD_LOGIC;
  signal rs_rreq_n_150 : STD_LOGIC;
  signal rs_rreq_n_151 : STD_LOGIC;
  signal rs_rreq_n_152 : STD_LOGIC;
  signal rs_rreq_n_153 : STD_LOGIC;
  signal rs_rreq_n_154 : STD_LOGIC;
  signal rs_rreq_n_155 : STD_LOGIC;
  signal rs_rreq_n_156 : STD_LOGIC;
  signal rs_rreq_n_157 : STD_LOGIC;
  signal rs_rreq_n_158 : STD_LOGIC;
  signal rs_rreq_n_159 : STD_LOGIC;
  signal rs_rreq_n_16 : STD_LOGIC;
  signal rs_rreq_n_160 : STD_LOGIC;
  signal rs_rreq_n_161 : STD_LOGIC;
  signal rs_rreq_n_162 : STD_LOGIC;
  signal rs_rreq_n_163 : STD_LOGIC;
  signal rs_rreq_n_164 : STD_LOGIC;
  signal rs_rreq_n_165 : STD_LOGIC;
  signal rs_rreq_n_166 : STD_LOGIC;
  signal rs_rreq_n_167 : STD_LOGIC;
  signal rs_rreq_n_168 : STD_LOGIC;
  signal rs_rreq_n_169 : STD_LOGIC;
  signal rs_rreq_n_17 : STD_LOGIC;
  signal rs_rreq_n_170 : STD_LOGIC;
  signal rs_rreq_n_171 : STD_LOGIC;
  signal rs_rreq_n_172 : STD_LOGIC;
  signal rs_rreq_n_173 : STD_LOGIC;
  signal rs_rreq_n_174 : STD_LOGIC;
  signal rs_rreq_n_175 : STD_LOGIC;
  signal rs_rreq_n_176 : STD_LOGIC;
  signal rs_rreq_n_177 : STD_LOGIC;
  signal rs_rreq_n_178 : STD_LOGIC;
  signal rs_rreq_n_179 : STD_LOGIC;
  signal rs_rreq_n_18 : STD_LOGIC;
  signal rs_rreq_n_180 : STD_LOGIC;
  signal rs_rreq_n_181 : STD_LOGIC;
  signal rs_rreq_n_182 : STD_LOGIC;
  signal rs_rreq_n_183 : STD_LOGIC;
  signal rs_rreq_n_184 : STD_LOGIC;
  signal rs_rreq_n_19 : STD_LOGIC;
  signal rs_rreq_n_20 : STD_LOGIC;
  signal rs_rreq_n_21 : STD_LOGIC;
  signal rs_rreq_n_22 : STD_LOGIC;
  signal rs_rreq_n_23 : STD_LOGIC;
  signal rs_rreq_n_24 : STD_LOGIC;
  signal rs_rreq_n_25 : STD_LOGIC;
  signal rs_rreq_n_26 : STD_LOGIC;
  signal rs_rreq_n_27 : STD_LOGIC;
  signal rs_rreq_n_28 : STD_LOGIC;
  signal rs_rreq_n_29 : STD_LOGIC;
  signal rs_rreq_n_30 : STD_LOGIC;
  signal rs_rreq_n_31 : STD_LOGIC;
  signal rs_rreq_n_32 : STD_LOGIC;
  signal rs_rreq_n_33 : STD_LOGIC;
  signal rs_rreq_n_34 : STD_LOGIC;
  signal rs_rreq_n_35 : STD_LOGIC;
  signal rs_rreq_n_36 : STD_LOGIC;
  signal rs_rreq_n_37 : STD_LOGIC;
  signal rs_rreq_n_38 : STD_LOGIC;
  signal rs_rreq_n_39 : STD_LOGIC;
  signal rs_rreq_n_40 : STD_LOGIC;
  signal rs_rreq_n_41 : STD_LOGIC;
  signal rs_rreq_n_42 : STD_LOGIC;
  signal rs_rreq_n_43 : STD_LOGIC;
  signal rs_rreq_n_44 : STD_LOGIC;
  signal rs_rreq_n_45 : STD_LOGIC;
  signal rs_rreq_n_46 : STD_LOGIC;
  signal rs_rreq_n_47 : STD_LOGIC;
  signal rs_rreq_n_48 : STD_LOGIC;
  signal rs_rreq_n_49 : STD_LOGIC;
  signal rs_rreq_n_5 : STD_LOGIC;
  signal rs_rreq_n_50 : STD_LOGIC;
  signal rs_rreq_n_51 : STD_LOGIC;
  signal rs_rreq_n_52 : STD_LOGIC;
  signal rs_rreq_n_53 : STD_LOGIC;
  signal rs_rreq_n_54 : STD_LOGIC;
  signal rs_rreq_n_55 : STD_LOGIC;
  signal rs_rreq_n_56 : STD_LOGIC;
  signal rs_rreq_n_57 : STD_LOGIC;
  signal rs_rreq_n_59 : STD_LOGIC;
  signal rs_rreq_n_6 : STD_LOGIC;
  signal rs_rreq_n_60 : STD_LOGIC;
  signal rs_rreq_n_61 : STD_LOGIC;
  signal rs_rreq_n_62 : STD_LOGIC;
  signal rs_rreq_n_63 : STD_LOGIC;
  signal rs_rreq_n_64 : STD_LOGIC;
  signal rs_rreq_n_65 : STD_LOGIC;
  signal rs_rreq_n_66 : STD_LOGIC;
  signal rs_rreq_n_67 : STD_LOGIC;
  signal rs_rreq_n_68 : STD_LOGIC;
  signal rs_rreq_n_69 : STD_LOGIC;
  signal rs_rreq_n_7 : STD_LOGIC;
  signal rs_rreq_n_70 : STD_LOGIC;
  signal rs_rreq_n_71 : STD_LOGIC;
  signal rs_rreq_n_72 : STD_LOGIC;
  signal rs_rreq_n_73 : STD_LOGIC;
  signal rs_rreq_n_74 : STD_LOGIC;
  signal rs_rreq_n_75 : STD_LOGIC;
  signal rs_rreq_n_76 : STD_LOGIC;
  signal rs_rreq_n_77 : STD_LOGIC;
  signal rs_rreq_n_78 : STD_LOGIC;
  signal rs_rreq_n_79 : STD_LOGIC;
  signal rs_rreq_n_8 : STD_LOGIC;
  signal rs_rreq_n_80 : STD_LOGIC;
  signal rs_rreq_n_81 : STD_LOGIC;
  signal rs_rreq_n_82 : STD_LOGIC;
  signal rs_rreq_n_83 : STD_LOGIC;
  signal rs_rreq_n_84 : STD_LOGIC;
  signal rs_rreq_n_85 : STD_LOGIC;
  signal rs_rreq_n_86 : STD_LOGIC;
  signal rs_rreq_n_87 : STD_LOGIC;
  signal rs_rreq_n_88 : STD_LOGIC;
  signal rs_rreq_n_89 : STD_LOGIC;
  signal rs_rreq_n_9 : STD_LOGIC;
  signal rs_rreq_n_90 : STD_LOGIC;
  signal rs_rreq_n_91 : STD_LOGIC;
  signal rs_rreq_n_92 : STD_LOGIC;
  signal rs_rreq_n_93 : STD_LOGIC;
  signal rs_rreq_n_94 : STD_LOGIC;
  signal rs_rreq_n_95 : STD_LOGIC;
  signal rs_rreq_n_96 : STD_LOGIC;
  signal rs_rreq_n_97 : STD_LOGIC;
  signal rs_rreq_n_98 : STD_LOGIC;
  signal rs_rreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2__0_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[32]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[33]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[34]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[35]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[36]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[37]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[38]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[39]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[40]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[41]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[42]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[43]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[44]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[45]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[46]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[47]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[48]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[49]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[50]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[51]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[52]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[53]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[54]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[55]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[56]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[57]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[58]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[59]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[60]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[61]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[62]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[63]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair127";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[63]_i_4\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1__0\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1__0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair133";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  \could_multi_bursts.ARVALID_Dummy_reg_0\ <= \^could_multi_bursts.arvalid_dummy_reg_0\;
  \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) <= \^could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0);
  m_axi_gmem_ARADDR(61 downto 0) <= \^m_axi_gmem_araddr\(61 downto 0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => p_1_in(2),
      Q => beat_len(0),
      R => SR(0)
    );
\beat_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_57,
      Q => beat_len(9),
      R => SR(0)
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_8,
      Q => \^could_multi_bursts.arvalid_dummy_reg_0\,
      R => SR(0)
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(32),
      O => araddr_tmp(32)
    );
\could_multi_bursts.araddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(33),
      O => araddr_tmp(33)
    );
\could_multi_bursts.araddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(34),
      O => araddr_tmp(34)
    );
\could_multi_bursts.araddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(35),
      O => araddr_tmp(35)
    );
\could_multi_bursts.araddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(36),
      O => araddr_tmp(36)
    );
\could_multi_bursts.araddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(37),
      O => araddr_tmp(37)
    );
\could_multi_bursts.araddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(38),
      O => araddr_tmp(38)
    );
\could_multi_bursts.araddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(39),
      O => araddr_tmp(39)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(40),
      O => araddr_tmp(40)
    );
\could_multi_bursts.araddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(41),
      O => araddr_tmp(41)
    );
\could_multi_bursts.araddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(42),
      O => araddr_tmp(42)
    );
\could_multi_bursts.araddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(43),
      O => araddr_tmp(43)
    );
\could_multi_bursts.araddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(44),
      O => araddr_tmp(44)
    );
\could_multi_bursts.araddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(45),
      O => araddr_tmp(45)
    );
\could_multi_bursts.araddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(46),
      O => araddr_tmp(46)
    );
\could_multi_bursts.araddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(47),
      O => araddr_tmp(47)
    );
\could_multi_bursts.araddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(48),
      O => araddr_tmp(48)
    );
\could_multi_bursts.araddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(49),
      O => araddr_tmp(49)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(2),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(1),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(0),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.araddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(50),
      O => araddr_tmp(50)
    );
\could_multi_bursts.araddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(51),
      O => araddr_tmp(51)
    );
\could_multi_bursts.araddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(52),
      O => araddr_tmp(52)
    );
\could_multi_bursts.araddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(53),
      O => araddr_tmp(53)
    );
\could_multi_bursts.araddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(54),
      O => araddr_tmp(54)
    );
\could_multi_bursts.araddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(55),
      O => araddr_tmp(55)
    );
\could_multi_bursts.araddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(56),
      O => araddr_tmp(56)
    );
\could_multi_bursts.araddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(57),
      O => araddr_tmp(57)
    );
\could_multi_bursts.araddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(58),
      O => araddr_tmp(58)
    );
\could_multi_bursts.araddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(59),
      O => araddr_tmp(59)
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(60),
      O => araddr_tmp(60)
    );
\could_multi_bursts.araddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(61),
      O => araddr_tmp(61)
    );
\could_multi_bursts.araddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(62),
      O => araddr_tmp(62)
    );
\could_multi_bursts.araddr_buf[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(63),
      O => araddr_tmp(63)
    );
\could_multi_bursts.araddr_buf[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.araddr_buf[63]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(4),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \^m_axi_gmem_araddr\(3),
      I1 => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      I2 => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      I3 => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      I4 => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \could_multi_bursts.araddr_buf[63]_i_3_n_3\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(10),
      Q => \^m_axi_gmem_araddr\(8),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(11),
      Q => \^m_axi_gmem_araddr\(9),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(12),
      Q => \^m_axi_gmem_araddr\(10),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_gmem_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_gmem_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(13),
      Q => \^m_axi_gmem_araddr\(11),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(14),
      Q => \^m_axi_gmem_araddr\(12),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(15),
      Q => \^m_axi_gmem_araddr\(13),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(16),
      Q => \^m_axi_gmem_araddr\(14),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_gmem_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(17),
      Q => \^m_axi_gmem_araddr\(15),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(18),
      Q => \^m_axi_gmem_araddr\(16),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(19),
      Q => \^m_axi_gmem_araddr\(17),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(20),
      Q => \^m_axi_gmem_araddr\(18),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_gmem_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(21),
      Q => \^m_axi_gmem_araddr\(19),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(22),
      Q => \^m_axi_gmem_araddr\(20),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(23),
      Q => \^m_axi_gmem_araddr\(21),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(24),
      Q => \^m_axi_gmem_araddr\(22),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_gmem_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(25),
      Q => \^m_axi_gmem_araddr\(23),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(26),
      Q => \^m_axi_gmem_araddr\(24),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(27),
      Q => \^m_axi_gmem_araddr\(25),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(28),
      Q => \^m_axi_gmem_araddr\(26),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_gmem_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(29),
      Q => \^m_axi_gmem_araddr\(27),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(2),
      Q => \^m_axi_gmem_araddr\(0),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(30),
      Q => \^m_axi_gmem_araddr\(28),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(31),
      Q => \^m_axi_gmem_araddr\(29),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(32),
      Q => \^m_axi_gmem_araddr\(30),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \^m_axi_gmem_araddr\(30 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(33),
      Q => \^m_axi_gmem_araddr\(31),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(34),
      Q => \^m_axi_gmem_araddr\(32),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(35),
      Q => \^m_axi_gmem_araddr\(33),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(36),
      Q => \^m_axi_gmem_araddr\(34),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \^m_axi_gmem_araddr\(34 downto 31)
    );
\could_multi_bursts.araddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(37),
      Q => \^m_axi_gmem_araddr\(35),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(38),
      Q => \^m_axi_gmem_araddr\(36),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(39),
      Q => \^m_axi_gmem_araddr\(37),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(3),
      Q => \^m_axi_gmem_araddr\(1),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(40),
      Q => \^m_axi_gmem_araddr\(38),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \^m_axi_gmem_araddr\(38 downto 35)
    );
\could_multi_bursts.araddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(41),
      Q => \^m_axi_gmem_araddr\(39),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(42),
      Q => \^m_axi_gmem_araddr\(40),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(43),
      Q => \^m_axi_gmem_araddr\(41),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(44),
      Q => \^m_axi_gmem_araddr\(42),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \^m_axi_gmem_araddr\(42 downto 39)
    );
\could_multi_bursts.araddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(45),
      Q => \^m_axi_gmem_araddr\(43),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(46),
      Q => \^m_axi_gmem_araddr\(44),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(47),
      Q => \^m_axi_gmem_araddr\(45),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(48),
      Q => \^m_axi_gmem_araddr\(46),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \^m_axi_gmem_araddr\(46 downto 43)
    );
\could_multi_bursts.araddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(49),
      Q => \^m_axi_gmem_araddr\(47),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(4),
      Q => \^m_axi_gmem_araddr\(2),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_gmem_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(50),
      Q => \^m_axi_gmem_araddr\(48),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(51),
      Q => \^m_axi_gmem_araddr\(49),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(52),
      Q => \^m_axi_gmem_araddr\(50),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \^m_axi_gmem_araddr\(50 downto 47)
    );
\could_multi_bursts.araddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(53),
      Q => \^m_axi_gmem_araddr\(51),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(54),
      Q => \^m_axi_gmem_araddr\(52),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(55),
      Q => \^m_axi_gmem_araddr\(53),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(56),
      Q => \^m_axi_gmem_araddr\(54),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \^m_axi_gmem_araddr\(54 downto 51)
    );
\could_multi_bursts.araddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(57),
      Q => \^m_axi_gmem_araddr\(55),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(58),
      Q => \^m_axi_gmem_araddr\(56),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(59),
      Q => \^m_axi_gmem_araddr\(57),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(5),
      Q => \^m_axi_gmem_araddr\(3),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(60),
      Q => \^m_axi_gmem_araddr\(58),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \^m_axi_gmem_araddr\(58 downto 55)
    );
\could_multi_bursts.araddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(61),
      Q => \^m_axi_gmem_araddr\(59),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(62),
      Q => \^m_axi_gmem_araddr\(60),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(63),
      Q => \^m_axi_gmem_araddr\(61),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[63]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[63]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_gmem_araddr\(61 downto 59)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(6),
      Q => \^m_axi_gmem_araddr\(4),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(7),
      Q => \^m_axi_gmem_araddr\(5),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(8),
      Q => \^m_axi_gmem_araddr\(6),
      R => SR(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_gmem_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_gmem_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => araddr_tmp(9),
      Q => \^m_axi_gmem_araddr\(7),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_16,
      D => fifo_rctl_n_13,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(0),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_16,
      D => fifo_rctl_n_14,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(1),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_16,
      D => fifo_rctl_n_15,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(2),
      R => SR(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_16,
      D => fifo_rctl_n_17,
      Q => \^could_multi_bursts.arlen_buf_reg[3]_0\(3),
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__1\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__1\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__1\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__1\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__1\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => \p_0_in__1\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \p_0_in__1\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_rctl_n_11
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_10,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => SR(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_109,
      I1 => rs_rreq_n_57,
      O => \end_addr[13]_i_2_n_3\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_110,
      I1 => rs_rreq_n_57,
      O => \end_addr[13]_i_3_n_3\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_111,
      I1 => rs_rreq_n_57,
      O => \end_addr[13]_i_4_n_3\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_112,
      I1 => rs_rreq_n_57,
      O => \end_addr[13]_i_5_n_3\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_105,
      I1 => rs_rreq_n_57,
      O => \end_addr[17]_i_2_n_3\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_106,
      I1 => rs_rreq_n_57,
      O => \end_addr[17]_i_3_n_3\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_107,
      I1 => rs_rreq_n_57,
      O => \end_addr[17]_i_4_n_3\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_108,
      I1 => rs_rreq_n_57,
      O => \end_addr[17]_i_5_n_3\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_101,
      I1 => rs_rreq_n_57,
      O => \end_addr[21]_i_2_n_3\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_102,
      I1 => rs_rreq_n_57,
      O => \end_addr[21]_i_3_n_3\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_103,
      I1 => rs_rreq_n_57,
      O => \end_addr[21]_i_4_n_3\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_104,
      I1 => rs_rreq_n_57,
      O => \end_addr[21]_i_5_n_3\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_97,
      I1 => rs_rreq_n_57,
      O => \end_addr[25]_i_2_n_3\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_98,
      I1 => rs_rreq_n_57,
      O => \end_addr[25]_i_3_n_3\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_99,
      I1 => rs_rreq_n_57,
      O => \end_addr[25]_i_4_n_3\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_100,
      I1 => rs_rreq_n_57,
      O => \end_addr[25]_i_5_n_3\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_93,
      I1 => rs_rreq_n_57,
      O => \end_addr[29]_i_2_n_3\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_94,
      I1 => rs_rreq_n_57,
      O => \end_addr[29]_i_3_n_3\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_95,
      I1 => rs_rreq_n_57,
      O => \end_addr[29]_i_4_n_3\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_96,
      I1 => rs_rreq_n_57,
      O => \end_addr[29]_i_5_n_3\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_91,
      I1 => rs_rreq_n_57,
      O => \end_addr[33]_i_2_n_3\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_92,
      I1 => rs_rreq_n_57,
      O => \end_addr[33]_i_3_n_3\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_117,
      I1 => rs_rreq_n_57,
      O => \end_addr[5]_i_2_n_3\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_118,
      I1 => rs_rreq_n_57,
      O => \end_addr[5]_i_3_n_3\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_119,
      I1 => rs_rreq_n_57,
      O => \end_addr[5]_i_4_n_3\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_120,
      I1 => p_1_in(2),
      O => \end_addr[5]_i_5_n_3\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_113,
      I1 => rs_rreq_n_57,
      O => \end_addr[9]_i_2_n_3\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_114,
      I1 => rs_rreq_n_57,
      O => \end_addr[9]_i_3_n_3\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_115,
      I1 => rs_rreq_n_57,
      O => \end_addr[9]_i_4_n_3\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_rreq_n_116,
      I1 => rs_rreq_n_57,
      O => \end_addr[9]_i_5_n_3\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_176,
      Q => \end_addr_reg_n_3_[10]\,
      R => SR(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_175,
      Q => \end_addr_reg_n_3_[11]\,
      R => SR(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_174,
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_173,
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_172,
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_171,
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_170,
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_169,
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_168,
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_167,
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_166,
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_165,
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_164,
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_163,
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_162,
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_161,
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_160,
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_159,
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_158,
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_157,
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_184,
      Q => \end_addr_reg_n_3_[2]\,
      R => SR(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_156,
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_155,
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_154,
      Q => p_0_in0_in(20),
      R => SR(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_153,
      Q => p_0_in0_in(21),
      R => SR(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_152,
      Q => p_0_in0_in(22),
      R => SR(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_151,
      Q => p_0_in0_in(23),
      R => SR(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_150,
      Q => p_0_in0_in(24),
      R => SR(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_149,
      Q => p_0_in0_in(25),
      R => SR(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_148,
      Q => p_0_in0_in(26),
      R => SR(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_147,
      Q => p_0_in0_in(27),
      R => SR(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_183,
      Q => \end_addr_reg_n_3_[3]\,
      R => SR(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_146,
      Q => p_0_in0_in(28),
      R => SR(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_145,
      Q => p_0_in0_in(29),
      R => SR(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_144,
      Q => p_0_in0_in(30),
      R => SR(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_143,
      Q => p_0_in0_in(31),
      R => SR(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_142,
      Q => p_0_in0_in(32),
      R => SR(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_141,
      Q => p_0_in0_in(33),
      R => SR(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_140,
      Q => p_0_in0_in(34),
      R => SR(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_139,
      Q => p_0_in0_in(35),
      R => SR(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_138,
      Q => p_0_in0_in(36),
      R => SR(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_137,
      Q => p_0_in0_in(37),
      R => SR(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_182,
      Q => \end_addr_reg_n_3_[4]\,
      R => SR(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_136,
      Q => p_0_in0_in(38),
      R => SR(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_135,
      Q => p_0_in0_in(39),
      R => SR(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_134,
      Q => p_0_in0_in(40),
      R => SR(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_133,
      Q => p_0_in0_in(41),
      R => SR(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_132,
      Q => p_0_in0_in(42),
      R => SR(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_131,
      Q => p_0_in0_in(43),
      R => SR(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_130,
      Q => p_0_in0_in(44),
      R => SR(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_129,
      Q => p_0_in0_in(45),
      R => SR(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_128,
      Q => p_0_in0_in(46),
      R => SR(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_127,
      Q => p_0_in0_in(47),
      R => SR(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_181,
      Q => \end_addr_reg_n_3_[5]\,
      R => SR(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_126,
      Q => p_0_in0_in(48),
      R => SR(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_125,
      Q => p_0_in0_in(49),
      R => SR(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_124,
      Q => p_0_in0_in(50),
      R => SR(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_123,
      Q => p_0_in0_in(51),
      R => SR(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_180,
      Q => \end_addr_reg_n_3_[6]\,
      R => SR(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_179,
      Q => \end_addr_reg_n_3_[7]\,
      R => SR(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_178,
      Q => \end_addr_reg_n_3_[8]\,
      R => SR(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_177,
      Q => \end_addr_reg_n_3_[9]\,
      R => SR(0)
    );
fifo_burst: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_16\
     port map (
      Q(0) => \^q\(32),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      din(0) => din(0),
      \dout_reg[0]\ => last_sect_buf_reg_n_3,
      \dout_reg[0]_0\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \dout_reg[0]_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      dout_vld_reg_0(0) => \^state_reg[0]\(0),
      empty_n_reg_0 => fifo_burst_n_4,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      p_13_in => p_13_in,
      pop => pop,
      push => push,
      \sect_len_buf_reg[5]\ => fifo_burst_n_7,
      \sect_len_buf_reg[8]\ => fifo_burst_n_6,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_3_[9]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_3_[8]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_3_[7]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_3_[6]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_3_[5]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_3_[4]\,
      \sect_len_buf_reg[9]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0)
    );
fifo_rctl: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_17\
     port map (
      CO(0) => last_sect,
      E(0) => fifo_rctl_n_5,
      Q(0) => rreq_valid,
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0(0) => fifo_rctl_n_11,
      ap_rst_n_1(0) => fifo_rctl_n_12,
      \could_multi_bursts.ARVALID_Dummy_reg\ => fifo_rctl_n_8,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.ARVALID_Dummy_reg_1\ => \^could_multi_bursts.arvalid_dummy_reg_0\,
      \could_multi_bursts.arlen_buf_reg[3]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.arlen_buf_reg[3]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \could_multi_bursts.arlen_buf_reg[3]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.arlen_buf_reg[3]\(0) => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.last_loop__10\ => \could_multi_bursts.last_loop__10\,
      fifo_rctl_ready => fifo_rctl_ready,
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREADY_0 => fifo_rctl_n_10,
      m_axi_gmem_ARREADY_1 => fifo_rctl_n_13,
      m_axi_gmem_ARREADY_2 => fifo_rctl_n_14,
      m_axi_gmem_ARREADY_3 => fifo_rctl_n_15,
      m_axi_gmem_ARREADY_4 => fifo_rctl_n_16,
      m_axi_gmem_ARREADY_5 => fifo_rctl_n_17,
      next_rreq => next_rreq,
      p_13_in => p_13_in,
      p_14_in => p_14_in,
      rreq_handling_reg => fifo_rctl_n_9,
      rreq_handling_reg_0 => rreq_handling_reg_n_3,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      \sect_len_buf_reg[9]\ => fifo_burst_n_6,
      \sect_len_buf_reg[9]_0\ => fifo_burst_n_7
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_3\,
      S(2) => \first_sect_carry_i_2__0_n_3\,
      S(1) => \first_sect_carry_i_3__0_n_3\,
      S(0) => \first_sect_carry_i_4__0_n_3\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1__0_n_3\,
      S(2) => \first_sect_carry__0_i_2__0_n_3\,
      S(1) => \first_sect_carry__0_i_3__0_n_3\,
      S(0) => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in(21),
      I4 => p_0_in(23),
      I5 => \sect_cnt_reg_n_3_[23]\,
      O => \first_sect_carry__0_i_1__0_n_3\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in(18),
      I4 => p_0_in(20),
      I5 => \sect_cnt_reg_n_3_[20]\,
      O => \first_sect_carry__0_i_2__0_n_3\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in(15),
      I4 => p_0_in(17),
      I5 => \sect_cnt_reg_n_3_[17]\,
      O => \first_sect_carry__0_i_3__0_n_3\
    );
\first_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in(12),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_3_[14]\,
      O => \first_sect_carry__0_i_4__0_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1__0_n_3\,
      S(2) => \first_sect_carry__1_i_2__0_n_3\,
      S(1) => \first_sect_carry__1_i_3__0_n_3\,
      S(0) => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in(33),
      I4 => p_0_in(35),
      I5 => \sect_cnt_reg_n_3_[35]\,
      O => \first_sect_carry__1_i_1__0_n_3\
    );
\first_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in(30),
      I4 => p_0_in(32),
      I5 => \sect_cnt_reg_n_3_[32]\,
      O => \first_sect_carry__1_i_2__0_n_3\
    );
\first_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in(27),
      I4 => p_0_in(29),
      I5 => \sect_cnt_reg_n_3_[29]\,
      O => \first_sect_carry__1_i_3__0_n_3\
    );
\first_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in(24),
      I4 => p_0_in(26),
      I5 => \sect_cnt_reg_n_3_[26]\,
      O => \first_sect_carry__1_i_4__0_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1__0_n_3\,
      S(2) => \first_sect_carry__2_i_2__0_n_3\,
      S(1) => \first_sect_carry__2_i_3__0_n_3\,
      S(0) => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in(45),
      I4 => p_0_in(47),
      I5 => \sect_cnt_reg_n_3_[47]\,
      O => \first_sect_carry__2_i_1__0_n_3\
    );
\first_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in(42),
      I4 => p_0_in(44),
      I5 => \sect_cnt_reg_n_3_[44]\,
      O => \first_sect_carry__2_i_2__0_n_3\
    );
\first_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in(39),
      I4 => p_0_in(41),
      I5 => \sect_cnt_reg_n_3_[41]\,
      O => \first_sect_carry__2_i_3__0_n_3\
    );
\first_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in(36),
      I4 => p_0_in(38),
      I5 => \sect_cnt_reg_n_3_[38]\,
      O => \first_sect_carry__2_i_4__0_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1__0_n_3\,
      S(0) => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in(51),
      I1 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1__0_n_3\
    );
\first_sect_carry__3_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => p_0_in(49),
      I2 => \sect_cnt_reg_n_3_[48]\,
      I3 => p_0_in(48),
      I4 => p_0_in(50),
      I5 => \sect_cnt_reg_n_3_[50]\,
      O => \first_sect_carry__3_i_2__0_n_3\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in(9),
      I4 => p_0_in(11),
      I5 => \sect_cnt_reg_n_3_[11]\,
      O => \first_sect_carry_i_1__0_n_3\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(8),
      I5 => \sect_cnt_reg_n_3_[8]\,
      O => \first_sect_carry_i_2__0_n_3\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in(3),
      I4 => p_0_in(5),
      I5 => \sect_cnt_reg_n_3_[5]\,
      O => \first_sect_carry_i_3__0_n_3\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => \sect_cnt_reg_n_3_[2]\,
      O => \first_sect_carry_i_4__0_n_3\
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_3,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \last_sect_carry_i_1__0_n_3\,
      S(2) => \last_sect_carry_i_2__0_n_3\,
      S(1) => \last_sect_carry_i_3__0_n_3\,
      S(0) => \last_sect_carry_i_4__0_n_3\
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1__0_n_3\,
      S(2) => \last_sect_carry__0_i_2__0_n_3\,
      S(1) => \last_sect_carry__0_i_3__0_n_3\,
      S(0) => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_3_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1__0_n_3\
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_3_[20]\,
      I5 => p_0_in0_in(20),
      O => \last_sect_carry__0_i_2__0_n_3\
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in0_in(15),
      I4 => \sect_cnt_reg_n_3_[17]\,
      I5 => p_0_in0_in(17),
      O => \last_sect_carry__0_i_3__0_n_3\
    );
\last_sect_carry__0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in0_in(12),
      I4 => \sect_cnt_reg_n_3_[14]\,
      I5 => p_0_in0_in(14),
      O => \last_sect_carry__0_i_4__0_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1__0_n_3\,
      S(2) => \last_sect_carry__1_i_2__0_n_3\,
      S(1) => \last_sect_carry__1_i_3__0_n_3\,
      S(0) => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_3_[35]\,
      I5 => p_0_in0_in(35),
      O => \last_sect_carry__1_i_1__0_n_3\
    );
\last_sect_carry__1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in0_in(30),
      I4 => \sect_cnt_reg_n_3_[32]\,
      I5 => p_0_in0_in(32),
      O => \last_sect_carry__1_i_2__0_n_3\
    );
\last_sect_carry__1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_3_[29]\,
      I5 => p_0_in0_in(29),
      O => \last_sect_carry__1_i_3__0_n_3\
    );
\last_sect_carry__1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_3_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4__0_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1__0_n_3\,
      S(2) => \last_sect_carry__2_i_2__0_n_3\,
      S(1) => \last_sect_carry__2_i_3__0_n_3\,
      S(0) => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in0_in(45),
      I4 => \sect_cnt_reg_n_3_[47]\,
      I5 => p_0_in0_in(47),
      O => \last_sect_carry__2_i_1__0_n_3\
    );
\last_sect_carry__2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in0_in(42),
      I4 => \sect_cnt_reg_n_3_[44]\,
      I5 => p_0_in0_in(44),
      O => \last_sect_carry__2_i_2__0_n_3\
    );
\last_sect_carry__2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in0_in(39),
      I4 => \sect_cnt_reg_n_3_[41]\,
      I5 => p_0_in0_in(41),
      O => \last_sect_carry__2_i_3__0_n_3\
    );
\last_sect_carry__2_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in0_in(36),
      I4 => \sect_cnt_reg_n_3_[38]\,
      I5 => p_0_in0_in(38),
      O => \last_sect_carry__2_i_4__0_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_rreq_n_121,
      S(0) => rs_rreq_n_122
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_3_[11]\,
      I5 => p_0_in0_in(11),
      O => \last_sect_carry_i_1__0_n_3\
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in0_in(6),
      I4 => \sect_cnt_reg_n_3_[8]\,
      I5 => p_0_in0_in(8),
      O => \last_sect_carry_i_2__0_n_3\
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_3_[5]\,
      I5 => p_0_in0_in(5),
      O => \last_sect_carry_i_3__0_n_3\
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_3_[2]\,
      I5 => p_0_in0_in(2),
      O => \last_sect_carry_i_4__0_n_3\
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_rctl_n_9,
      Q => rreq_handling_reg_n_3,
      R => SR(0)
    );
rs_rdata: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized2\
     port map (
      Q(0) => \^state_reg[0]\(0),
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      burst_valid => burst_valid,
      \data_p1_reg[32]_0\(32 downto 0) => \^q\(32 downto 0),
      \data_p2_reg[32]_0\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      \dout_reg[0]\ => fifo_burst_n_4,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      pop => pop,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_rreq: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice_18
     port map (
      ARVALID_Dummy => ARVALID_Dummy,
      D(51) => rs_rreq_n_5,
      D(50) => rs_rreq_n_6,
      D(49) => rs_rreq_n_7,
      D(48) => rs_rreq_n_8,
      D(47) => rs_rreq_n_9,
      D(46) => rs_rreq_n_10,
      D(45) => rs_rreq_n_11,
      D(44) => rs_rreq_n_12,
      D(43) => rs_rreq_n_13,
      D(42) => rs_rreq_n_14,
      D(41) => rs_rreq_n_15,
      D(40) => rs_rreq_n_16,
      D(39) => rs_rreq_n_17,
      D(38) => rs_rreq_n_18,
      D(37) => rs_rreq_n_19,
      D(36) => rs_rreq_n_20,
      D(35) => rs_rreq_n_21,
      D(34) => rs_rreq_n_22,
      D(33) => rs_rreq_n_23,
      D(32) => rs_rreq_n_24,
      D(31) => rs_rreq_n_25,
      D(30) => rs_rreq_n_26,
      D(29) => rs_rreq_n_27,
      D(28) => rs_rreq_n_28,
      D(27) => rs_rreq_n_29,
      D(26) => rs_rreq_n_30,
      D(25) => rs_rreq_n_31,
      D(24) => rs_rreq_n_32,
      D(23) => rs_rreq_n_33,
      D(22) => rs_rreq_n_34,
      D(21) => rs_rreq_n_35,
      D(20) => rs_rreq_n_36,
      D(19) => rs_rreq_n_37,
      D(18) => rs_rreq_n_38,
      D(17) => rs_rreq_n_39,
      D(16) => rs_rreq_n_40,
      D(15) => rs_rreq_n_41,
      D(14) => rs_rreq_n_42,
      D(13) => rs_rreq_n_43,
      D(12) => rs_rreq_n_44,
      D(11) => rs_rreq_n_45,
      D(10) => rs_rreq_n_46,
      D(9) => rs_rreq_n_47,
      D(8) => rs_rreq_n_48,
      D(7) => rs_rreq_n_49,
      D(6) => rs_rreq_n_50,
      D(5) => rs_rreq_n_51,
      D(4) => rs_rreq_n_52,
      D(3) => rs_rreq_n_53,
      D(2) => rs_rreq_n_54,
      D(1) => rs_rreq_n_55,
      D(0) => rs_rreq_n_56,
      E(0) => E(0),
      Q(0) => rreq_valid,
      S(1) => rs_rreq_n_121,
      S(0) => rs_rreq_n_122,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      \data_p1_reg[63]_0\(61) => rs_rreq_n_123,
      \data_p1_reg[63]_0\(60) => rs_rreq_n_124,
      \data_p1_reg[63]_0\(59) => rs_rreq_n_125,
      \data_p1_reg[63]_0\(58) => rs_rreq_n_126,
      \data_p1_reg[63]_0\(57) => rs_rreq_n_127,
      \data_p1_reg[63]_0\(56) => rs_rreq_n_128,
      \data_p1_reg[63]_0\(55) => rs_rreq_n_129,
      \data_p1_reg[63]_0\(54) => rs_rreq_n_130,
      \data_p1_reg[63]_0\(53) => rs_rreq_n_131,
      \data_p1_reg[63]_0\(52) => rs_rreq_n_132,
      \data_p1_reg[63]_0\(51) => rs_rreq_n_133,
      \data_p1_reg[63]_0\(50) => rs_rreq_n_134,
      \data_p1_reg[63]_0\(49) => rs_rreq_n_135,
      \data_p1_reg[63]_0\(48) => rs_rreq_n_136,
      \data_p1_reg[63]_0\(47) => rs_rreq_n_137,
      \data_p1_reg[63]_0\(46) => rs_rreq_n_138,
      \data_p1_reg[63]_0\(45) => rs_rreq_n_139,
      \data_p1_reg[63]_0\(44) => rs_rreq_n_140,
      \data_p1_reg[63]_0\(43) => rs_rreq_n_141,
      \data_p1_reg[63]_0\(42) => rs_rreq_n_142,
      \data_p1_reg[63]_0\(41) => rs_rreq_n_143,
      \data_p1_reg[63]_0\(40) => rs_rreq_n_144,
      \data_p1_reg[63]_0\(39) => rs_rreq_n_145,
      \data_p1_reg[63]_0\(38) => rs_rreq_n_146,
      \data_p1_reg[63]_0\(37) => rs_rreq_n_147,
      \data_p1_reg[63]_0\(36) => rs_rreq_n_148,
      \data_p1_reg[63]_0\(35) => rs_rreq_n_149,
      \data_p1_reg[63]_0\(34) => rs_rreq_n_150,
      \data_p1_reg[63]_0\(33) => rs_rreq_n_151,
      \data_p1_reg[63]_0\(32) => rs_rreq_n_152,
      \data_p1_reg[63]_0\(31) => rs_rreq_n_153,
      \data_p1_reg[63]_0\(30) => rs_rreq_n_154,
      \data_p1_reg[63]_0\(29) => rs_rreq_n_155,
      \data_p1_reg[63]_0\(28) => rs_rreq_n_156,
      \data_p1_reg[63]_0\(27) => rs_rreq_n_157,
      \data_p1_reg[63]_0\(26) => rs_rreq_n_158,
      \data_p1_reg[63]_0\(25) => rs_rreq_n_159,
      \data_p1_reg[63]_0\(24) => rs_rreq_n_160,
      \data_p1_reg[63]_0\(23) => rs_rreq_n_161,
      \data_p1_reg[63]_0\(22) => rs_rreq_n_162,
      \data_p1_reg[63]_0\(21) => rs_rreq_n_163,
      \data_p1_reg[63]_0\(20) => rs_rreq_n_164,
      \data_p1_reg[63]_0\(19) => rs_rreq_n_165,
      \data_p1_reg[63]_0\(18) => rs_rreq_n_166,
      \data_p1_reg[63]_0\(17) => rs_rreq_n_167,
      \data_p1_reg[63]_0\(16) => rs_rreq_n_168,
      \data_p1_reg[63]_0\(15) => rs_rreq_n_169,
      \data_p1_reg[63]_0\(14) => rs_rreq_n_170,
      \data_p1_reg[63]_0\(13) => rs_rreq_n_171,
      \data_p1_reg[63]_0\(12) => rs_rreq_n_172,
      \data_p1_reg[63]_0\(11) => rs_rreq_n_173,
      \data_p1_reg[63]_0\(10) => rs_rreq_n_174,
      \data_p1_reg[63]_0\(9) => rs_rreq_n_175,
      \data_p1_reg[63]_0\(8) => rs_rreq_n_176,
      \data_p1_reg[63]_0\(7) => rs_rreq_n_177,
      \data_p1_reg[63]_0\(6) => rs_rreq_n_178,
      \data_p1_reg[63]_0\(5) => rs_rreq_n_179,
      \data_p1_reg[63]_0\(4) => rs_rreq_n_180,
      \data_p1_reg[63]_0\(3) => rs_rreq_n_181,
      \data_p1_reg[63]_0\(2) => rs_rreq_n_182,
      \data_p1_reg[63]_0\(1) => rs_rreq_n_183,
      \data_p1_reg[63]_0\(0) => rs_rreq_n_184,
      \data_p1_reg[95]_0\(63) => rs_rreq_n_57,
      \data_p1_reg[95]_0\(62) => p_1_in(2),
      \data_p1_reg[95]_0\(61) => rs_rreq_n_59,
      \data_p1_reg[95]_0\(60) => rs_rreq_n_60,
      \data_p1_reg[95]_0\(59) => rs_rreq_n_61,
      \data_p1_reg[95]_0\(58) => rs_rreq_n_62,
      \data_p1_reg[95]_0\(57) => rs_rreq_n_63,
      \data_p1_reg[95]_0\(56) => rs_rreq_n_64,
      \data_p1_reg[95]_0\(55) => rs_rreq_n_65,
      \data_p1_reg[95]_0\(54) => rs_rreq_n_66,
      \data_p1_reg[95]_0\(53) => rs_rreq_n_67,
      \data_p1_reg[95]_0\(52) => rs_rreq_n_68,
      \data_p1_reg[95]_0\(51) => rs_rreq_n_69,
      \data_p1_reg[95]_0\(50) => rs_rreq_n_70,
      \data_p1_reg[95]_0\(49) => rs_rreq_n_71,
      \data_p1_reg[95]_0\(48) => rs_rreq_n_72,
      \data_p1_reg[95]_0\(47) => rs_rreq_n_73,
      \data_p1_reg[95]_0\(46) => rs_rreq_n_74,
      \data_p1_reg[95]_0\(45) => rs_rreq_n_75,
      \data_p1_reg[95]_0\(44) => rs_rreq_n_76,
      \data_p1_reg[95]_0\(43) => rs_rreq_n_77,
      \data_p1_reg[95]_0\(42) => rs_rreq_n_78,
      \data_p1_reg[95]_0\(41) => rs_rreq_n_79,
      \data_p1_reg[95]_0\(40) => rs_rreq_n_80,
      \data_p1_reg[95]_0\(39) => rs_rreq_n_81,
      \data_p1_reg[95]_0\(38) => rs_rreq_n_82,
      \data_p1_reg[95]_0\(37) => rs_rreq_n_83,
      \data_p1_reg[95]_0\(36) => rs_rreq_n_84,
      \data_p1_reg[95]_0\(35) => rs_rreq_n_85,
      \data_p1_reg[95]_0\(34) => rs_rreq_n_86,
      \data_p1_reg[95]_0\(33) => rs_rreq_n_87,
      \data_p1_reg[95]_0\(32) => rs_rreq_n_88,
      \data_p1_reg[95]_0\(31) => rs_rreq_n_89,
      \data_p1_reg[95]_0\(30) => rs_rreq_n_90,
      \data_p1_reg[95]_0\(29) => rs_rreq_n_91,
      \data_p1_reg[95]_0\(28) => rs_rreq_n_92,
      \data_p1_reg[95]_0\(27) => rs_rreq_n_93,
      \data_p1_reg[95]_0\(26) => rs_rreq_n_94,
      \data_p1_reg[95]_0\(25) => rs_rreq_n_95,
      \data_p1_reg[95]_0\(24) => rs_rreq_n_96,
      \data_p1_reg[95]_0\(23) => rs_rreq_n_97,
      \data_p1_reg[95]_0\(22) => rs_rreq_n_98,
      \data_p1_reg[95]_0\(21) => rs_rreq_n_99,
      \data_p1_reg[95]_0\(20) => rs_rreq_n_100,
      \data_p1_reg[95]_0\(19) => rs_rreq_n_101,
      \data_p1_reg[95]_0\(18) => rs_rreq_n_102,
      \data_p1_reg[95]_0\(17) => rs_rreq_n_103,
      \data_p1_reg[95]_0\(16) => rs_rreq_n_104,
      \data_p1_reg[95]_0\(15) => rs_rreq_n_105,
      \data_p1_reg[95]_0\(14) => rs_rreq_n_106,
      \data_p1_reg[95]_0\(13) => rs_rreq_n_107,
      \data_p1_reg[95]_0\(12) => rs_rreq_n_108,
      \data_p1_reg[95]_0\(11) => rs_rreq_n_109,
      \data_p1_reg[95]_0\(10) => rs_rreq_n_110,
      \data_p1_reg[95]_0\(9) => rs_rreq_n_111,
      \data_p1_reg[95]_0\(8) => rs_rreq_n_112,
      \data_p1_reg[95]_0\(7) => rs_rreq_n_113,
      \data_p1_reg[95]_0\(6) => rs_rreq_n_114,
      \data_p1_reg[95]_0\(5) => rs_rreq_n_115,
      \data_p1_reg[95]_0\(4) => rs_rreq_n_116,
      \data_p1_reg[95]_0\(3) => rs_rreq_n_117,
      \data_p1_reg[95]_0\(2) => rs_rreq_n_118,
      \data_p1_reg[95]_0\(1) => rs_rreq_n_119,
      \data_p1_reg[95]_0\(0) => rs_rreq_n_120,
      \data_p2_reg[67]_0\(63 downto 0) => D(63 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_3\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_3\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_3\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_3\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_3\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_3\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_3\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_3\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_3\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_3\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_3\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_3\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_3\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_3\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_3\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_3\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_3\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_3\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_3\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_3\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_3\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_3\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_3\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_3\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_3\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_3\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_3\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_3\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_3\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_3\,
      last_sect_buf_reg(4) => \sect_cnt_reg_n_3_[51]\,
      last_sect_buf_reg(3) => \sect_cnt_reg_n_3_[50]\,
      last_sect_buf_reg(2) => \sect_cnt_reg_n_3_[49]\,
      last_sect_buf_reg(1) => \sect_cnt_reg_n_3_[48]\,
      last_sect_buf_reg(0) => \sect_cnt_reg_n_3_[0]\,
      last_sect_buf_reg_0(3 downto 0) => p_0_in0_in(51 downto 48),
      next_rreq => next_rreq,
      s_ready_t_reg_0 => ARREADY_Dummy,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => SR(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => SR(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => SR(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => SR(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => SR(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => SR(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => SR(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => SR(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => SR(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => SR(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => SR(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => SR(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_rctl_n_12
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_rctl_n_12
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_3\,
      CO(3) => \sect_cnt0_carry__10_n_3\,
      CO(2) => \sect_cnt0_carry__10_n_4\,
      CO(1) => \sect_cnt0_carry__10_n_5\,
      CO(0) => \sect_cnt0_carry__10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_5\,
      CO(0) => \sect_cnt0_carry__11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_3\,
      CO(2) => \sect_cnt0_carry__3_n_4\,
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_3\,
      CO(2) => \sect_cnt0_carry__4_n_4\,
      CO(1) => \sect_cnt0_carry__4_n_5\,
      CO(0) => \sect_cnt0_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__5_n_3\,
      CO(2) => \sect_cnt0_carry__5_n_4\,
      CO(1) => \sect_cnt0_carry__5_n_5\,
      CO(0) => \sect_cnt0_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_3\,
      CO(3) => \sect_cnt0_carry__6_n_3\,
      CO(2) => \sect_cnt0_carry__6_n_4\,
      CO(1) => \sect_cnt0_carry__6_n_5\,
      CO(0) => \sect_cnt0_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_3\,
      CO(3) => \sect_cnt0_carry__7_n_3\,
      CO(2) => \sect_cnt0_carry__7_n_4\,
      CO(1) => \sect_cnt0_carry__7_n_5\,
      CO(0) => \sect_cnt0_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_3\,
      CO(3) => \sect_cnt0_carry__8_n_3\,
      CO(2) => \sect_cnt0_carry__8_n_4\,
      CO(1) => \sect_cnt0_carry__8_n_5\,
      CO(0) => \sect_cnt0_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_3\,
      CO(3) => \sect_cnt0_carry__9_n_3\,
      CO(2) => \sect_cnt0_carry__9_n_4\,
      CO(1) => \sect_cnt0_carry__9_n_5\,
      CO(0) => \sect_cnt0_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_56,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_46,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_45,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_44,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_43,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_42,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_41,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_40,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_39,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_38,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_37,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_55,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_36,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => SR(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_35,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => SR(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_34,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => SR(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_33,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => SR(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_32,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => SR(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_31,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => SR(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_30,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => SR(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_29,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => SR(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_28,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => SR(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_27,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_54,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_26,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => SR(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_25,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => SR(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_24,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => SR(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_23,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => SR(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_22,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => SR(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_21,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => SR(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_20,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => SR(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_19,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => SR(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_18,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => SR(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_17,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_53,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_16,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => SR(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_15,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => SR(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_14,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => SR(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_13,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => SR(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_12,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => SR(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_11,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => SR(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_10,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => SR(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_9,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => SR(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_8,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => SR(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_7,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_52,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_6,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => SR(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_5,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_51,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_50,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_49,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_48,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_rctl_n_5,
      D => rs_rreq_n_47,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => SR(0)
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(0),
      I1 => \start_addr_reg_n_3_[2]\,
      I2 => \end_addr_reg_n_3_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1__0_n_3\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \end_addr_reg_n_3_[3]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1__0_n_3\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \end_addr_reg_n_3_[4]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1__0_n_3\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \end_addr_reg_n_3_[5]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1__0_n_3\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \end_addr_reg_n_3_[6]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1__0_n_3\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \end_addr_reg_n_3_[7]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1__0_n_3\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \end_addr_reg_n_3_[8]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1__0_n_3\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \end_addr_reg_n_3_[9]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1__0_n_3\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \end_addr_reg_n_3_[10]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1__0_n_3\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \end_addr_reg_n_3_[11]\,
      I2 => beat_len(9),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2__0_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[0]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[1]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[2]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[3]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[4]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[5]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[6]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[7]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[8]_i_1__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[9]_i_2__0_n_3\,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_112,
      Q => \start_addr_reg_n_3_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_111,
      Q => \start_addr_reg_n_3_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_110,
      Q => p_0_in(0),
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_109,
      Q => p_0_in(1),
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_108,
      Q => p_0_in(2),
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_107,
      Q => p_0_in(3),
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_106,
      Q => p_0_in(4),
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_105,
      Q => p_0_in(5),
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_104,
      Q => p_0_in(6),
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_103,
      Q => p_0_in(7),
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_102,
      Q => p_0_in(8),
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_101,
      Q => p_0_in(9),
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_100,
      Q => p_0_in(10),
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_99,
      Q => p_0_in(11),
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_98,
      Q => p_0_in(12),
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_97,
      Q => p_0_in(13),
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_96,
      Q => p_0_in(14),
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_95,
      Q => p_0_in(15),
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_94,
      Q => p_0_in(16),
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_93,
      Q => p_0_in(17),
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_120,
      Q => \start_addr_reg_n_3_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_92,
      Q => p_0_in(18),
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_91,
      Q => p_0_in(19),
      R => SR(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_90,
      Q => p_0_in(20),
      R => SR(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_89,
      Q => p_0_in(21),
      R => SR(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_88,
      Q => p_0_in(22),
      R => SR(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_87,
      Q => p_0_in(23),
      R => SR(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_86,
      Q => p_0_in(24),
      R => SR(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_85,
      Q => p_0_in(25),
      R => SR(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_84,
      Q => p_0_in(26),
      R => SR(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_83,
      Q => p_0_in(27),
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_119,
      Q => \start_addr_reg_n_3_[3]\,
      R => SR(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_82,
      Q => p_0_in(28),
      R => SR(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_81,
      Q => p_0_in(29),
      R => SR(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_80,
      Q => p_0_in(30),
      R => SR(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_79,
      Q => p_0_in(31),
      R => SR(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_78,
      Q => p_0_in(32),
      R => SR(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_77,
      Q => p_0_in(33),
      R => SR(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_76,
      Q => p_0_in(34),
      R => SR(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_75,
      Q => p_0_in(35),
      R => SR(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_74,
      Q => p_0_in(36),
      R => SR(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_73,
      Q => p_0_in(37),
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_118,
      Q => \start_addr_reg_n_3_[4]\,
      R => SR(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_72,
      Q => p_0_in(38),
      R => SR(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_71,
      Q => p_0_in(39),
      R => SR(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_70,
      Q => p_0_in(40),
      R => SR(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_69,
      Q => p_0_in(41),
      R => SR(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_68,
      Q => p_0_in(42),
      R => SR(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_67,
      Q => p_0_in(43),
      R => SR(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_66,
      Q => p_0_in(44),
      R => SR(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_65,
      Q => p_0_in(45),
      R => SR(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_64,
      Q => p_0_in(46),
      R => SR(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_63,
      Q => p_0_in(47),
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_117,
      Q => \start_addr_reg_n_3_[5]\,
      R => SR(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_62,
      Q => p_0_in(48),
      R => SR(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_61,
      Q => p_0_in(49),
      R => SR(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_60,
      Q => p_0_in(50),
      R => SR(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_59,
      Q => p_0_in(51),
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_116,
      Q => \start_addr_reg_n_3_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_115,
      Q => \start_addr_reg_n_3_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_114,
      Q => \start_addr_reg_n_3_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => rs_rreq_n_113,
      Q => \start_addr_reg_n_3_[9]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_store is
  port (
    wrsp_type : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    WVALID_Dummy : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    ursp_ready : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    full_n_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    tmp_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \resp_ready__1\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dout_vld_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg_0 : out STD_LOGIC;
    \tmp_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 35 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    last_resp : in STD_LOGIC;
    pop : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    pop_0 : in STD_LOGIC;
    dout_vld_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    AWREADY_Dummy : in STD_LOGIC;
    need_wrsp : in STD_LOGIC;
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    input_r_TVALID_int_regslice : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    read_coefs_fu_180 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_store : entity is "equalizer_gmem_m_axi_store";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_store;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_store is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[24]\ : STD_LOGIC;
  signal fifo_wreq_n_10 : STD_LOGIC;
  signal fifo_wreq_n_11 : STD_LOGIC;
  signal fifo_wreq_n_12 : STD_LOGIC;
  signal fifo_wreq_n_13 : STD_LOGIC;
  signal fifo_wreq_n_14 : STD_LOGIC;
  signal fifo_wreq_n_15 : STD_LOGIC;
  signal fifo_wreq_n_16 : STD_LOGIC;
  signal fifo_wreq_n_17 : STD_LOGIC;
  signal fifo_wreq_n_18 : STD_LOGIC;
  signal fifo_wreq_n_19 : STD_LOGIC;
  signal fifo_wreq_n_20 : STD_LOGIC;
  signal fifo_wreq_n_21 : STD_LOGIC;
  signal fifo_wreq_n_22 : STD_LOGIC;
  signal fifo_wreq_n_23 : STD_LOGIC;
  signal fifo_wreq_n_24 : STD_LOGIC;
  signal fifo_wreq_n_25 : STD_LOGIC;
  signal fifo_wreq_n_26 : STD_LOGIC;
  signal fifo_wreq_n_27 : STD_LOGIC;
  signal fifo_wreq_n_28 : STD_LOGIC;
  signal fifo_wreq_n_29 : STD_LOGIC;
  signal fifo_wreq_n_30 : STD_LOGIC;
  signal fifo_wreq_n_31 : STD_LOGIC;
  signal fifo_wreq_n_32 : STD_LOGIC;
  signal fifo_wreq_n_33 : STD_LOGIC;
  signal fifo_wreq_n_34 : STD_LOGIC;
  signal fifo_wreq_n_35 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_6 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_8 : STD_LOGIC;
  signal fifo_wreq_n_9 : STD_LOGIC;
  signal fifo_wrsp_n_5 : STD_LOGIC;
  signal \^full_n_reg\ : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \push__0\ : STD_LOGIC;
  signal tmp_len0 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal tmp_len0_carry_n_5 : STD_LOGIC;
  signal tmp_len0_carry_n_6 : STD_LOGIC;
  signal \^ursp_ready\ : STD_LOGIC;
  signal wreq_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wreq_valid : STD_LOGIC;
  signal wrsp_ready : STD_LOGIC;
  signal NLW_tmp_len0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp_len0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  \ap_CS_fsm_reg[24]\ <= \^ap_cs_fsm_reg[24]\;
  full_n_reg <= \^full_n_reg\;
  ursp_ready <= \^ursp_ready\;
buff_wdata: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized0\
     port map (
      D(0) => D(2),
      E(0) => E(0),
      SR(0) => SR(0),
      WVALID_Dummy => WVALID_Dummy,
      \ap_CS_fsm_reg[17]\ => \^full_n_reg\,
      \ap_CS_fsm_reg[24]\ => \^ap_cs_fsm_reg[24]\,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      dout_vld_reg_0 => dout_vld_reg_1,
      dout_vld_reg_1(3 downto 2) => dout_vld_reg_2(6 downto 5),
      dout_vld_reg_1(1 downto 0) => dout_vld_reg_2(3 downto 2),
      empty_n_reg_0 => empty_n_reg_0,
      full_n_reg_0 => full_n_reg_0,
      full_n_reg_1 => full_n_reg_1,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      mem_reg => mem_reg,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      pop_0 => pop_0,
      push_1 => push_1
    );
\data_p2[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^awvalid_dummy\,
      I1 => AWREADY_Dummy,
      O => tmp_valid_reg_0(0)
    );
fifo_wreq: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      D(0) => D(1),
      Q(62) => wreq_len(0),
      Q(61) => fifo_wreq_n_8,
      Q(60) => fifo_wreq_n_9,
      Q(59) => fifo_wreq_n_10,
      Q(58) => fifo_wreq_n_11,
      Q(57) => fifo_wreq_n_12,
      Q(56) => fifo_wreq_n_13,
      Q(55) => fifo_wreq_n_14,
      Q(54) => fifo_wreq_n_15,
      Q(53) => fifo_wreq_n_16,
      Q(52) => fifo_wreq_n_17,
      Q(51) => fifo_wreq_n_18,
      Q(50) => fifo_wreq_n_19,
      Q(49) => fifo_wreq_n_20,
      Q(48) => fifo_wreq_n_21,
      Q(47) => fifo_wreq_n_22,
      Q(46) => fifo_wreq_n_23,
      Q(45) => fifo_wreq_n_24,
      Q(44) => fifo_wreq_n_25,
      Q(43) => fifo_wreq_n_26,
      Q(42) => fifo_wreq_n_27,
      Q(41) => fifo_wreq_n_28,
      Q(40) => fifo_wreq_n_29,
      Q(39) => fifo_wreq_n_30,
      Q(38) => fifo_wreq_n_31,
      Q(37) => fifo_wreq_n_32,
      Q(36) => fifo_wreq_n_33,
      Q(35) => fifo_wreq_n_34,
      Q(34) => fifo_wreq_n_35,
      Q(33) => fifo_wreq_n_36,
      Q(32) => fifo_wreq_n_37,
      Q(31) => fifo_wreq_n_38,
      Q(30) => fifo_wreq_n_39,
      Q(29) => fifo_wreq_n_40,
      Q(28) => fifo_wreq_n_41,
      Q(27) => fifo_wreq_n_42,
      Q(26) => fifo_wreq_n_43,
      Q(25) => fifo_wreq_n_44,
      Q(24) => fifo_wreq_n_45,
      Q(23) => fifo_wreq_n_46,
      Q(22) => fifo_wreq_n_47,
      Q(21) => fifo_wreq_n_48,
      Q(20) => fifo_wreq_n_49,
      Q(19) => fifo_wreq_n_50,
      Q(18) => fifo_wreq_n_51,
      Q(17) => fifo_wreq_n_52,
      Q(16) => fifo_wreq_n_53,
      Q(15) => fifo_wreq_n_54,
      Q(14) => fifo_wreq_n_55,
      Q(13) => fifo_wreq_n_56,
      Q(12) => fifo_wreq_n_57,
      Q(11) => fifo_wreq_n_58,
      Q(10) => fifo_wreq_n_59,
      Q(9) => fifo_wreq_n_60,
      Q(8) => fifo_wreq_n_61,
      Q(7) => fifo_wreq_n_62,
      Q(6) => fifo_wreq_n_63,
      Q(5) => fifo_wreq_n_64,
      Q(4) => fifo_wreq_n_65,
      Q(3) => fifo_wreq_n_66,
      Q(2) => fifo_wreq_n_67,
      Q(1) => fifo_wreq_n_68,
      Q(0) => fifo_wreq_n_69,
      S(0) => fifo_wreq_n_6,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[16]\(0) => \ap_CS_fsm_reg[16]\(0),
      \ap_CS_fsm_reg[16]_0\(1 downto 0) => dout_vld_reg_2(2 downto 1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[64]\ => fifo_wreq_n_70,
      full_n_reg_0 => \^full_n_reg\,
      \in\(61 downto 0) => \in\(61 downto 0),
      push => push,
      push_2 => push_2,
      tmp_valid_reg => \^awvalid_dummy\,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
fifo_wrsp: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1\
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      E(0) => fifo_wrsp_n_5,
      Q(0) => wreq_len(0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \dout_reg[0]\ => wrsp_type,
      full_n_reg_0(0) => next_wreq,
      last_resp => last_resp,
      \mOutPtr_reg[0]_0\ => \^awvalid_dummy\,
      \mOutPtr_reg[3]_0\ => \^ursp_ready\,
      \mOutPtr_reg[3]_1\(0) => Q(0),
      need_wrsp => need_wrsp,
      pop => pop,
      push => push,
      \push__0\ => \push__0\,
      \resp_ready__1\ => \resp_ready__1\,
      wreq_valid => wreq_valid,
      wrsp_ready => wrsp_ready
    );
\tmp_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_61,
      Q => \tmp_len_reg[31]_0\(8),
      R => SR(0)
    );
\tmp_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_60,
      Q => \tmp_len_reg[31]_0\(9),
      R => SR(0)
    );
\tmp_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_59,
      Q => \tmp_len_reg[31]_0\(10),
      R => SR(0)
    );
\tmp_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_58,
      Q => \tmp_len_reg[31]_0\(11),
      R => SR(0)
    );
\tmp_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_57,
      Q => \tmp_len_reg[31]_0\(12),
      R => SR(0)
    );
\tmp_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_56,
      Q => \tmp_len_reg[31]_0\(13),
      R => SR(0)
    );
\tmp_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_55,
      Q => \tmp_len_reg[31]_0\(14),
      R => SR(0)
    );
\tmp_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_54,
      Q => \tmp_len_reg[31]_0\(15),
      R => SR(0)
    );
\tmp_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_53,
      Q => \tmp_len_reg[31]_0\(16),
      R => SR(0)
    );
\tmp_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_52,
      Q => \tmp_len_reg[31]_0\(17),
      R => SR(0)
    );
\tmp_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_51,
      Q => \tmp_len_reg[31]_0\(18),
      R => SR(0)
    );
\tmp_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_50,
      Q => \tmp_len_reg[31]_0\(19),
      R => SR(0)
    );
\tmp_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_49,
      Q => \tmp_len_reg[31]_0\(20),
      R => SR(0)
    );
\tmp_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_48,
      Q => \tmp_len_reg[31]_0\(21),
      R => SR(0)
    );
\tmp_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_47,
      Q => \tmp_len_reg[31]_0\(22),
      R => SR(0)
    );
\tmp_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_46,
      Q => \tmp_len_reg[31]_0\(23),
      R => SR(0)
    );
\tmp_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_45,
      Q => \tmp_len_reg[31]_0\(24),
      R => SR(0)
    );
\tmp_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_44,
      Q => \tmp_len_reg[31]_0\(25),
      R => SR(0)
    );
\tmp_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_43,
      Q => \tmp_len_reg[31]_0\(26),
      R => SR(0)
    );
\tmp_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_42,
      Q => \tmp_len_reg[31]_0\(27),
      R => SR(0)
    );
\tmp_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_69,
      Q => \tmp_len_reg[31]_0\(0),
      R => SR(0)
    );
\tmp_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_41,
      Q => \tmp_len_reg[31]_0\(28),
      R => SR(0)
    );
\tmp_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_40,
      Q => \tmp_len_reg[31]_0\(29),
      R => SR(0)
    );
\tmp_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_39,
      Q => \tmp_len_reg[31]_0\(30),
      R => SR(0)
    );
\tmp_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_38,
      Q => \tmp_len_reg[31]_0\(31),
      R => SR(0)
    );
\tmp_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_37,
      Q => \tmp_len_reg[31]_0\(32),
      R => SR(0)
    );
\tmp_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_36,
      Q => \tmp_len_reg[31]_0\(33),
      R => SR(0)
    );
\tmp_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_35,
      Q => \tmp_len_reg[31]_0\(34),
      R => SR(0)
    );
\tmp_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_34,
      Q => \tmp_len_reg[31]_0\(35),
      R => SR(0)
    );
\tmp_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_33,
      Q => \tmp_len_reg[31]_0\(36),
      R => SR(0)
    );
\tmp_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_32,
      Q => \tmp_len_reg[31]_0\(37),
      R => SR(0)
    );
\tmp_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_68,
      Q => \tmp_len_reg[31]_0\(1),
      R => SR(0)
    );
\tmp_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_31,
      Q => \tmp_len_reg[31]_0\(38),
      R => SR(0)
    );
\tmp_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_30,
      Q => \tmp_len_reg[31]_0\(39),
      R => SR(0)
    );
\tmp_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_29,
      Q => \tmp_len_reg[31]_0\(40),
      R => SR(0)
    );
\tmp_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_28,
      Q => \tmp_len_reg[31]_0\(41),
      R => SR(0)
    );
\tmp_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_27,
      Q => \tmp_len_reg[31]_0\(42),
      R => SR(0)
    );
\tmp_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_26,
      Q => \tmp_len_reg[31]_0\(43),
      R => SR(0)
    );
\tmp_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_25,
      Q => \tmp_len_reg[31]_0\(44),
      R => SR(0)
    );
\tmp_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_24,
      Q => \tmp_len_reg[31]_0\(45),
      R => SR(0)
    );
\tmp_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_23,
      Q => \tmp_len_reg[31]_0\(46),
      R => SR(0)
    );
\tmp_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_22,
      Q => \tmp_len_reg[31]_0\(47),
      R => SR(0)
    );
\tmp_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_67,
      Q => \tmp_len_reg[31]_0\(2),
      R => SR(0)
    );
\tmp_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_21,
      Q => \tmp_len_reg[31]_0\(48),
      R => SR(0)
    );
\tmp_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_20,
      Q => \tmp_len_reg[31]_0\(49),
      R => SR(0)
    );
\tmp_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_19,
      Q => \tmp_len_reg[31]_0\(50),
      R => SR(0)
    );
\tmp_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_18,
      Q => \tmp_len_reg[31]_0\(51),
      R => SR(0)
    );
\tmp_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_17,
      Q => \tmp_len_reg[31]_0\(52),
      R => SR(0)
    );
\tmp_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_16,
      Q => \tmp_len_reg[31]_0\(53),
      R => SR(0)
    );
\tmp_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_15,
      Q => \tmp_len_reg[31]_0\(54),
      R => SR(0)
    );
\tmp_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_14,
      Q => \tmp_len_reg[31]_0\(55),
      R => SR(0)
    );
\tmp_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_13,
      Q => \tmp_len_reg[31]_0\(56),
      R => SR(0)
    );
\tmp_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_12,
      Q => \tmp_len_reg[31]_0\(57),
      R => SR(0)
    );
\tmp_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_66,
      Q => \tmp_len_reg[31]_0\(3),
      R => SR(0)
    );
\tmp_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_11,
      Q => \tmp_len_reg[31]_0\(58),
      R => SR(0)
    );
\tmp_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_10,
      Q => \tmp_len_reg[31]_0\(59),
      R => SR(0)
    );
\tmp_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_9,
      Q => \tmp_len_reg[31]_0\(60),
      R => SR(0)
    );
\tmp_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_8,
      Q => \tmp_len_reg[31]_0\(61),
      R => SR(0)
    );
\tmp_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_65,
      Q => \tmp_len_reg[31]_0\(4),
      R => SR(0)
    );
\tmp_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_64,
      Q => \tmp_len_reg[31]_0\(5),
      R => SR(0)
    );
\tmp_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_63,
      Q => \tmp_len_reg[31]_0\(6),
      R => SR(0)
    );
\tmp_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_62,
      Q => \tmp_len_reg[31]_0\(7),
      R => SR(0)
    );
tmp_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_tmp_len0_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => tmp_len0_carry_n_5,
      CO(0) => tmp_len0_carry_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => wreq_len(0),
      DI(0) => '0',
      O(3) => NLW_tmp_len0_carry_O_UNCONNECTED(3),
      O(2) => tmp_len0(31),
      O(1) => tmp_len0(2),
      O(0) => NLW_tmp_len0_carry_O_UNCONNECTED(0),
      S(3 downto 2) => B"01",
      S(1) => fifo_wreq_n_6,
      S(0) => '1'
    );
\tmp_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(2),
      Q => \tmp_len_reg[31]_0\(62),
      R => SR(0)
    );
\tmp_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => tmp_len0(31),
      Q => \tmp_len_reg[31]_0\(63),
      R => SR(0)
    );
tmp_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_wreq_n_70,
      Q => \^awvalid_dummy\,
      R => SR(0)
    );
user_resp: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized2\
     port map (
      D(1) => D(3),
      D(0) => D(0),
      E(0) => fifo_wrsp_n_5,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_rst_n => ap_rst_n,
      dout_vld_reg_0 => dout_vld_reg,
      dout_vld_reg_1(0) => dout_vld_reg_0(0),
      dout_vld_reg_2 => \^ap_cs_fsm_reg[24]\,
      dout_vld_reg_3(1) => dout_vld_reg_2(4),
      dout_vld_reg_3(0) => dout_vld_reg_2(0),
      empty_n_reg_0 => empty_n_reg,
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      pop => pop,
      \push__0\ => \push__0\,
      read_coefs_fu_180 => read_coefs_fu_180,
      state_fu_184(1 downto 0) => state_fu_184(1 downto 0),
      ursp_ready => \^ursp_ready\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy_0 : out STD_LOGIC;
    WREADY_Dummy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \last_cnt_reg[0]_0\ : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    \dout_reg[0]\ : in STD_LOGIC;
    fifo_resp_ready : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    \dout_reg[36]_0\ : in STD_LOGIC;
    dout_vld_reg : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle : entity is "equalizer_gmem_m_axi_throttle";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_fifo_n_48 : STD_LOGIC;
  signal data_fifo_n_5 : STD_LOGIC;
  signal data_fifo_n_52 : STD_LOGIC;
  signal data_fifo_n_6 : STD_LOGIC;
  signal data_fifo_n_7 : STD_LOGIC;
  signal data_fifo_n_8 : STD_LOGIC;
  signal flying_req_reg_n_3 : STD_LOGIC;
  signal \last_cnt[0]_i_1_n_3\ : STD_LOGIC;
  signal last_cnt_reg : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \last_cnt_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal load_p2 : STD_LOGIC;
  signal \req_en__0\ : STD_LOGIC;
  signal req_fifo_n_10 : STD_LOGIC;
  signal req_fifo_n_11 : STD_LOGIC;
  signal req_fifo_n_12 : STD_LOGIC;
  signal req_fifo_n_13 : STD_LOGIC;
  signal req_fifo_n_14 : STD_LOGIC;
  signal req_fifo_n_15 : STD_LOGIC;
  signal req_fifo_n_16 : STD_LOGIC;
  signal req_fifo_n_17 : STD_LOGIC;
  signal req_fifo_n_18 : STD_LOGIC;
  signal req_fifo_n_19 : STD_LOGIC;
  signal req_fifo_n_20 : STD_LOGIC;
  signal req_fifo_n_21 : STD_LOGIC;
  signal req_fifo_n_22 : STD_LOGIC;
  signal req_fifo_n_23 : STD_LOGIC;
  signal req_fifo_n_24 : STD_LOGIC;
  signal req_fifo_n_25 : STD_LOGIC;
  signal req_fifo_n_26 : STD_LOGIC;
  signal req_fifo_n_27 : STD_LOGIC;
  signal req_fifo_n_28 : STD_LOGIC;
  signal req_fifo_n_29 : STD_LOGIC;
  signal req_fifo_n_30 : STD_LOGIC;
  signal req_fifo_n_31 : STD_LOGIC;
  signal req_fifo_n_32 : STD_LOGIC;
  signal req_fifo_n_33 : STD_LOGIC;
  signal req_fifo_n_34 : STD_LOGIC;
  signal req_fifo_n_35 : STD_LOGIC;
  signal req_fifo_n_36 : STD_LOGIC;
  signal req_fifo_n_37 : STD_LOGIC;
  signal req_fifo_n_38 : STD_LOGIC;
  signal req_fifo_n_39 : STD_LOGIC;
  signal req_fifo_n_40 : STD_LOGIC;
  signal req_fifo_n_41 : STD_LOGIC;
  signal req_fifo_n_42 : STD_LOGIC;
  signal req_fifo_n_43 : STD_LOGIC;
  signal req_fifo_n_44 : STD_LOGIC;
  signal req_fifo_n_45 : STD_LOGIC;
  signal req_fifo_n_46 : STD_LOGIC;
  signal req_fifo_n_47 : STD_LOGIC;
  signal req_fifo_n_48 : STD_LOGIC;
  signal req_fifo_n_49 : STD_LOGIC;
  signal req_fifo_n_50 : STD_LOGIC;
  signal req_fifo_n_51 : STD_LOGIC;
  signal req_fifo_n_52 : STD_LOGIC;
  signal req_fifo_n_53 : STD_LOGIC;
  signal req_fifo_n_54 : STD_LOGIC;
  signal req_fifo_n_55 : STD_LOGIC;
  signal req_fifo_n_56 : STD_LOGIC;
  signal req_fifo_n_57 : STD_LOGIC;
  signal req_fifo_n_58 : STD_LOGIC;
  signal req_fifo_n_59 : STD_LOGIC;
  signal req_fifo_n_60 : STD_LOGIC;
  signal req_fifo_n_61 : STD_LOGIC;
  signal req_fifo_n_62 : STD_LOGIC;
  signal req_fifo_n_63 : STD_LOGIC;
  signal req_fifo_n_64 : STD_LOGIC;
  signal req_fifo_n_65 : STD_LOGIC;
  signal req_fifo_n_66 : STD_LOGIC;
  signal req_fifo_n_67 : STD_LOGIC;
  signal req_fifo_n_68 : STD_LOGIC;
  signal req_fifo_n_69 : STD_LOGIC;
  signal req_fifo_n_7 : STD_LOGIC;
  signal req_fifo_n_70 : STD_LOGIC;
  signal req_fifo_n_71 : STD_LOGIC;
  signal req_fifo_n_72 : STD_LOGIC;
  signal req_fifo_n_8 : STD_LOGIC;
  signal req_fifo_n_9 : STD_LOGIC;
  signal req_fifo_valid : STD_LOGIC;
  signal rs_req_n_4 : STD_LOGIC;
  signal rs_req_ready : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
data_fifo: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized6\
     port map (
      D(3) => data_fifo_n_5,
      D(2) => data_fifo_n_6,
      D(1) => data_fifo_n_7,
      D(0) => data_fifo_n_8,
      E(0) => E(0),
      Q(4 downto 1) => last_cnt_reg(4 downto 1),
      Q(0) => \last_cnt_reg__0\(0),
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg(0) => data_fifo_n_48,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_0\ => \^sr\(0),
      dout_vld_reg_0(0) => load_p2,
      dout_vld_reg_1 => data_fifo_n_52,
      dout_vld_reg_2 => dout_vld_reg,
      empty_n_reg_0 => empty_n_reg,
      empty_n_reg_1 => empty_n_reg_0,
      flying_req_reg => rs_req_n_4,
      flying_req_reg_0 => flying_req_reg_n_3,
      full_n_reg_0 => WREADY_Dummy,
      \in\(36) => \dout_reg[36]_0\,
      \in\(35 downto 0) => dout(35 downto 0),
      \last_cnt_reg[0]\ => \last_cnt_reg[0]_0\,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready
    );
flying_req_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_fifo_n_52,
      Q => flying_req_reg_n_3,
      R => \^sr\(0)
    );
\last_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \last_cnt_reg__0\(0),
      O => \last_cnt[0]_i_1_n_3\
    );
\last_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_48,
      D => \last_cnt[0]_i_1_n_3\,
      Q => \last_cnt_reg__0\(0),
      R => \^sr\(0)
    );
\last_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_48,
      D => data_fifo_n_8,
      Q => last_cnt_reg(1),
      R => \^sr\(0)
    );
\last_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_48,
      D => data_fifo_n_7,
      Q => last_cnt_reg(2),
      R => \^sr\(0)
    );
\last_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_48,
      D => data_fifo_n_6,
      Q => last_cnt_reg(3),
      R => \^sr\(0)
    );
\last_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => data_fifo_n_48,
      D => data_fifo_n_5,
      Q => last_cnt_reg(4),
      R => \^sr\(0)
    );
req_fifo: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized5\
     port map (
      Q(65) => req_fifo_n_7,
      Q(64) => req_fifo_n_8,
      Q(63) => req_fifo_n_9,
      Q(62) => req_fifo_n_10,
      Q(61) => req_fifo_n_11,
      Q(60) => req_fifo_n_12,
      Q(59) => req_fifo_n_13,
      Q(58) => req_fifo_n_14,
      Q(57) => req_fifo_n_15,
      Q(56) => req_fifo_n_16,
      Q(55) => req_fifo_n_17,
      Q(54) => req_fifo_n_18,
      Q(53) => req_fifo_n_19,
      Q(52) => req_fifo_n_20,
      Q(51) => req_fifo_n_21,
      Q(50) => req_fifo_n_22,
      Q(49) => req_fifo_n_23,
      Q(48) => req_fifo_n_24,
      Q(47) => req_fifo_n_25,
      Q(46) => req_fifo_n_26,
      Q(45) => req_fifo_n_27,
      Q(44) => req_fifo_n_28,
      Q(43) => req_fifo_n_29,
      Q(42) => req_fifo_n_30,
      Q(41) => req_fifo_n_31,
      Q(40) => req_fifo_n_32,
      Q(39) => req_fifo_n_33,
      Q(38) => req_fifo_n_34,
      Q(37) => req_fifo_n_35,
      Q(36) => req_fifo_n_36,
      Q(35) => req_fifo_n_37,
      Q(34) => req_fifo_n_38,
      Q(33) => req_fifo_n_39,
      Q(32) => req_fifo_n_40,
      Q(31) => req_fifo_n_41,
      Q(30) => req_fifo_n_42,
      Q(29) => req_fifo_n_43,
      Q(28) => req_fifo_n_44,
      Q(27) => req_fifo_n_45,
      Q(26) => req_fifo_n_46,
      Q(25) => req_fifo_n_47,
      Q(24) => req_fifo_n_48,
      Q(23) => req_fifo_n_49,
      Q(22) => req_fifo_n_50,
      Q(21) => req_fifo_n_51,
      Q(20) => req_fifo_n_52,
      Q(19) => req_fifo_n_53,
      Q(18) => req_fifo_n_54,
      Q(17) => req_fifo_n_55,
      Q(16) => req_fifo_n_56,
      Q(15) => req_fifo_n_57,
      Q(14) => req_fifo_n_58,
      Q(13) => req_fifo_n_59,
      Q(12) => req_fifo_n_60,
      Q(11) => req_fifo_n_61,
      Q(10) => req_fifo_n_62,
      Q(9) => req_fifo_n_63,
      Q(8) => req_fifo_n_64,
      Q(7) => req_fifo_n_65,
      Q(6) => req_fifo_n_66,
      Q(5) => req_fifo_n_67,
      Q(4) => req_fifo_n_68,
      Q(3) => req_fifo_n_69,
      Q(2) => req_fifo_n_70,
      Q(1) => req_fifo_n_71,
      Q(0) => req_fifo_n_72,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      \dout_reg[0]\ => \dout_reg[0]\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      full_n_reg_0 => AWREADY_Dummy_0,
      \in\(65 downto 0) => \in\(65 downto 0),
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]\,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready,
      sel => sel
    );
rs_req: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized0\
     port map (
      D(65) => req_fifo_n_7,
      D(64) => req_fifo_n_8,
      D(63) => req_fifo_n_9,
      D(62) => req_fifo_n_10,
      D(61) => req_fifo_n_11,
      D(60) => req_fifo_n_12,
      D(59) => req_fifo_n_13,
      D(58) => req_fifo_n_14,
      D(57) => req_fifo_n_15,
      D(56) => req_fifo_n_16,
      D(55) => req_fifo_n_17,
      D(54) => req_fifo_n_18,
      D(53) => req_fifo_n_19,
      D(52) => req_fifo_n_20,
      D(51) => req_fifo_n_21,
      D(50) => req_fifo_n_22,
      D(49) => req_fifo_n_23,
      D(48) => req_fifo_n_24,
      D(47) => req_fifo_n_25,
      D(46) => req_fifo_n_26,
      D(45) => req_fifo_n_27,
      D(44) => req_fifo_n_28,
      D(43) => req_fifo_n_29,
      D(42) => req_fifo_n_30,
      D(41) => req_fifo_n_31,
      D(40) => req_fifo_n_32,
      D(39) => req_fifo_n_33,
      D(38) => req_fifo_n_34,
      D(37) => req_fifo_n_35,
      D(36) => req_fifo_n_36,
      D(35) => req_fifo_n_37,
      D(34) => req_fifo_n_38,
      D(33) => req_fifo_n_39,
      D(32) => req_fifo_n_40,
      D(31) => req_fifo_n_41,
      D(30) => req_fifo_n_42,
      D(29) => req_fifo_n_43,
      D(28) => req_fifo_n_44,
      D(27) => req_fifo_n_45,
      D(26) => req_fifo_n_46,
      D(25) => req_fifo_n_47,
      D(24) => req_fifo_n_48,
      D(23) => req_fifo_n_49,
      D(22) => req_fifo_n_50,
      D(21) => req_fifo_n_51,
      D(20) => req_fifo_n_52,
      D(19) => req_fifo_n_53,
      D(18) => req_fifo_n_54,
      D(17) => req_fifo_n_55,
      D(16) => req_fifo_n_56,
      D(15) => req_fifo_n_57,
      D(14) => req_fifo_n_58,
      D(13) => req_fifo_n_59,
      D(12) => req_fifo_n_60,
      D(11) => req_fifo_n_61,
      D(10) => req_fifo_n_62,
      D(9) => req_fifo_n_63,
      D(8) => req_fifo_n_64,
      D(7) => req_fifo_n_65,
      D(6) => req_fifo_n_66,
      D(5) => req_fifo_n_67,
      D(4) => req_fifo_n_68,
      D(3) => req_fifo_n_69,
      D(2) => req_fifo_n_70,
      D(1) => req_fifo_n_71,
      D(0) => req_fifo_n_72,
      E(0) => load_p2,
      Q(3 downto 0) => last_cnt_reg(4 downto 1),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[67]_0\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \last_cnt_reg[2]\ => rs_req_n_4,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      \req_en__0\ => \req_en__0\,
      req_fifo_valid => req_fifo_valid,
      rs_req_ready => rs_req_ready,
      \state[0]_i_3\ => flying_req_reg_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi_write is
  port (
    last_resp : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    AWREADY_Dummy : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    need_wrsp : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pop : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    dout_vld_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    ap_clk : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    WVALID_Dummy : in STD_LOGIC;
    dout_vld_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    \resp_ready__1\ : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    wrsp_type : in STD_LOGIC;
    ursp_ready : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWREADY : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \data_p2_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi_write : entity is "equalizer_gmem_m_axi_write";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi_write;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi_write is
  signal AWREADY_Dummy_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WLAST_Dummy_reg_n_3 : STD_LOGIC;
  signal WREADY_Dummy : STD_LOGIC;
  signal WVALID_Dummy_reg_n_3 : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal burst_valid : STD_LOGIC;
  signal \could_multi_bursts.AWVALID_Dummy_reg_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[63]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_3\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \end_addr[13]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[13]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[17]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[21]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[25]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[29]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[33]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[5]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_2_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_3_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_4_n_3\ : STD_LOGIC;
  signal \end_addr[9]_i_5_n_3\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \end_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal fifo_burst_n_11 : STD_LOGIC;
  signal fifo_burst_n_12 : STD_LOGIC;
  signal fifo_burst_n_13 : STD_LOGIC;
  signal fifo_burst_n_14 : STD_LOGIC;
  signal fifo_burst_n_15 : STD_LOGIC;
  signal fifo_burst_n_18 : STD_LOGIC;
  signal fifo_burst_n_19 : STD_LOGIC;
  signal fifo_burst_n_20 : STD_LOGIC;
  signal fifo_burst_n_25 : STD_LOGIC;
  signal fifo_burst_n_8 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_3\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry__0_n_6\ : STD_LOGIC;
  signal \first_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__1_n_4\ : STD_LOGIC;
  signal \first_sect_carry__1_n_5\ : STD_LOGIC;
  signal \first_sect_carry__1_n_6\ : STD_LOGIC;
  signal \first_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__2_n_4\ : STD_LOGIC;
  signal \first_sect_carry__2_n_5\ : STD_LOGIC;
  signal \first_sect_carry__2_n_6\ : STD_LOGIC;
  signal \first_sect_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \first_sect_carry__3_n_6\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_3 : STD_LOGIC;
  signal first_sect_carry_i_2_n_3 : STD_LOGIC;
  signal first_sect_carry_i_3_n_3 : STD_LOGIC;
  signal first_sect_carry_i_4_n_3 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal first_sect_carry_n_6 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf_reg_n_3 : STD_LOGIC;
  signal \last_sect_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_3\ : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal \last_sect_carry__0_n_6\ : STD_LOGIC;
  signal \last_sect_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__1_n_4\ : STD_LOGIC;
  signal \last_sect_carry__1_n_5\ : STD_LOGIC;
  signal \last_sect_carry__1_n_6\ : STD_LOGIC;
  signal \last_sect_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_3\ : STD_LOGIC;
  signal \last_sect_carry__2_n_4\ : STD_LOGIC;
  signal \last_sect_carry__2_n_5\ : STD_LOGIC;
  signal \last_sect_carry__2_n_6\ : STD_LOGIC;
  signal \last_sect_carry__3_n_6\ : STD_LOGIC;
  signal last_sect_carry_i_1_n_3 : STD_LOGIC;
  signal last_sect_carry_i_2_n_3 : STD_LOGIC;
  signal last_sect_carry_i_3_n_3 : STD_LOGIC;
  signal last_sect_carry_i_4_n_3 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal last_sect_carry_n_6 : STD_LOGIC;
  signal \len_cnt[7]_i_4_n_3\ : STD_LOGIC;
  signal len_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal next_wreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 51 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_14_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 to 2 );
  signal push : STD_LOGIC;
  signal rs_wreq_n_10 : STD_LOGIC;
  signal rs_wreq_n_100 : STD_LOGIC;
  signal rs_wreq_n_101 : STD_LOGIC;
  signal rs_wreq_n_102 : STD_LOGIC;
  signal rs_wreq_n_103 : STD_LOGIC;
  signal rs_wreq_n_104 : STD_LOGIC;
  signal rs_wreq_n_105 : STD_LOGIC;
  signal rs_wreq_n_106 : STD_LOGIC;
  signal rs_wreq_n_107 : STD_LOGIC;
  signal rs_wreq_n_108 : STD_LOGIC;
  signal rs_wreq_n_109 : STD_LOGIC;
  signal rs_wreq_n_11 : STD_LOGIC;
  signal rs_wreq_n_110 : STD_LOGIC;
  signal rs_wreq_n_111 : STD_LOGIC;
  signal rs_wreq_n_112 : STD_LOGIC;
  signal rs_wreq_n_113 : STD_LOGIC;
  signal rs_wreq_n_114 : STD_LOGIC;
  signal rs_wreq_n_115 : STD_LOGIC;
  signal rs_wreq_n_116 : STD_LOGIC;
  signal rs_wreq_n_117 : STD_LOGIC;
  signal rs_wreq_n_118 : STD_LOGIC;
  signal rs_wreq_n_119 : STD_LOGIC;
  signal rs_wreq_n_12 : STD_LOGIC;
  signal rs_wreq_n_120 : STD_LOGIC;
  signal rs_wreq_n_121 : STD_LOGIC;
  signal rs_wreq_n_122 : STD_LOGIC;
  signal rs_wreq_n_123 : STD_LOGIC;
  signal rs_wreq_n_124 : STD_LOGIC;
  signal rs_wreq_n_125 : STD_LOGIC;
  signal rs_wreq_n_126 : STD_LOGIC;
  signal rs_wreq_n_127 : STD_LOGIC;
  signal rs_wreq_n_128 : STD_LOGIC;
  signal rs_wreq_n_129 : STD_LOGIC;
  signal rs_wreq_n_13 : STD_LOGIC;
  signal rs_wreq_n_130 : STD_LOGIC;
  signal rs_wreq_n_131 : STD_LOGIC;
  signal rs_wreq_n_132 : STD_LOGIC;
  signal rs_wreq_n_133 : STD_LOGIC;
  signal rs_wreq_n_134 : STD_LOGIC;
  signal rs_wreq_n_135 : STD_LOGIC;
  signal rs_wreq_n_136 : STD_LOGIC;
  signal rs_wreq_n_137 : STD_LOGIC;
  signal rs_wreq_n_138 : STD_LOGIC;
  signal rs_wreq_n_139 : STD_LOGIC;
  signal rs_wreq_n_14 : STD_LOGIC;
  signal rs_wreq_n_140 : STD_LOGIC;
  signal rs_wreq_n_141 : STD_LOGIC;
  signal rs_wreq_n_142 : STD_LOGIC;
  signal rs_wreq_n_143 : STD_LOGIC;
  signal rs_wreq_n_144 : STD_LOGIC;
  signal rs_wreq_n_145 : STD_LOGIC;
  signal rs_wreq_n_146 : STD_LOGIC;
  signal rs_wreq_n_147 : STD_LOGIC;
  signal rs_wreq_n_148 : STD_LOGIC;
  signal rs_wreq_n_149 : STD_LOGIC;
  signal rs_wreq_n_15 : STD_LOGIC;
  signal rs_wreq_n_150 : STD_LOGIC;
  signal rs_wreq_n_151 : STD_LOGIC;
  signal rs_wreq_n_152 : STD_LOGIC;
  signal rs_wreq_n_153 : STD_LOGIC;
  signal rs_wreq_n_154 : STD_LOGIC;
  signal rs_wreq_n_155 : STD_LOGIC;
  signal rs_wreq_n_156 : STD_LOGIC;
  signal rs_wreq_n_157 : STD_LOGIC;
  signal rs_wreq_n_158 : STD_LOGIC;
  signal rs_wreq_n_159 : STD_LOGIC;
  signal rs_wreq_n_16 : STD_LOGIC;
  signal rs_wreq_n_160 : STD_LOGIC;
  signal rs_wreq_n_161 : STD_LOGIC;
  signal rs_wreq_n_162 : STD_LOGIC;
  signal rs_wreq_n_163 : STD_LOGIC;
  signal rs_wreq_n_164 : STD_LOGIC;
  signal rs_wreq_n_165 : STD_LOGIC;
  signal rs_wreq_n_166 : STD_LOGIC;
  signal rs_wreq_n_167 : STD_LOGIC;
  signal rs_wreq_n_168 : STD_LOGIC;
  signal rs_wreq_n_169 : STD_LOGIC;
  signal rs_wreq_n_17 : STD_LOGIC;
  signal rs_wreq_n_170 : STD_LOGIC;
  signal rs_wreq_n_171 : STD_LOGIC;
  signal rs_wreq_n_172 : STD_LOGIC;
  signal rs_wreq_n_173 : STD_LOGIC;
  signal rs_wreq_n_174 : STD_LOGIC;
  signal rs_wreq_n_175 : STD_LOGIC;
  signal rs_wreq_n_176 : STD_LOGIC;
  signal rs_wreq_n_177 : STD_LOGIC;
  signal rs_wreq_n_178 : STD_LOGIC;
  signal rs_wreq_n_179 : STD_LOGIC;
  signal rs_wreq_n_18 : STD_LOGIC;
  signal rs_wreq_n_180 : STD_LOGIC;
  signal rs_wreq_n_181 : STD_LOGIC;
  signal rs_wreq_n_182 : STD_LOGIC;
  signal rs_wreq_n_183 : STD_LOGIC;
  signal rs_wreq_n_184 : STD_LOGIC;
  signal rs_wreq_n_19 : STD_LOGIC;
  signal rs_wreq_n_20 : STD_LOGIC;
  signal rs_wreq_n_21 : STD_LOGIC;
  signal rs_wreq_n_22 : STD_LOGIC;
  signal rs_wreq_n_23 : STD_LOGIC;
  signal rs_wreq_n_24 : STD_LOGIC;
  signal rs_wreq_n_25 : STD_LOGIC;
  signal rs_wreq_n_26 : STD_LOGIC;
  signal rs_wreq_n_27 : STD_LOGIC;
  signal rs_wreq_n_28 : STD_LOGIC;
  signal rs_wreq_n_29 : STD_LOGIC;
  signal rs_wreq_n_30 : STD_LOGIC;
  signal rs_wreq_n_31 : STD_LOGIC;
  signal rs_wreq_n_32 : STD_LOGIC;
  signal rs_wreq_n_33 : STD_LOGIC;
  signal rs_wreq_n_34 : STD_LOGIC;
  signal rs_wreq_n_35 : STD_LOGIC;
  signal rs_wreq_n_36 : STD_LOGIC;
  signal rs_wreq_n_37 : STD_LOGIC;
  signal rs_wreq_n_38 : STD_LOGIC;
  signal rs_wreq_n_39 : STD_LOGIC;
  signal rs_wreq_n_40 : STD_LOGIC;
  signal rs_wreq_n_41 : STD_LOGIC;
  signal rs_wreq_n_42 : STD_LOGIC;
  signal rs_wreq_n_43 : STD_LOGIC;
  signal rs_wreq_n_44 : STD_LOGIC;
  signal rs_wreq_n_45 : STD_LOGIC;
  signal rs_wreq_n_46 : STD_LOGIC;
  signal rs_wreq_n_47 : STD_LOGIC;
  signal rs_wreq_n_48 : STD_LOGIC;
  signal rs_wreq_n_49 : STD_LOGIC;
  signal rs_wreq_n_5 : STD_LOGIC;
  signal rs_wreq_n_50 : STD_LOGIC;
  signal rs_wreq_n_51 : STD_LOGIC;
  signal rs_wreq_n_52 : STD_LOGIC;
  signal rs_wreq_n_53 : STD_LOGIC;
  signal rs_wreq_n_54 : STD_LOGIC;
  signal rs_wreq_n_55 : STD_LOGIC;
  signal rs_wreq_n_56 : STD_LOGIC;
  signal rs_wreq_n_57 : STD_LOGIC;
  signal rs_wreq_n_59 : STD_LOGIC;
  signal rs_wreq_n_6 : STD_LOGIC;
  signal rs_wreq_n_60 : STD_LOGIC;
  signal rs_wreq_n_61 : STD_LOGIC;
  signal rs_wreq_n_62 : STD_LOGIC;
  signal rs_wreq_n_63 : STD_LOGIC;
  signal rs_wreq_n_64 : STD_LOGIC;
  signal rs_wreq_n_65 : STD_LOGIC;
  signal rs_wreq_n_66 : STD_LOGIC;
  signal rs_wreq_n_67 : STD_LOGIC;
  signal rs_wreq_n_68 : STD_LOGIC;
  signal rs_wreq_n_69 : STD_LOGIC;
  signal rs_wreq_n_7 : STD_LOGIC;
  signal rs_wreq_n_70 : STD_LOGIC;
  signal rs_wreq_n_71 : STD_LOGIC;
  signal rs_wreq_n_72 : STD_LOGIC;
  signal rs_wreq_n_73 : STD_LOGIC;
  signal rs_wreq_n_74 : STD_LOGIC;
  signal rs_wreq_n_75 : STD_LOGIC;
  signal rs_wreq_n_76 : STD_LOGIC;
  signal rs_wreq_n_77 : STD_LOGIC;
  signal rs_wreq_n_78 : STD_LOGIC;
  signal rs_wreq_n_79 : STD_LOGIC;
  signal rs_wreq_n_8 : STD_LOGIC;
  signal rs_wreq_n_80 : STD_LOGIC;
  signal rs_wreq_n_81 : STD_LOGIC;
  signal rs_wreq_n_82 : STD_LOGIC;
  signal rs_wreq_n_83 : STD_LOGIC;
  signal rs_wreq_n_84 : STD_LOGIC;
  signal rs_wreq_n_85 : STD_LOGIC;
  signal rs_wreq_n_86 : STD_LOGIC;
  signal rs_wreq_n_87 : STD_LOGIC;
  signal rs_wreq_n_88 : STD_LOGIC;
  signal rs_wreq_n_89 : STD_LOGIC;
  signal rs_wreq_n_9 : STD_LOGIC;
  signal rs_wreq_n_90 : STD_LOGIC;
  signal rs_wreq_n_91 : STD_LOGIC;
  signal rs_wreq_n_92 : STD_LOGIC;
  signal rs_wreq_n_93 : STD_LOGIC;
  signal rs_wreq_n_94 : STD_LOGIC;
  signal rs_wreq_n_95 : STD_LOGIC;
  signal rs_wreq_n_96 : STD_LOGIC;
  signal rs_wreq_n_97 : STD_LOGIC;
  signal rs_wreq_n_98 : STD_LOGIC;
  signal rs_wreq_n_99 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \sect_addr_buf_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[52]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[53]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[54]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[55]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[56]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[57]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[58]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[59]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[60]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[61]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[62]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[63]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 51 downto 1 );
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__10_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__11_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__4_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__5_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__6_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__7_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__8_n_6\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__9_n_6\ : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal sect_cnt0_carry_n_6 : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[20]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[21]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[22]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[23]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[24]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[25]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[26]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[27]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[28]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[29]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[30]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[31]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[32]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[33]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[34]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[35]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[36]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[37]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[38]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[39]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[40]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[41]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[42]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[43]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[44]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[45]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[46]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[47]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[48]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[49]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[50]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[51]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_3_[9]\ : STD_LOGIC;
  signal \sect_len_buf[0]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[1]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[2]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[3]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[4]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[5]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[6]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[7]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[8]_i_1_n_3\ : STD_LOGIC;
  signal \sect_len_buf[9]_i_2_n_3\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_3_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_3_[9]\ : STD_LOGIC;
  signal wreq_handling_reg_n_3 : STD_LOGIC;
  signal wreq_valid : STD_LOGIC;
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_first_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_sect_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[32]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[33]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[34]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[35]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[36]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[37]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[38]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[39]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[40]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[41]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[42]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[43]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[44]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[45]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[46]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[47]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[48]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[49]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[50]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[51]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[52]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[53]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[54]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[55]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[56]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[57]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[58]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[59]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[60]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[61]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[62]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[63]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair247";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[32]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[36]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[40]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[44]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[48]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[52]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[56]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[60]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[63]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \len_cnt[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \len_cnt[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \len_cnt[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \len_cnt[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \len_cnt[6]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \len_cnt[7]_i_3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \sect_addr_buf[32]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[33]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \sect_addr_buf[34]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[35]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[36]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[37]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[38]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[39]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sect_addr_buf[40]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[41]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[42]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[43]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[44]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[45]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[46]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[47]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[48]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[49]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_addr_buf[50]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[51]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[52]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[53]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[54]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[55]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \sect_addr_buf[56]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[57]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \sect_addr_buf[58]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[59]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \sect_addr_buf[60]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[61]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \sect_addr_buf[62]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[63]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair255";
  attribute ADDER_THRESHOLD of sect_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__11\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \sect_cnt0_carry__9\ : label is 35;
begin
  Q(0) <= \^q\(0);
  SR(0) <= \^sr\(0);
WLAST_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_15,
      Q => WLAST_Dummy_reg_n_3,
      R => \^sr\(0)
    );
WVALID_Dummy_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_13,
      Q => WVALID_Dummy_reg_n_3,
      R => \^sr\(0)
    );
\beat_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => p_1_in(2),
      Q => beat_len(0),
      R => \^sr\(0)
    );
\beat_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_57,
      Q => beat_len(3),
      R => \^sr\(0)
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_6,
      Q => \could_multi_bursts.AWVALID_Dummy_reg_n_3\,
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[10]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[11]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[12]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[13]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[14]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[15]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[16]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[17]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[18]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[19]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[20]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[21]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[22]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[23]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[24]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[25]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[26]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[27]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[28]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[29]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[2]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[30]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[31]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[32]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(32),
      O => awaddr_tmp(32)
    );
\could_multi_bursts.awaddr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[33]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(33),
      O => awaddr_tmp(33)
    );
\could_multi_bursts.awaddr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[34]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(34),
      O => awaddr_tmp(34)
    );
\could_multi_bursts.awaddr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[35]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(35),
      O => awaddr_tmp(35)
    );
\could_multi_bursts.awaddr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[36]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(36),
      O => awaddr_tmp(36)
    );
\could_multi_bursts.awaddr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[37]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(37),
      O => awaddr_tmp(37)
    );
\could_multi_bursts.awaddr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[38]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(38),
      O => awaddr_tmp(38)
    );
\could_multi_bursts.awaddr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[39]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(39),
      O => awaddr_tmp(39)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[3]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[40]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(40),
      O => awaddr_tmp(40)
    );
\could_multi_bursts.awaddr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[41]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(41),
      O => awaddr_tmp(41)
    );
\could_multi_bursts.awaddr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[42]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(42),
      O => awaddr_tmp(42)
    );
\could_multi_bursts.awaddr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[43]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(43),
      O => awaddr_tmp(43)
    );
\could_multi_bursts.awaddr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[44]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(44),
      O => awaddr_tmp(44)
    );
\could_multi_bursts.awaddr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[45]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(45),
      O => awaddr_tmp(45)
    );
\could_multi_bursts.awaddr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[46]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(46),
      O => awaddr_tmp(46)
    );
\could_multi_bursts.awaddr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[47]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(47),
      O => awaddr_tmp(47)
    );
\could_multi_bursts.awaddr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[48]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(48),
      O => awaddr_tmp(48)
    );
\could_multi_bursts.awaddr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[49]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(49),
      O => awaddr_tmp(49)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[4]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(4),
      I1 => \could_multi_bursts.awlen_buf\(2),
      I2 => \could_multi_bursts.awlen_buf\(1),
      I3 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(3),
      I1 => \could_multi_bursts.awlen_buf\(1),
      I2 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(2),
      I1 => \could_multi_bursts.awlen_buf\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\
    );
\could_multi_bursts.awaddr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[50]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(50),
      O => awaddr_tmp(50)
    );
\could_multi_bursts.awaddr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[51]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(51),
      O => awaddr_tmp(51)
    );
\could_multi_bursts.awaddr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[52]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(52),
      O => awaddr_tmp(52)
    );
\could_multi_bursts.awaddr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[53]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(53),
      O => awaddr_tmp(53)
    );
\could_multi_bursts.awaddr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[54]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(54),
      O => awaddr_tmp(54)
    );
\could_multi_bursts.awaddr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[55]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(55),
      O => awaddr_tmp(55)
    );
\could_multi_bursts.awaddr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[56]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(56),
      O => awaddr_tmp(56)
    );
\could_multi_bursts.awaddr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[57]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(57),
      O => awaddr_tmp(57)
    );
\could_multi_bursts.awaddr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[58]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(58),
      O => awaddr_tmp(58)
    );
\could_multi_bursts.awaddr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[59]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(59),
      O => awaddr_tmp(59)
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[5]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[60]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(60),
      O => awaddr_tmp(60)
    );
\could_multi_bursts.awaddr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[61]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(61),
      O => awaddr_tmp(61)
    );
\could_multi_bursts.awaddr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[62]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(62),
      O => awaddr_tmp(62)
    );
\could_multi_bursts.awaddr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[63]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(63),
      O => awaddr_tmp(63)
    );
\could_multi_bursts.awaddr_buf[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(5),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[6]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[7]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[8]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(6),
      I1 => \could_multi_bursts.awlen_buf\(2),
      I2 => \could_multi_bursts.awlen_buf\(0),
      I3 => \could_multi_bursts.awlen_buf\(1),
      I4 => \could_multi_bursts.awlen_buf\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => \could_multi_bursts.awaddr_buf\(5),
      I1 => \could_multi_bursts.awlen_buf\(3),
      I2 => \could_multi_bursts.awlen_buf\(2),
      I3 => \could_multi_bursts.awlen_buf\(0),
      I4 => \could_multi_bursts.awlen_buf\(1),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_3_[9]\,
      I1 => \could_multi_bursts.awaddr_buf[63]_i_2_n_3\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \could_multi_bursts.awaddr_buf\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \could_multi_bursts.awaddr_buf\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \could_multi_bursts.awaddr_buf\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \could_multi_bursts.awaddr_buf\(10 downto 9),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(12 downto 9)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \could_multi_bursts.awaddr_buf\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \could_multi_bursts.awaddr_buf\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \could_multi_bursts.awaddr_buf\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \could_multi_bursts.awaddr_buf\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(16 downto 13)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \could_multi_bursts.awaddr_buf\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \could_multi_bursts.awaddr_buf\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \could_multi_bursts.awaddr_buf\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \could_multi_bursts.awaddr_buf\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(20 downto 17)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \could_multi_bursts.awaddr_buf\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \could_multi_bursts.awaddr_buf\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \could_multi_bursts.awaddr_buf\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \could_multi_bursts.awaddr_buf\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(24 downto 21)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \could_multi_bursts.awaddr_buf\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \could_multi_bursts.awaddr_buf\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \could_multi_bursts.awaddr_buf\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \could_multi_bursts.awaddr_buf\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(28 downto 25)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \could_multi_bursts.awaddr_buf\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \could_multi_bursts.awaddr_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \could_multi_bursts.awaddr_buf\(30),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \could_multi_bursts.awaddr_buf\(31),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(32),
      Q => \could_multi_bursts.awaddr_buf\(32),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[32]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(32 downto 29),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(32 downto 29)
    );
\could_multi_bursts.awaddr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(33),
      Q => \could_multi_bursts.awaddr_buf\(33),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(34),
      Q => \could_multi_bursts.awaddr_buf\(34),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(35),
      Q => \could_multi_bursts.awaddr_buf\(35),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(36),
      Q => \could_multi_bursts.awaddr_buf\(36),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[36]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(36 downto 33),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(36 downto 33)
    );
\could_multi_bursts.awaddr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(37),
      Q => \could_multi_bursts.awaddr_buf\(37),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(38),
      Q => \could_multi_bursts.awaddr_buf\(38),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(39),
      Q => \could_multi_bursts.awaddr_buf\(39),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \could_multi_bursts.awaddr_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(40),
      Q => \could_multi_bursts.awaddr_buf\(40),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[40]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(40 downto 37),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(40 downto 37)
    );
\could_multi_bursts.awaddr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(41),
      Q => \could_multi_bursts.awaddr_buf\(41),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(42),
      Q => \could_multi_bursts.awaddr_buf\(42),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(43),
      Q => \could_multi_bursts.awaddr_buf\(43),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(44),
      Q => \could_multi_bursts.awaddr_buf\(44),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[44]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(44 downto 41),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(44 downto 41)
    );
\could_multi_bursts.awaddr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(45),
      Q => \could_multi_bursts.awaddr_buf\(45),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(46),
      Q => \could_multi_bursts.awaddr_buf\(46),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(47),
      Q => \could_multi_bursts.awaddr_buf\(47),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(48),
      Q => \could_multi_bursts.awaddr_buf\(48),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[48]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(48 downto 45),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(48 downto 45)
    );
\could_multi_bursts.awaddr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(49),
      Q => \could_multi_bursts.awaddr_buf\(49),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \could_multi_bursts.awaddr_buf\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => \could_multi_bursts.awaddr_buf\(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_3\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_3\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_3\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(50),
      Q => \could_multi_bursts.awaddr_buf\(50),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(51),
      Q => \could_multi_bursts.awaddr_buf\(51),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(52),
      Q => \could_multi_bursts.awaddr_buf\(52),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[52]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(52 downto 49),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(52 downto 49)
    );
\could_multi_bursts.awaddr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(53),
      Q => \could_multi_bursts.awaddr_buf\(53),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(54),
      Q => \could_multi_bursts.awaddr_buf\(54),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(55),
      Q => \could_multi_bursts.awaddr_buf\(55),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(56),
      Q => \could_multi_bursts.awaddr_buf\(56),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[56]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(56 downto 53),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(56 downto 53)
    );
\could_multi_bursts.awaddr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(57),
      Q => \could_multi_bursts.awaddr_buf\(57),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(58),
      Q => \could_multi_bursts.awaddr_buf\(58),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(59),
      Q => \could_multi_bursts.awaddr_buf\(59),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \could_multi_bursts.awaddr_buf\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(60),
      Q => \could_multi_bursts.awaddr_buf\(60),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[60]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(60 downto 57),
      S(3 downto 0) => \could_multi_bursts.awaddr_buf\(60 downto 57)
    );
\could_multi_bursts.awaddr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(61),
      Q => \could_multi_bursts.awaddr_buf\(61),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(62),
      Q => \could_multi_bursts.awaddr_buf\(62),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(63),
      Q => \could_multi_bursts.awaddr_buf\(63),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[63]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[63]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[63]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(63 downto 61),
      S(3) => '0',
      S(2 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 61)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \could_multi_bursts.awaddr_buf\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \could_multi_bursts.awaddr_buf\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \could_multi_bursts.awaddr_buf\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \could_multi_bursts.awaddr_buf\(8 downto 5),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \could_multi_bursts.awaddr_buf\(8 downto 7),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_3\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_3\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \could_multi_bursts.awaddr_buf\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \could_multi_bursts.awlen_buf\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \could_multi_bursts.awlen_buf\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \could_multi_bursts.awlen_buf\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \could_multi_bursts.awlen_buf\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => p_0_in(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => p_0_in(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      O => p_0_in(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(1),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(2),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      O => p_0_in(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(3),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      O => p_0_in(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      I4 => \could_multi_bursts.loop_cnt_reg\(4),
      I5 => \could_multi_bursts.loop_cnt_reg\(5),
      O => p_0_in(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => fifo_burst_n_19
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => p_0_in(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => fifo_burst_n_19
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_25,
      Q => \could_multi_bursts.sect_handling_reg_n_3\,
      R => \^sr\(0)
    );
\end_addr[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_109,
      I1 => rs_wreq_n_57,
      O => \end_addr[13]_i_2_n_3\
    );
\end_addr[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_110,
      I1 => rs_wreq_n_57,
      O => \end_addr[13]_i_3_n_3\
    );
\end_addr[13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_111,
      I1 => rs_wreq_n_57,
      O => \end_addr[13]_i_4_n_3\
    );
\end_addr[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_112,
      I1 => rs_wreq_n_57,
      O => \end_addr[13]_i_5_n_3\
    );
\end_addr[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_105,
      I1 => rs_wreq_n_57,
      O => \end_addr[17]_i_2_n_3\
    );
\end_addr[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_106,
      I1 => rs_wreq_n_57,
      O => \end_addr[17]_i_3_n_3\
    );
\end_addr[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_107,
      I1 => rs_wreq_n_57,
      O => \end_addr[17]_i_4_n_3\
    );
\end_addr[17]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_108,
      I1 => rs_wreq_n_57,
      O => \end_addr[17]_i_5_n_3\
    );
\end_addr[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_101,
      I1 => rs_wreq_n_57,
      O => \end_addr[21]_i_2_n_3\
    );
\end_addr[21]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_102,
      I1 => rs_wreq_n_57,
      O => \end_addr[21]_i_3_n_3\
    );
\end_addr[21]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_103,
      I1 => rs_wreq_n_57,
      O => \end_addr[21]_i_4_n_3\
    );
\end_addr[21]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_104,
      I1 => rs_wreq_n_57,
      O => \end_addr[21]_i_5_n_3\
    );
\end_addr[25]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_97,
      I1 => rs_wreq_n_57,
      O => \end_addr[25]_i_2_n_3\
    );
\end_addr[25]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_98,
      I1 => rs_wreq_n_57,
      O => \end_addr[25]_i_3_n_3\
    );
\end_addr[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_99,
      I1 => rs_wreq_n_57,
      O => \end_addr[25]_i_4_n_3\
    );
\end_addr[25]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_100,
      I1 => rs_wreq_n_57,
      O => \end_addr[25]_i_5_n_3\
    );
\end_addr[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_93,
      I1 => rs_wreq_n_57,
      O => \end_addr[29]_i_2_n_3\
    );
\end_addr[29]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_94,
      I1 => rs_wreq_n_57,
      O => \end_addr[29]_i_3_n_3\
    );
\end_addr[29]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_95,
      I1 => rs_wreq_n_57,
      O => \end_addr[29]_i_4_n_3\
    );
\end_addr[29]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_96,
      I1 => rs_wreq_n_57,
      O => \end_addr[29]_i_5_n_3\
    );
\end_addr[33]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_91,
      I1 => rs_wreq_n_57,
      O => \end_addr[33]_i_2_n_3\
    );
\end_addr[33]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_92,
      I1 => rs_wreq_n_57,
      O => \end_addr[33]_i_3_n_3\
    );
\end_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_117,
      I1 => rs_wreq_n_57,
      O => \end_addr[5]_i_2_n_3\
    );
\end_addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_118,
      I1 => rs_wreq_n_57,
      O => \end_addr[5]_i_3_n_3\
    );
\end_addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_119,
      I1 => rs_wreq_n_57,
      O => \end_addr[5]_i_4_n_3\
    );
\end_addr[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_120,
      I1 => p_1_in(2),
      O => \end_addr[5]_i_5_n_3\
    );
\end_addr[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_113,
      I1 => rs_wreq_n_57,
      O => \end_addr[9]_i_2_n_3\
    );
\end_addr[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_114,
      I1 => rs_wreq_n_57,
      O => \end_addr[9]_i_3_n_3\
    );
\end_addr[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_115,
      I1 => rs_wreq_n_57,
      O => \end_addr[9]_i_4_n_3\
    );
\end_addr[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rs_wreq_n_116,
      I1 => rs_wreq_n_57,
      O => \end_addr[9]_i_5_n_3\
    );
\end_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_176,
      Q => \end_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\end_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_175,
      Q => \end_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\end_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_174,
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_173,
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_172,
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_171,
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_170,
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_169,
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_168,
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_167,
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_166,
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_165,
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_164,
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_163,
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_162,
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_161,
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_160,
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_159,
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_158,
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_157,
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_184,
      Q => \end_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\end_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_156,
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_155,
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_154,
      Q => p_0_in0_in(20),
      R => \^sr\(0)
    );
\end_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_153,
      Q => p_0_in0_in(21),
      R => \^sr\(0)
    );
\end_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_152,
      Q => p_0_in0_in(22),
      R => \^sr\(0)
    );
\end_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_151,
      Q => p_0_in0_in(23),
      R => \^sr\(0)
    );
\end_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_150,
      Q => p_0_in0_in(24),
      R => \^sr\(0)
    );
\end_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_149,
      Q => p_0_in0_in(25),
      R => \^sr\(0)
    );
\end_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_148,
      Q => p_0_in0_in(26),
      R => \^sr\(0)
    );
\end_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_147,
      Q => p_0_in0_in(27),
      R => \^sr\(0)
    );
\end_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_183,
      Q => \end_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\end_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_146,
      Q => p_0_in0_in(28),
      R => \^sr\(0)
    );
\end_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_145,
      Q => p_0_in0_in(29),
      R => \^sr\(0)
    );
\end_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_144,
      Q => p_0_in0_in(30),
      R => \^sr\(0)
    );
\end_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_143,
      Q => p_0_in0_in(31),
      R => \^sr\(0)
    );
\end_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_142,
      Q => p_0_in0_in(32),
      R => \^sr\(0)
    );
\end_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_141,
      Q => p_0_in0_in(33),
      R => \^sr\(0)
    );
\end_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_140,
      Q => p_0_in0_in(34),
      R => \^sr\(0)
    );
\end_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_139,
      Q => p_0_in0_in(35),
      R => \^sr\(0)
    );
\end_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_138,
      Q => p_0_in0_in(36),
      R => \^sr\(0)
    );
\end_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_137,
      Q => p_0_in0_in(37),
      R => \^sr\(0)
    );
\end_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_182,
      Q => \end_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\end_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_136,
      Q => p_0_in0_in(38),
      R => \^sr\(0)
    );
\end_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_135,
      Q => p_0_in0_in(39),
      R => \^sr\(0)
    );
\end_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_134,
      Q => p_0_in0_in(40),
      R => \^sr\(0)
    );
\end_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_133,
      Q => p_0_in0_in(41),
      R => \^sr\(0)
    );
\end_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_132,
      Q => p_0_in0_in(42),
      R => \^sr\(0)
    );
\end_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_131,
      Q => p_0_in0_in(43),
      R => \^sr\(0)
    );
\end_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_130,
      Q => p_0_in0_in(44),
      R => \^sr\(0)
    );
\end_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_129,
      Q => p_0_in0_in(45),
      R => \^sr\(0)
    );
\end_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_128,
      Q => p_0_in0_in(46),
      R => \^sr\(0)
    );
\end_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_127,
      Q => p_0_in0_in(47),
      R => \^sr\(0)
    );
\end_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_181,
      Q => \end_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\end_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_126,
      Q => p_0_in0_in(48),
      R => \^sr\(0)
    );
\end_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_125,
      Q => p_0_in0_in(49),
      R => \^sr\(0)
    );
\end_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_124,
      Q => p_0_in0_in(50),
      R => \^sr\(0)
    );
\end_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_123,
      Q => p_0_in0_in(51),
      R => \^sr\(0)
    );
\end_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_180,
      Q => \end_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\end_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_179,
      Q => \end_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\end_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_178,
      Q => \end_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\end_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_177,
      Q => \end_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
fifo_burst: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized4\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      CO(0) => last_sect,
      E(0) => E(0),
      Q(7 downto 0) => len_cnt_reg(7 downto 0),
      SR(0) => \^sr\(0),
      WLAST_Dummy_reg => WVALID_Dummy_reg_n_3,
      WLAST_Dummy_reg_0 => WLAST_Dummy_reg_n_3,
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      WVALID_Dummy_reg => fifo_burst_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_1(0) => fifo_burst_n_18,
      ap_rst_n_2(0) => fifo_burst_n_19,
      ap_rst_n_3(0) => fifo_burst_n_20,
      burst_valid => burst_valid,
      \could_multi_bursts.awlen_buf_reg[0]\(9) => \sect_len_buf_reg_n_3_[9]\,
      \could_multi_bursts.awlen_buf_reg[0]\(8) => \sect_len_buf_reg_n_3_[8]\,
      \could_multi_bursts.awlen_buf_reg[0]\(7) => \sect_len_buf_reg_n_3_[7]\,
      \could_multi_bursts.awlen_buf_reg[0]\(6) => \sect_len_buf_reg_n_3_[6]\,
      \could_multi_bursts.awlen_buf_reg[0]\(5) => \sect_len_buf_reg_n_3_[5]\,
      \could_multi_bursts.awlen_buf_reg[0]\(4) => \sect_len_buf_reg_n_3_[4]\,
      \could_multi_bursts.awlen_buf_reg[0]\(3) => \sect_len_buf_reg_n_3_[3]\,
      \could_multi_bursts.awlen_buf_reg[0]\(2) => \sect_len_buf_reg_n_3_[2]\,
      \could_multi_bursts.awlen_buf_reg[0]\(1) => \sect_len_buf_reg_n_3_[1]\,
      \could_multi_bursts.awlen_buf_reg[0]\(0) => \sect_len_buf_reg_n_3_[0]\,
      \could_multi_bursts.awlen_buf_reg[0]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_burst_n_25,
      dout_vld_reg_0 => fifo_burst_n_13,
      dout_vld_reg_1 => dout_vld_reg,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      \mOutPtr_reg[0]_0\ => dout_vld_reg_0,
      \mOutPtr_reg[0]_1\ => \could_multi_bursts.AWVALID_Dummy_reg_n_3\,
      \mOutPtr_reg[0]_2\ => \could_multi_bursts.sect_handling_reg_n_3\,
      next_wreq => next_wreq,
      p_14_in => p_14_in,
      pop => pop,
      push_1 => push_1,
      \sect_addr_buf_reg[2]\(0) => first_sect,
      \sect_len_buf_reg[5]\ => fifo_burst_n_12,
      \sect_len_buf_reg[8]\ => fifo_burst_n_11,
      sel => push,
      wreq_handling_reg(0) => fifo_burst_n_8,
      wreq_handling_reg_0 => fifo_burst_n_14,
      wreq_handling_reg_1 => wreq_handling_reg_n_3,
      wreq_handling_reg_2(0) => wreq_valid
    );
fifo_resp: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_fifo__parameterized1_14\
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_6,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \could_multi_bursts.AWVALID_Dummy_reg_n_3\,
      \could_multi_bursts.AWVALID_Dummy_reg_1\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \dout_reg[0]\ => fifo_burst_n_11,
      \dout_reg[0]_0\ => fifo_burst_n_12,
      \dout_reg[0]_1\ => last_sect_buf_reg_n_3,
      dout_vld_reg_0 => need_wrsp,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      last_resp => last_resp,
      \resp_ready__1\ => \resp_ready__1\,
      sel => push,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_3,
      CO(2) => first_sect_carry_n_4,
      CO(1) => first_sect_carry_n_5,
      CO(0) => first_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_3,
      S(2) => first_sect_carry_i_2_n_3,
      S(1) => first_sect_carry_i_3_n_3,
      S(0) => first_sect_carry_i_4_n_3
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_3,
      CO(3) => \first_sect_carry__0_n_3\,
      CO(2) => \first_sect_carry__0_n_4\,
      CO(1) => \first_sect_carry__0_n_5\,
      CO(0) => \first_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__0_i_1_n_3\,
      S(2) => \first_sect_carry__0_i_2_n_3\,
      S(1) => \first_sect_carry__0_i_3_n_3\,
      S(0) => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in_1(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in_1(21),
      I4 => p_0_in_1(23),
      I5 => \sect_cnt_reg_n_3_[23]\,
      O => \first_sect_carry__0_i_1_n_3\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in_1(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in_1(18),
      I4 => p_0_in_1(20),
      I5 => \sect_cnt_reg_n_3_[20]\,
      O => \first_sect_carry__0_i_2_n_3\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in_1(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in_1(15),
      I4 => p_0_in_1(17),
      I5 => \sect_cnt_reg_n_3_[17]\,
      O => \first_sect_carry__0_i_3_n_3\
    );
\first_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in_1(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in_1(12),
      I4 => p_0_in_1(14),
      I5 => \sect_cnt_reg_n_3_[14]\,
      O => \first_sect_carry__0_i_4_n_3\
    );
\first_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__0_n_3\,
      CO(3) => \first_sect_carry__1_n_3\,
      CO(2) => \first_sect_carry__1_n_4\,
      CO(1) => \first_sect_carry__1_n_5\,
      CO(0) => \first_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__1_i_1_n_3\,
      S(2) => \first_sect_carry__1_i_2_n_3\,
      S(1) => \first_sect_carry__1_i_3_n_3\,
      S(0) => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in_1(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in_1(33),
      I4 => p_0_in_1(35),
      I5 => \sect_cnt_reg_n_3_[35]\,
      O => \first_sect_carry__1_i_1_n_3\
    );
\first_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in_1(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in_1(30),
      I4 => p_0_in_1(32),
      I5 => \sect_cnt_reg_n_3_[32]\,
      O => \first_sect_carry__1_i_2_n_3\
    );
\first_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in_1(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in_1(27),
      I4 => p_0_in_1(29),
      I5 => \sect_cnt_reg_n_3_[29]\,
      O => \first_sect_carry__1_i_3_n_3\
    );
\first_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in_1(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in_1(24),
      I4 => p_0_in_1(26),
      I5 => \sect_cnt_reg_n_3_[26]\,
      O => \first_sect_carry__1_i_4_n_3\
    );
\first_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__1_n_3\,
      CO(3) => \first_sect_carry__2_n_3\,
      CO(2) => \first_sect_carry__2_n_4\,
      CO(1) => \first_sect_carry__2_n_5\,
      CO(0) => \first_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \first_sect_carry__2_i_1_n_3\,
      S(2) => \first_sect_carry__2_i_2_n_3\,
      S(1) => \first_sect_carry__2_i_3_n_3\,
      S(0) => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in_1(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in_1(45),
      I4 => p_0_in_1(47),
      I5 => \sect_cnt_reg_n_3_[47]\,
      O => \first_sect_carry__2_i_1_n_3\
    );
\first_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in_1(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in_1(42),
      I4 => p_0_in_1(44),
      I5 => \sect_cnt_reg_n_3_[44]\,
      O => \first_sect_carry__2_i_2_n_3\
    );
\first_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in_1(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in_1(39),
      I4 => p_0_in_1(41),
      I5 => \sect_cnt_reg_n_3_[41]\,
      O => \first_sect_carry__2_i_3_n_3\
    );
\first_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in_1(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in_1(36),
      I4 => p_0_in_1(38),
      I5 => \sect_cnt_reg_n_3_[38]\,
      O => \first_sect_carry__2_i_4_n_3\
    );
\first_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \first_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_first_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => first_sect,
      CO(0) => \first_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \first_sect_carry__3_i_1_n_3\,
      S(0) => \first_sect_carry__3_i_2_n_3\
    );
\first_sect_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_0_in_1(51),
      I1 => \sect_cnt_reg_n_3_[51]\,
      O => \first_sect_carry__3_i_1_n_3\
    );
\first_sect_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[49]\,
      I1 => p_0_in_1(49),
      I2 => \sect_cnt_reg_n_3_[48]\,
      I3 => p_0_in_1(48),
      I4 => p_0_in_1(50),
      I5 => \sect_cnt_reg_n_3_[50]\,
      O => \first_sect_carry__3_i_2_n_3\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in_1(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in_1(9),
      I4 => p_0_in_1(11),
      I5 => \sect_cnt_reg_n_3_[11]\,
      O => first_sect_carry_i_1_n_3
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in_1(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in_1(6),
      I4 => p_0_in_1(8),
      I5 => \sect_cnt_reg_n_3_[8]\,
      O => first_sect_carry_i_2_n_3
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in_1(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in_1(3),
      I4 => p_0_in_1(5),
      I5 => \sect_cnt_reg_n_3_[5]\,
      O => first_sect_carry_i_3_n_3
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in_1(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in_1(0),
      I4 => p_0_in_1(2),
      I5 => \sect_cnt_reg_n_3_[2]\,
      O => first_sect_carry_i_4_n_3
    );
last_sect_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => last_sect,
      Q => last_sect_buf_reg_n_3,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_3,
      CO(2) => last_sect_carry_n_4,
      CO(1) => last_sect_carry_n_5,
      CO(0) => last_sect_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => last_sect_carry_i_1_n_3,
      S(2) => last_sect_carry_i_2_n_3,
      S(1) => last_sect_carry_i_3_n_3,
      S(0) => last_sect_carry_i_4_n_3
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_3,
      CO(3) => \last_sect_carry__0_n_3\,
      CO(2) => \last_sect_carry__0_n_4\,
      CO(1) => \last_sect_carry__0_n_5\,
      CO(0) => \last_sect_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__0_i_1_n_3\,
      S(2) => \last_sect_carry__0_i_2_n_3\,
      S(1) => \last_sect_carry__0_i_3_n_3\,
      S(0) => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[22]\,
      I1 => p_0_in0_in(22),
      I2 => \sect_cnt_reg_n_3_[21]\,
      I3 => p_0_in0_in(21),
      I4 => \sect_cnt_reg_n_3_[23]\,
      I5 => p_0_in0_in(23),
      O => \last_sect_carry__0_i_1_n_3\
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[19]\,
      I1 => p_0_in0_in(19),
      I2 => \sect_cnt_reg_n_3_[18]\,
      I3 => p_0_in0_in(18),
      I4 => \sect_cnt_reg_n_3_[20]\,
      I5 => p_0_in0_in(20),
      O => \last_sect_carry__0_i_2_n_3\
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[16]\,
      I1 => p_0_in0_in(16),
      I2 => \sect_cnt_reg_n_3_[15]\,
      I3 => p_0_in0_in(15),
      I4 => \sect_cnt_reg_n_3_[17]\,
      I5 => p_0_in0_in(17),
      O => \last_sect_carry__0_i_3_n_3\
    );
\last_sect_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[13]\,
      I1 => p_0_in0_in(13),
      I2 => \sect_cnt_reg_n_3_[12]\,
      I3 => p_0_in0_in(12),
      I4 => \sect_cnt_reg_n_3_[14]\,
      I5 => p_0_in0_in(14),
      O => \last_sect_carry__0_i_4_n_3\
    );
\last_sect_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__0_n_3\,
      CO(3) => \last_sect_carry__1_n_3\,
      CO(2) => \last_sect_carry__1_n_4\,
      CO(1) => \last_sect_carry__1_n_5\,
      CO(0) => \last_sect_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__1_i_1_n_3\,
      S(2) => \last_sect_carry__1_i_2_n_3\,
      S(1) => \last_sect_carry__1_i_3_n_3\,
      S(0) => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[34]\,
      I1 => p_0_in0_in(34),
      I2 => \sect_cnt_reg_n_3_[33]\,
      I3 => p_0_in0_in(33),
      I4 => \sect_cnt_reg_n_3_[35]\,
      I5 => p_0_in0_in(35),
      O => \last_sect_carry__1_i_1_n_3\
    );
\last_sect_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[31]\,
      I1 => p_0_in0_in(31),
      I2 => \sect_cnt_reg_n_3_[30]\,
      I3 => p_0_in0_in(30),
      I4 => \sect_cnt_reg_n_3_[32]\,
      I5 => p_0_in0_in(32),
      O => \last_sect_carry__1_i_2_n_3\
    );
\last_sect_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[28]\,
      I1 => p_0_in0_in(28),
      I2 => \sect_cnt_reg_n_3_[27]\,
      I3 => p_0_in0_in(27),
      I4 => \sect_cnt_reg_n_3_[29]\,
      I5 => p_0_in0_in(29),
      O => \last_sect_carry__1_i_3_n_3\
    );
\last_sect_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[25]\,
      I1 => p_0_in0_in(25),
      I2 => \sect_cnt_reg_n_3_[24]\,
      I3 => p_0_in0_in(24),
      I4 => \sect_cnt_reg_n_3_[26]\,
      I5 => p_0_in0_in(26),
      O => \last_sect_carry__1_i_4_n_3\
    );
\last_sect_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__1_n_3\,
      CO(3) => \last_sect_carry__2_n_3\,
      CO(2) => \last_sect_carry__2_n_4\,
      CO(1) => \last_sect_carry__2_n_5\,
      CO(0) => \last_sect_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \last_sect_carry__2_i_1_n_3\,
      S(2) => \last_sect_carry__2_i_2_n_3\,
      S(1) => \last_sect_carry__2_i_3_n_3\,
      S(0) => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[46]\,
      I1 => p_0_in0_in(46),
      I2 => \sect_cnt_reg_n_3_[45]\,
      I3 => p_0_in0_in(45),
      I4 => \sect_cnt_reg_n_3_[47]\,
      I5 => p_0_in0_in(47),
      O => \last_sect_carry__2_i_1_n_3\
    );
\last_sect_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[43]\,
      I1 => p_0_in0_in(43),
      I2 => \sect_cnt_reg_n_3_[42]\,
      I3 => p_0_in0_in(42),
      I4 => \sect_cnt_reg_n_3_[44]\,
      I5 => p_0_in0_in(44),
      O => \last_sect_carry__2_i_2_n_3\
    );
\last_sect_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[40]\,
      I1 => p_0_in0_in(40),
      I2 => \sect_cnt_reg_n_3_[39]\,
      I3 => p_0_in0_in(39),
      I4 => \sect_cnt_reg_n_3_[41]\,
      I5 => p_0_in0_in(41),
      O => \last_sect_carry__2_i_3_n_3\
    );
\last_sect_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[37]\,
      I1 => p_0_in0_in(37),
      I2 => \sect_cnt_reg_n_3_[36]\,
      I3 => p_0_in0_in(36),
      I4 => \sect_cnt_reg_n_3_[38]\,
      I5 => p_0_in0_in(38),
      O => \last_sect_carry__2_i_4_n_3\
    );
\last_sect_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_sect_carry__2_n_3\,
      CO(3 downto 2) => \NLW_last_sect_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => last_sect,
      CO(0) => \last_sect_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => rs_wreq_n_121,
      S(0) => rs_wreq_n_122
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[10]\,
      I1 => p_0_in0_in(10),
      I2 => \sect_cnt_reg_n_3_[9]\,
      I3 => p_0_in0_in(9),
      I4 => \sect_cnt_reg_n_3_[11]\,
      I5 => p_0_in0_in(11),
      O => last_sect_carry_i_1_n_3
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[7]\,
      I1 => p_0_in0_in(7),
      I2 => \sect_cnt_reg_n_3_[6]\,
      I3 => p_0_in0_in(6),
      I4 => \sect_cnt_reg_n_3_[8]\,
      I5 => p_0_in0_in(8),
      O => last_sect_carry_i_2_n_3
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[4]\,
      I1 => p_0_in0_in(4),
      I2 => \sect_cnt_reg_n_3_[3]\,
      I3 => p_0_in0_in(3),
      I4 => \sect_cnt_reg_n_3_[5]\,
      I5 => p_0_in0_in(5),
      O => last_sect_carry_i_3_n_3
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_3_[1]\,
      I1 => p_0_in0_in(1),
      I2 => \sect_cnt_reg_n_3_[0]\,
      I3 => p_0_in0_in(0),
      I4 => \sect_cnt_reg_n_3_[2]\,
      I5 => p_0_in0_in(2),
      O => last_sect_carry_i_4_n_3
    );
\len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => len_cnt_reg(0),
      O => \p_0_in__0\(0)
    );
\len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      O => \p_0_in__0\(1)
    );
\len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => len_cnt_reg(0),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(2),
      O => \p_0_in__0\(2)
    );
\len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => len_cnt_reg(1),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(2),
      I3 => len_cnt_reg(3),
      O => \p_0_in__0\(3)
    );
\len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => len_cnt_reg(2),
      I1 => len_cnt_reg(0),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(3),
      I4 => len_cnt_reg(4),
      O => \p_0_in__0\(4)
    );
\len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => len_cnt_reg(3),
      I1 => len_cnt_reg(1),
      I2 => len_cnt_reg(0),
      I3 => len_cnt_reg(2),
      I4 => len_cnt_reg(4),
      I5 => len_cnt_reg(5),
      O => \p_0_in__0\(5)
    );
\len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_3\,
      I1 => len_cnt_reg(6),
      O => \p_0_in__0\(6)
    );
\len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \len_cnt[7]_i_4_n_3\,
      I1 => len_cnt_reg(6),
      I2 => len_cnt_reg(7),
      O => \p_0_in__0\(7)
    );
\len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => len_cnt_reg(5),
      I1 => len_cnt_reg(3),
      I2 => len_cnt_reg(1),
      I3 => len_cnt_reg(0),
      I4 => len_cnt_reg(2),
      I5 => len_cnt_reg(4),
      O => \len_cnt[7]_i_4_n_3\
    );
\len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(0),
      Q => len_cnt_reg(0),
      R => fifo_burst_n_18
    );
\len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(1),
      Q => len_cnt_reg(1),
      R => fifo_burst_n_18
    );
\len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(2),
      Q => len_cnt_reg(2),
      R => fifo_burst_n_18
    );
\len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(3),
      Q => len_cnt_reg(3),
      R => fifo_burst_n_18
    );
\len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(4),
      Q => len_cnt_reg(4),
      R => fifo_burst_n_18
    );
\len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(5),
      Q => len_cnt_reg(5),
      R => fifo_burst_n_18
    );
\len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(6),
      Q => len_cnt_reg(6),
      R => fifo_burst_n_18
    );
\len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_18_in,
      D => \p_0_in__0\(7),
      Q => len_cnt_reg(7),
      R => fifo_burst_n_18
    );
rs_resp: entity work.\equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice__parameterized1\
     port map (
      Q(0) => \^q\(0),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg_0 => s_ready_t_reg
    );
rs_wreq: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_reg_slice
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(51) => rs_wreq_n_5,
      D(50) => rs_wreq_n_6,
      D(49) => rs_wreq_n_7,
      D(48) => rs_wreq_n_8,
      D(47) => rs_wreq_n_9,
      D(46) => rs_wreq_n_10,
      D(45) => rs_wreq_n_11,
      D(44) => rs_wreq_n_12,
      D(43) => rs_wreq_n_13,
      D(42) => rs_wreq_n_14,
      D(41) => rs_wreq_n_15,
      D(40) => rs_wreq_n_16,
      D(39) => rs_wreq_n_17,
      D(38) => rs_wreq_n_18,
      D(37) => rs_wreq_n_19,
      D(36) => rs_wreq_n_20,
      D(35) => rs_wreq_n_21,
      D(34) => rs_wreq_n_22,
      D(33) => rs_wreq_n_23,
      D(32) => rs_wreq_n_24,
      D(31) => rs_wreq_n_25,
      D(30) => rs_wreq_n_26,
      D(29) => rs_wreq_n_27,
      D(28) => rs_wreq_n_28,
      D(27) => rs_wreq_n_29,
      D(26) => rs_wreq_n_30,
      D(25) => rs_wreq_n_31,
      D(24) => rs_wreq_n_32,
      D(23) => rs_wreq_n_33,
      D(22) => rs_wreq_n_34,
      D(21) => rs_wreq_n_35,
      D(20) => rs_wreq_n_36,
      D(19) => rs_wreq_n_37,
      D(18) => rs_wreq_n_38,
      D(17) => rs_wreq_n_39,
      D(16) => rs_wreq_n_40,
      D(15) => rs_wreq_n_41,
      D(14) => rs_wreq_n_42,
      D(13) => rs_wreq_n_43,
      D(12) => rs_wreq_n_44,
      D(11) => rs_wreq_n_45,
      D(10) => rs_wreq_n_46,
      D(9) => rs_wreq_n_47,
      D(8) => rs_wreq_n_48,
      D(7) => rs_wreq_n_49,
      D(6) => rs_wreq_n_50,
      D(5) => rs_wreq_n_51,
      D(4) => rs_wreq_n_52,
      D(3) => rs_wreq_n_53,
      D(2) => rs_wreq_n_54,
      D(1) => rs_wreq_n_55,
      D(0) => rs_wreq_n_56,
      Q(0) => wreq_valid,
      S(1) => rs_wreq_n_121,
      S(0) => rs_wreq_n_122,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      \data_p1_reg[63]_0\(61) => rs_wreq_n_123,
      \data_p1_reg[63]_0\(60) => rs_wreq_n_124,
      \data_p1_reg[63]_0\(59) => rs_wreq_n_125,
      \data_p1_reg[63]_0\(58) => rs_wreq_n_126,
      \data_p1_reg[63]_0\(57) => rs_wreq_n_127,
      \data_p1_reg[63]_0\(56) => rs_wreq_n_128,
      \data_p1_reg[63]_0\(55) => rs_wreq_n_129,
      \data_p1_reg[63]_0\(54) => rs_wreq_n_130,
      \data_p1_reg[63]_0\(53) => rs_wreq_n_131,
      \data_p1_reg[63]_0\(52) => rs_wreq_n_132,
      \data_p1_reg[63]_0\(51) => rs_wreq_n_133,
      \data_p1_reg[63]_0\(50) => rs_wreq_n_134,
      \data_p1_reg[63]_0\(49) => rs_wreq_n_135,
      \data_p1_reg[63]_0\(48) => rs_wreq_n_136,
      \data_p1_reg[63]_0\(47) => rs_wreq_n_137,
      \data_p1_reg[63]_0\(46) => rs_wreq_n_138,
      \data_p1_reg[63]_0\(45) => rs_wreq_n_139,
      \data_p1_reg[63]_0\(44) => rs_wreq_n_140,
      \data_p1_reg[63]_0\(43) => rs_wreq_n_141,
      \data_p1_reg[63]_0\(42) => rs_wreq_n_142,
      \data_p1_reg[63]_0\(41) => rs_wreq_n_143,
      \data_p1_reg[63]_0\(40) => rs_wreq_n_144,
      \data_p1_reg[63]_0\(39) => rs_wreq_n_145,
      \data_p1_reg[63]_0\(38) => rs_wreq_n_146,
      \data_p1_reg[63]_0\(37) => rs_wreq_n_147,
      \data_p1_reg[63]_0\(36) => rs_wreq_n_148,
      \data_p1_reg[63]_0\(35) => rs_wreq_n_149,
      \data_p1_reg[63]_0\(34) => rs_wreq_n_150,
      \data_p1_reg[63]_0\(33) => rs_wreq_n_151,
      \data_p1_reg[63]_0\(32) => rs_wreq_n_152,
      \data_p1_reg[63]_0\(31) => rs_wreq_n_153,
      \data_p1_reg[63]_0\(30) => rs_wreq_n_154,
      \data_p1_reg[63]_0\(29) => rs_wreq_n_155,
      \data_p1_reg[63]_0\(28) => rs_wreq_n_156,
      \data_p1_reg[63]_0\(27) => rs_wreq_n_157,
      \data_p1_reg[63]_0\(26) => rs_wreq_n_158,
      \data_p1_reg[63]_0\(25) => rs_wreq_n_159,
      \data_p1_reg[63]_0\(24) => rs_wreq_n_160,
      \data_p1_reg[63]_0\(23) => rs_wreq_n_161,
      \data_p1_reg[63]_0\(22) => rs_wreq_n_162,
      \data_p1_reg[63]_0\(21) => rs_wreq_n_163,
      \data_p1_reg[63]_0\(20) => rs_wreq_n_164,
      \data_p1_reg[63]_0\(19) => rs_wreq_n_165,
      \data_p1_reg[63]_0\(18) => rs_wreq_n_166,
      \data_p1_reg[63]_0\(17) => rs_wreq_n_167,
      \data_p1_reg[63]_0\(16) => rs_wreq_n_168,
      \data_p1_reg[63]_0\(15) => rs_wreq_n_169,
      \data_p1_reg[63]_0\(14) => rs_wreq_n_170,
      \data_p1_reg[63]_0\(13) => rs_wreq_n_171,
      \data_p1_reg[63]_0\(12) => rs_wreq_n_172,
      \data_p1_reg[63]_0\(11) => rs_wreq_n_173,
      \data_p1_reg[63]_0\(10) => rs_wreq_n_174,
      \data_p1_reg[63]_0\(9) => rs_wreq_n_175,
      \data_p1_reg[63]_0\(8) => rs_wreq_n_176,
      \data_p1_reg[63]_0\(7) => rs_wreq_n_177,
      \data_p1_reg[63]_0\(6) => rs_wreq_n_178,
      \data_p1_reg[63]_0\(5) => rs_wreq_n_179,
      \data_p1_reg[63]_0\(4) => rs_wreq_n_180,
      \data_p1_reg[63]_0\(3) => rs_wreq_n_181,
      \data_p1_reg[63]_0\(2) => rs_wreq_n_182,
      \data_p1_reg[63]_0\(1) => rs_wreq_n_183,
      \data_p1_reg[63]_0\(0) => rs_wreq_n_184,
      \data_p1_reg[95]_0\(63) => rs_wreq_n_57,
      \data_p1_reg[95]_0\(62) => p_1_in(2),
      \data_p1_reg[95]_0\(61) => rs_wreq_n_59,
      \data_p1_reg[95]_0\(60) => rs_wreq_n_60,
      \data_p1_reg[95]_0\(59) => rs_wreq_n_61,
      \data_p1_reg[95]_0\(58) => rs_wreq_n_62,
      \data_p1_reg[95]_0\(57) => rs_wreq_n_63,
      \data_p1_reg[95]_0\(56) => rs_wreq_n_64,
      \data_p1_reg[95]_0\(55) => rs_wreq_n_65,
      \data_p1_reg[95]_0\(54) => rs_wreq_n_66,
      \data_p1_reg[95]_0\(53) => rs_wreq_n_67,
      \data_p1_reg[95]_0\(52) => rs_wreq_n_68,
      \data_p1_reg[95]_0\(51) => rs_wreq_n_69,
      \data_p1_reg[95]_0\(50) => rs_wreq_n_70,
      \data_p1_reg[95]_0\(49) => rs_wreq_n_71,
      \data_p1_reg[95]_0\(48) => rs_wreq_n_72,
      \data_p1_reg[95]_0\(47) => rs_wreq_n_73,
      \data_p1_reg[95]_0\(46) => rs_wreq_n_74,
      \data_p1_reg[95]_0\(45) => rs_wreq_n_75,
      \data_p1_reg[95]_0\(44) => rs_wreq_n_76,
      \data_p1_reg[95]_0\(43) => rs_wreq_n_77,
      \data_p1_reg[95]_0\(42) => rs_wreq_n_78,
      \data_p1_reg[95]_0\(41) => rs_wreq_n_79,
      \data_p1_reg[95]_0\(40) => rs_wreq_n_80,
      \data_p1_reg[95]_0\(39) => rs_wreq_n_81,
      \data_p1_reg[95]_0\(38) => rs_wreq_n_82,
      \data_p1_reg[95]_0\(37) => rs_wreq_n_83,
      \data_p1_reg[95]_0\(36) => rs_wreq_n_84,
      \data_p1_reg[95]_0\(35) => rs_wreq_n_85,
      \data_p1_reg[95]_0\(34) => rs_wreq_n_86,
      \data_p1_reg[95]_0\(33) => rs_wreq_n_87,
      \data_p1_reg[95]_0\(32) => rs_wreq_n_88,
      \data_p1_reg[95]_0\(31) => rs_wreq_n_89,
      \data_p1_reg[95]_0\(30) => rs_wreq_n_90,
      \data_p1_reg[95]_0\(29) => rs_wreq_n_91,
      \data_p1_reg[95]_0\(28) => rs_wreq_n_92,
      \data_p1_reg[95]_0\(27) => rs_wreq_n_93,
      \data_p1_reg[95]_0\(26) => rs_wreq_n_94,
      \data_p1_reg[95]_0\(25) => rs_wreq_n_95,
      \data_p1_reg[95]_0\(24) => rs_wreq_n_96,
      \data_p1_reg[95]_0\(23) => rs_wreq_n_97,
      \data_p1_reg[95]_0\(22) => rs_wreq_n_98,
      \data_p1_reg[95]_0\(21) => rs_wreq_n_99,
      \data_p1_reg[95]_0\(20) => rs_wreq_n_100,
      \data_p1_reg[95]_0\(19) => rs_wreq_n_101,
      \data_p1_reg[95]_0\(18) => rs_wreq_n_102,
      \data_p1_reg[95]_0\(17) => rs_wreq_n_103,
      \data_p1_reg[95]_0\(16) => rs_wreq_n_104,
      \data_p1_reg[95]_0\(15) => rs_wreq_n_105,
      \data_p1_reg[95]_0\(14) => rs_wreq_n_106,
      \data_p1_reg[95]_0\(13) => rs_wreq_n_107,
      \data_p1_reg[95]_0\(12) => rs_wreq_n_108,
      \data_p1_reg[95]_0\(11) => rs_wreq_n_109,
      \data_p1_reg[95]_0\(10) => rs_wreq_n_110,
      \data_p1_reg[95]_0\(9) => rs_wreq_n_111,
      \data_p1_reg[95]_0\(8) => rs_wreq_n_112,
      \data_p1_reg[95]_0\(7) => rs_wreq_n_113,
      \data_p1_reg[95]_0\(6) => rs_wreq_n_114,
      \data_p1_reg[95]_0\(5) => rs_wreq_n_115,
      \data_p1_reg[95]_0\(4) => rs_wreq_n_116,
      \data_p1_reg[95]_0\(3) => rs_wreq_n_117,
      \data_p1_reg[95]_0\(2) => rs_wreq_n_118,
      \data_p1_reg[95]_0\(1) => rs_wreq_n_119,
      \data_p1_reg[95]_0\(0) => rs_wreq_n_120,
      \data_p2_reg[2]_0\(0) => \data_p2_reg[2]\(0),
      \data_p2_reg[67]_0\(63 downto 0) => D(63 downto 0),
      \end_addr_reg[13]\(3) => \end_addr[13]_i_2_n_3\,
      \end_addr_reg[13]\(2) => \end_addr[13]_i_3_n_3\,
      \end_addr_reg[13]\(1) => \end_addr[13]_i_4_n_3\,
      \end_addr_reg[13]\(0) => \end_addr[13]_i_5_n_3\,
      \end_addr_reg[17]\(3) => \end_addr[17]_i_2_n_3\,
      \end_addr_reg[17]\(2) => \end_addr[17]_i_3_n_3\,
      \end_addr_reg[17]\(1) => \end_addr[17]_i_4_n_3\,
      \end_addr_reg[17]\(0) => \end_addr[17]_i_5_n_3\,
      \end_addr_reg[21]\(3) => \end_addr[21]_i_2_n_3\,
      \end_addr_reg[21]\(2) => \end_addr[21]_i_3_n_3\,
      \end_addr_reg[21]\(1) => \end_addr[21]_i_4_n_3\,
      \end_addr_reg[21]\(0) => \end_addr[21]_i_5_n_3\,
      \end_addr_reg[25]\(3) => \end_addr[25]_i_2_n_3\,
      \end_addr_reg[25]\(2) => \end_addr[25]_i_3_n_3\,
      \end_addr_reg[25]\(1) => \end_addr[25]_i_4_n_3\,
      \end_addr_reg[25]\(0) => \end_addr[25]_i_5_n_3\,
      \end_addr_reg[29]\(3) => \end_addr[29]_i_2_n_3\,
      \end_addr_reg[29]\(2) => \end_addr[29]_i_3_n_3\,
      \end_addr_reg[29]\(1) => \end_addr[29]_i_4_n_3\,
      \end_addr_reg[29]\(0) => \end_addr[29]_i_5_n_3\,
      \end_addr_reg[33]\(1) => \end_addr[33]_i_2_n_3\,
      \end_addr_reg[33]\(0) => \end_addr[33]_i_3_n_3\,
      \end_addr_reg[5]\(3) => \end_addr[5]_i_2_n_3\,
      \end_addr_reg[5]\(2) => \end_addr[5]_i_3_n_3\,
      \end_addr_reg[5]\(1) => \end_addr[5]_i_4_n_3\,
      \end_addr_reg[5]\(0) => \end_addr[5]_i_5_n_3\,
      \end_addr_reg[9]\(3) => \end_addr[9]_i_2_n_3\,
      \end_addr_reg[9]\(2) => \end_addr[9]_i_3_n_3\,
      \end_addr_reg[9]\(1) => \end_addr[9]_i_4_n_3\,
      \end_addr_reg[9]\(0) => \end_addr[9]_i_5_n_3\,
      last_sect_buf_reg(4) => \sect_cnt_reg_n_3_[51]\,
      last_sect_buf_reg(3) => \sect_cnt_reg_n_3_[50]\,
      last_sect_buf_reg(2) => \sect_cnt_reg_n_3_[49]\,
      last_sect_buf_reg(1) => \sect_cnt_reg_n_3_[48]\,
      last_sect_buf_reg(0) => \sect_cnt_reg_n_3_[0]\,
      last_sect_buf_reg_0(3 downto 0) => p_0_in0_in(51 downto 48),
      next_wreq => next_wreq,
      s_ready_t_reg_0 => AWREADY_Dummy,
      sect_cnt0(50 downto 0) => sect_cnt0(51 downto 1)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(20),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[20]\,
      O => sect_addr(32)
    );
\sect_addr_buf[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(21),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[21]\,
      O => sect_addr(33)
    );
\sect_addr_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(22),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[22]\,
      O => sect_addr(34)
    );
\sect_addr_buf[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(23),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[23]\,
      O => sect_addr(35)
    );
\sect_addr_buf[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(24),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[24]\,
      O => sect_addr(36)
    );
\sect_addr_buf[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(25),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[25]\,
      O => sect_addr(37)
    );
\sect_addr_buf[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(26),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[26]\,
      O => sect_addr(38)
    );
\sect_addr_buf[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(27),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[27]\,
      O => sect_addr(39)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(28),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[28]\,
      O => sect_addr(40)
    );
\sect_addr_buf[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(29),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[29]\,
      O => sect_addr(41)
    );
\sect_addr_buf[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(30),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[30]\,
      O => sect_addr(42)
    );
\sect_addr_buf[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(31),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[31]\,
      O => sect_addr(43)
    );
\sect_addr_buf[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(32),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[32]\,
      O => sect_addr(44)
    );
\sect_addr_buf[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(33),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[33]\,
      O => sect_addr(45)
    );
\sect_addr_buf[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(34),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[34]\,
      O => sect_addr(46)
    );
\sect_addr_buf[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(35),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[35]\,
      O => sect_addr(47)
    );
\sect_addr_buf[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(36),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[36]\,
      O => sect_addr(48)
    );
\sect_addr_buf[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(37),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[37]\,
      O => sect_addr(49)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(38),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[38]\,
      O => sect_addr(50)
    );
\sect_addr_buf[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(39),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[39]\,
      O => sect_addr(51)
    );
\sect_addr_buf[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(40),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[40]\,
      O => sect_addr(52)
    );
\sect_addr_buf[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(41),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[41]\,
      O => sect_addr(53)
    );
\sect_addr_buf[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(42),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[42]\,
      O => sect_addr(54)
    );
\sect_addr_buf[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(43),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[43]\,
      O => sect_addr(55)
    );
\sect_addr_buf[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(44),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[44]\,
      O => sect_addr(56)
    );
\sect_addr_buf[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(45),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[45]\,
      O => sect_addr(57)
    );
\sect_addr_buf[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(46),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[46]\,
      O => sect_addr(58)
    );
\sect_addr_buf[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(47),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[47]\,
      O => sect_addr(59)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(48),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[48]\,
      O => sect_addr(60)
    );
\sect_addr_buf[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(49),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[49]\,
      O => sect_addr(61)
    );
\sect_addr_buf[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(50),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[50]\,
      O => sect_addr(62)
    );
\sect_addr_buf[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in_1(51),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_3_[51]\,
      O => sect_addr(63)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_reg_n_3_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_3_[10]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_3_[11]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_3_[2]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(32),
      Q => \sect_addr_buf_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(33),
      Q => \sect_addr_buf_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(34),
      Q => \sect_addr_buf_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(35),
      Q => \sect_addr_buf_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(36),
      Q => \sect_addr_buf_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(37),
      Q => \sect_addr_buf_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(38),
      Q => \sect_addr_buf_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(39),
      Q => \sect_addr_buf_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_3_[3]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(40),
      Q => \sect_addr_buf_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(41),
      Q => \sect_addr_buf_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(42),
      Q => \sect_addr_buf_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(43),
      Q => \sect_addr_buf_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(44),
      Q => \sect_addr_buf_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(45),
      Q => \sect_addr_buf_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(46),
      Q => \sect_addr_buf_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(47),
      Q => \sect_addr_buf_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(48),
      Q => \sect_addr_buf_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(49),
      Q => \sect_addr_buf_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_3_[4]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(50),
      Q => \sect_addr_buf_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(51),
      Q => \sect_addr_buf_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(52),
      Q => \sect_addr_buf_reg_n_3_[52]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(53),
      Q => \sect_addr_buf_reg_n_3_[53]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(54),
      Q => \sect_addr_buf_reg_n_3_[54]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(55),
      Q => \sect_addr_buf_reg_n_3_[55]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(56),
      Q => \sect_addr_buf_reg_n_3_[56]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(57),
      Q => \sect_addr_buf_reg_n_3_[57]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(58),
      Q => \sect_addr_buf_reg_n_3_[58]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(59),
      Q => \sect_addr_buf_reg_n_3_[59]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_3_[5]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(60),
      Q => \sect_addr_buf_reg_n_3_[60]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(61),
      Q => \sect_addr_buf_reg_n_3_[61]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(62),
      Q => \sect_addr_buf_reg_n_3_[62]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(63),
      Q => \sect_addr_buf_reg_n_3_[63]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_3_[6]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_3_[7]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_3_[8]\,
      R => fifo_burst_n_20
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_3_[9]\,
      R => fifo_burst_n_20
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_3,
      CO(2) => sect_cnt0_carry_n_4,
      CO(1) => sect_cnt0_carry_n_5,
      CO(0) => sect_cnt0_carry_n_6,
      CYINIT => \sect_cnt_reg_n_3_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_3_[4]\,
      S(2) => \sect_cnt_reg_n_3_[3]\,
      S(1) => \sect_cnt_reg_n_3_[2]\,
      S(0) => \sect_cnt_reg_n_3_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_3,
      CO(3) => \sect_cnt0_carry__0_n_3\,
      CO(2) => \sect_cnt0_carry__0_n_4\,
      CO(1) => \sect_cnt0_carry__0_n_5\,
      CO(0) => \sect_cnt0_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_3_[8]\,
      S(2) => \sect_cnt_reg_n_3_[7]\,
      S(1) => \sect_cnt_reg_n_3_[6]\,
      S(0) => \sect_cnt_reg_n_3_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_3\,
      CO(3) => \sect_cnt0_carry__1_n_3\,
      CO(2) => \sect_cnt0_carry__1_n_4\,
      CO(1) => \sect_cnt0_carry__1_n_5\,
      CO(0) => \sect_cnt0_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_3_[12]\,
      S(2) => \sect_cnt_reg_n_3_[11]\,
      S(1) => \sect_cnt_reg_n_3_[10]\,
      S(0) => \sect_cnt_reg_n_3_[9]\
    );
\sect_cnt0_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__9_n_3\,
      CO(3) => \sect_cnt0_carry__10_n_3\,
      CO(2) => \sect_cnt0_carry__10_n_4\,
      CO(1) => \sect_cnt0_carry__10_n_5\,
      CO(0) => \sect_cnt0_carry__10_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(48 downto 45),
      S(3) => \sect_cnt_reg_n_3_[48]\,
      S(2) => \sect_cnt_reg_n_3_[47]\,
      S(1) => \sect_cnt_reg_n_3_[46]\,
      S(0) => \sect_cnt_reg_n_3_[45]\
    );
\sect_cnt0_carry__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__10_n_3\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__11_n_5\,
      CO(0) => \sect_cnt0_carry__11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__11_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(51 downto 49),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_3_[51]\,
      S(1) => \sect_cnt_reg_n_3_[50]\,
      S(0) => \sect_cnt_reg_n_3_[49]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_3\,
      CO(3) => \sect_cnt0_carry__2_n_3\,
      CO(2) => \sect_cnt0_carry__2_n_4\,
      CO(1) => \sect_cnt0_carry__2_n_5\,
      CO(0) => \sect_cnt0_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_3_[16]\,
      S(2) => \sect_cnt_reg_n_3_[15]\,
      S(1) => \sect_cnt_reg_n_3_[14]\,
      S(0) => \sect_cnt_reg_n_3_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_3\,
      CO(3) => \sect_cnt0_carry__3_n_3\,
      CO(2) => \sect_cnt0_carry__3_n_4\,
      CO(1) => \sect_cnt0_carry__3_n_5\,
      CO(0) => \sect_cnt0_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(20 downto 17),
      S(3) => \sect_cnt_reg_n_3_[20]\,
      S(2) => \sect_cnt_reg_n_3_[19]\,
      S(1) => \sect_cnt_reg_n_3_[18]\,
      S(0) => \sect_cnt_reg_n_3_[17]\
    );
\sect_cnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__3_n_3\,
      CO(3) => \sect_cnt0_carry__4_n_3\,
      CO(2) => \sect_cnt0_carry__4_n_4\,
      CO(1) => \sect_cnt0_carry__4_n_5\,
      CO(0) => \sect_cnt0_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(24 downto 21),
      S(3) => \sect_cnt_reg_n_3_[24]\,
      S(2) => \sect_cnt_reg_n_3_[23]\,
      S(1) => \sect_cnt_reg_n_3_[22]\,
      S(0) => \sect_cnt_reg_n_3_[21]\
    );
\sect_cnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__4_n_3\,
      CO(3) => \sect_cnt0_carry__5_n_3\,
      CO(2) => \sect_cnt0_carry__5_n_4\,
      CO(1) => \sect_cnt0_carry__5_n_5\,
      CO(0) => \sect_cnt0_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(28 downto 25),
      S(3) => \sect_cnt_reg_n_3_[28]\,
      S(2) => \sect_cnt_reg_n_3_[27]\,
      S(1) => \sect_cnt_reg_n_3_[26]\,
      S(0) => \sect_cnt_reg_n_3_[25]\
    );
\sect_cnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__5_n_3\,
      CO(3) => \sect_cnt0_carry__6_n_3\,
      CO(2) => \sect_cnt0_carry__6_n_4\,
      CO(1) => \sect_cnt0_carry__6_n_5\,
      CO(0) => \sect_cnt0_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(32 downto 29),
      S(3) => \sect_cnt_reg_n_3_[32]\,
      S(2) => \sect_cnt_reg_n_3_[31]\,
      S(1) => \sect_cnt_reg_n_3_[30]\,
      S(0) => \sect_cnt_reg_n_3_[29]\
    );
\sect_cnt0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__6_n_3\,
      CO(3) => \sect_cnt0_carry__7_n_3\,
      CO(2) => \sect_cnt0_carry__7_n_4\,
      CO(1) => \sect_cnt0_carry__7_n_5\,
      CO(0) => \sect_cnt0_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(36 downto 33),
      S(3) => \sect_cnt_reg_n_3_[36]\,
      S(2) => \sect_cnt_reg_n_3_[35]\,
      S(1) => \sect_cnt_reg_n_3_[34]\,
      S(0) => \sect_cnt_reg_n_3_[33]\
    );
\sect_cnt0_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__7_n_3\,
      CO(3) => \sect_cnt0_carry__8_n_3\,
      CO(2) => \sect_cnt0_carry__8_n_4\,
      CO(1) => \sect_cnt0_carry__8_n_5\,
      CO(0) => \sect_cnt0_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(40 downto 37),
      S(3) => \sect_cnt_reg_n_3_[40]\,
      S(2) => \sect_cnt_reg_n_3_[39]\,
      S(1) => \sect_cnt_reg_n_3_[38]\,
      S(0) => \sect_cnt_reg_n_3_[37]\
    );
\sect_cnt0_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__8_n_3\,
      CO(3) => \sect_cnt0_carry__9_n_3\,
      CO(2) => \sect_cnt0_carry__9_n_4\,
      CO(1) => \sect_cnt0_carry__9_n_5\,
      CO(0) => \sect_cnt0_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(44 downto 41),
      S(3) => \sect_cnt_reg_n_3_[44]\,
      S(2) => \sect_cnt_reg_n_3_[43]\,
      S(1) => \sect_cnt_reg_n_3_[42]\,
      S(0) => \sect_cnt_reg_n_3_[41]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_56,
      Q => \sect_cnt_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_46,
      Q => \sect_cnt_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_45,
      Q => \sect_cnt_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_44,
      Q => \sect_cnt_reg_n_3_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_43,
      Q => \sect_cnt_reg_n_3_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_42,
      Q => \sect_cnt_reg_n_3_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_41,
      Q => \sect_cnt_reg_n_3_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_40,
      Q => \sect_cnt_reg_n_3_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_39,
      Q => \sect_cnt_reg_n_3_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_38,
      Q => \sect_cnt_reg_n_3_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_37,
      Q => \sect_cnt_reg_n_3_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_55,
      Q => \sect_cnt_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_36,
      Q => \sect_cnt_reg_n_3_[20]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_35,
      Q => \sect_cnt_reg_n_3_[21]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_34,
      Q => \sect_cnt_reg_n_3_[22]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_33,
      Q => \sect_cnt_reg_n_3_[23]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_32,
      Q => \sect_cnt_reg_n_3_[24]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_31,
      Q => \sect_cnt_reg_n_3_[25]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_30,
      Q => \sect_cnt_reg_n_3_[26]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_29,
      Q => \sect_cnt_reg_n_3_[27]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_28,
      Q => \sect_cnt_reg_n_3_[28]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_27,
      Q => \sect_cnt_reg_n_3_[29]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_54,
      Q => \sect_cnt_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_26,
      Q => \sect_cnt_reg_n_3_[30]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_25,
      Q => \sect_cnt_reg_n_3_[31]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_24,
      Q => \sect_cnt_reg_n_3_[32]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_23,
      Q => \sect_cnt_reg_n_3_[33]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_22,
      Q => \sect_cnt_reg_n_3_[34]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_21,
      Q => \sect_cnt_reg_n_3_[35]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_20,
      Q => \sect_cnt_reg_n_3_[36]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_19,
      Q => \sect_cnt_reg_n_3_[37]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_18,
      Q => \sect_cnt_reg_n_3_[38]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_17,
      Q => \sect_cnt_reg_n_3_[39]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_53,
      Q => \sect_cnt_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_16,
      Q => \sect_cnt_reg_n_3_[40]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_15,
      Q => \sect_cnt_reg_n_3_[41]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_14,
      Q => \sect_cnt_reg_n_3_[42]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_13,
      Q => \sect_cnt_reg_n_3_[43]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_12,
      Q => \sect_cnt_reg_n_3_[44]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_11,
      Q => \sect_cnt_reg_n_3_[45]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_10,
      Q => \sect_cnt_reg_n_3_[46]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_9,
      Q => \sect_cnt_reg_n_3_[47]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_8,
      Q => \sect_cnt_reg_n_3_[48]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_7,
      Q => \sect_cnt_reg_n_3_[49]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_52,
      Q => \sect_cnt_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_6,
      Q => \sect_cnt_reg_n_3_[50]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_5,
      Q => \sect_cnt_reg_n_3_[51]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_51,
      Q => \sect_cnt_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_50,
      Q => \sect_cnt_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_49,
      Q => \sect_cnt_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_48,
      Q => \sect_cnt_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_burst_n_8,
      D => rs_wreq_n_47,
      Q => \sect_cnt_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA33F0FF"
    )
        port map (
      I0 => beat_len(0),
      I1 => \start_addr_reg_n_3_[2]\,
      I2 => \end_addr_reg_n_3_[2]\,
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[0]_i_1_n_3\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[3]\,
      I1 => \end_addr_reg_n_3_[3]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[1]_i_1_n_3\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[4]\,
      I1 => \end_addr_reg_n_3_[4]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[2]_i_1_n_3\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[5]\,
      I1 => \end_addr_reg_n_3_[5]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[3]_i_1_n_3\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[6]\,
      I1 => \end_addr_reg_n_3_[6]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[4]_i_1_n_3\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[7]\,
      I1 => \end_addr_reg_n_3_[7]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[5]_i_1_n_3\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[8]\,
      I1 => \end_addr_reg_n_3_[8]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[6]_i_1_n_3\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[9]\,
      I1 => \end_addr_reg_n_3_[9]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[7]_i_1_n_3\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[10]\,
      I1 => \end_addr_reg_n_3_[10]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[8]_i_1_n_3\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F055CCFF"
    )
        port map (
      I0 => \start_addr_reg_n_3_[11]\,
      I1 => \end_addr_reg_n_3_[11]\,
      I2 => beat_len(3),
      I3 => last_sect,
      I4 => first_sect,
      O => \sect_len_buf[9]_i_2_n_3\
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[0]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[1]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[2]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[3]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[4]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[5]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[6]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[7]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[8]_i_1_n_3\,
      Q => \sect_len_buf_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_14_in,
      D => \sect_len_buf[9]_i_2_n_3\,
      Q => \sect_len_buf_reg_n_3_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_112,
      Q => \start_addr_reg_n_3_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_111,
      Q => \start_addr_reg_n_3_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_110,
      Q => p_0_in_1(0),
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_109,
      Q => p_0_in_1(1),
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_108,
      Q => p_0_in_1(2),
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_107,
      Q => p_0_in_1(3),
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_106,
      Q => p_0_in_1(4),
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_105,
      Q => p_0_in_1(5),
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_104,
      Q => p_0_in_1(6),
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_103,
      Q => p_0_in_1(7),
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_102,
      Q => p_0_in_1(8),
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_101,
      Q => p_0_in_1(9),
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_100,
      Q => p_0_in_1(10),
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_99,
      Q => p_0_in_1(11),
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_98,
      Q => p_0_in_1(12),
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_97,
      Q => p_0_in_1(13),
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_96,
      Q => p_0_in_1(14),
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_95,
      Q => p_0_in_1(15),
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_94,
      Q => p_0_in_1(16),
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_93,
      Q => p_0_in_1(17),
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_120,
      Q => \start_addr_reg_n_3_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_92,
      Q => p_0_in_1(18),
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_91,
      Q => p_0_in_1(19),
      R => \^sr\(0)
    );
\start_addr_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_90,
      Q => p_0_in_1(20),
      R => \^sr\(0)
    );
\start_addr_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_89,
      Q => p_0_in_1(21),
      R => \^sr\(0)
    );
\start_addr_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_88,
      Q => p_0_in_1(22),
      R => \^sr\(0)
    );
\start_addr_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_87,
      Q => p_0_in_1(23),
      R => \^sr\(0)
    );
\start_addr_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_86,
      Q => p_0_in_1(24),
      R => \^sr\(0)
    );
\start_addr_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_85,
      Q => p_0_in_1(25),
      R => \^sr\(0)
    );
\start_addr_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_84,
      Q => p_0_in_1(26),
      R => \^sr\(0)
    );
\start_addr_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_83,
      Q => p_0_in_1(27),
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_119,
      Q => \start_addr_reg_n_3_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_82,
      Q => p_0_in_1(28),
      R => \^sr\(0)
    );
\start_addr_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_81,
      Q => p_0_in_1(29),
      R => \^sr\(0)
    );
\start_addr_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_80,
      Q => p_0_in_1(30),
      R => \^sr\(0)
    );
\start_addr_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_79,
      Q => p_0_in_1(31),
      R => \^sr\(0)
    );
\start_addr_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_78,
      Q => p_0_in_1(32),
      R => \^sr\(0)
    );
\start_addr_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_77,
      Q => p_0_in_1(33),
      R => \^sr\(0)
    );
\start_addr_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_76,
      Q => p_0_in_1(34),
      R => \^sr\(0)
    );
\start_addr_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_75,
      Q => p_0_in_1(35),
      R => \^sr\(0)
    );
\start_addr_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_74,
      Q => p_0_in_1(36),
      R => \^sr\(0)
    );
\start_addr_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_73,
      Q => p_0_in_1(37),
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_118,
      Q => \start_addr_reg_n_3_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_72,
      Q => p_0_in_1(38),
      R => \^sr\(0)
    );
\start_addr_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_71,
      Q => p_0_in_1(39),
      R => \^sr\(0)
    );
\start_addr_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_70,
      Q => p_0_in_1(40),
      R => \^sr\(0)
    );
\start_addr_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_69,
      Q => p_0_in_1(41),
      R => \^sr\(0)
    );
\start_addr_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_68,
      Q => p_0_in_1(42),
      R => \^sr\(0)
    );
\start_addr_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_67,
      Q => p_0_in_1(43),
      R => \^sr\(0)
    );
\start_addr_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_66,
      Q => p_0_in_1(44),
      R => \^sr\(0)
    );
\start_addr_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_65,
      Q => p_0_in_1(45),
      R => \^sr\(0)
    );
\start_addr_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_64,
      Q => p_0_in_1(46),
      R => \^sr\(0)
    );
\start_addr_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_63,
      Q => p_0_in_1(47),
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_117,
      Q => \start_addr_reg_n_3_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_62,
      Q => p_0_in_1(48),
      R => \^sr\(0)
    );
\start_addr_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_61,
      Q => p_0_in_1(49),
      R => \^sr\(0)
    );
\start_addr_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_60,
      Q => p_0_in_1(50),
      R => \^sr\(0)
    );
\start_addr_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_59,
      Q => p_0_in_1(51),
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_116,
      Q => \start_addr_reg_n_3_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_115,
      Q => \start_addr_reg_n_3_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_114,
      Q => \start_addr_reg_n_3_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => rs_wreq_n_113,
      Q => \start_addr_reg_n_3_[9]\,
      R => \^sr\(0)
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_burst_n_14,
      Q => wreq_handling_reg_n_3,
      R => \^sr\(0)
    );
wreq_throttle: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_throttle
     port map (
      AWREADY_Dummy_0 => AWREADY_Dummy_0,
      E(0) => p_18_in,
      SR(0) => \^sr\(0),
      WREADY_Dummy => WREADY_Dummy,
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      dout(35 downto 0) => dout(35 downto 0),
      \dout_reg[0]\ => \could_multi_bursts.sect_handling_reg_n_3\,
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      \dout_reg[36]_0\ => WLAST_Dummy_reg_n_3,
      dout_vld_reg => dout_vld_reg_0,
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => empty_n_reg_0,
      fifo_burst_ready => fifo_burst_ready,
      fifo_resp_ready => fifo_resp_ready,
      \in\(65 downto 62) => \could_multi_bursts.awlen_buf\(3 downto 0),
      \in\(61 downto 0) => \could_multi_bursts.awaddr_buf\(63 downto 2),
      \last_cnt_reg[0]_0\ => WVALID_Dummy_reg_n_3,
      \mOutPtr_reg[1]\ => \could_multi_bursts.AWVALID_Dummy_reg_n_3\,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      sel => push
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer_gmem_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    gmem_AWREADY : out STD_LOGIC;
    gmem_WREADY : out STD_LOGIC;
    gmem_BVALID : out STD_LOGIC;
    gmem_ARREADY : out STD_LOGIC;
    gmem_RVALID : out STD_LOGIC;
    s_ready_t_reg : out STD_LOGIC;
    s_ready_t_reg_0 : out STD_LOGIC;
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    full_n_reg : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[24]\ : out STD_LOGIC;
    \dout_reg[36]\ : out STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 61 downto 0 );
    empty_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout_vld_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.arlen_buf_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    \data_p1_reg[67]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter8_0 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    push : in STD_LOGIC;
    pop : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    push_2 : in STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    \data_p2_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_enable_reg_pp0_iter15 : in STD_LOGIC;
    state_fu_184 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \dout_reg[61]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \dout_reg[61]_0\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    gmem_addr_reg_793 : in STD_LOGIC_VECTOR ( 61 downto 0 );
    j_reg_401 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    input_r_TVALID_int_regslice : in STD_LOGIC;
    read_coefs_fu_180 : in STD_LOGIC;
    \ap_CS_fsm_reg[22]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    din : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer_gmem_m_axi : entity is "equalizer_gmem_m_axi";
end equalizer_equalizer_0_2_equalizer_gmem_m_axi;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer_gmem_m_axi is
  signal ARADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal ARLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ARREADY_Dummy : STD_LOGIC;
  signal ARVALID_Dummy : STD_LOGIC;
  signal AWADDR_Dummy : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal AWLEN_Dummy : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal AWREADY_Dummy : STD_LOGIC;
  signal AWVALID_Dummy : STD_LOGIC;
  signal RBURST_READY_Dummy : STD_LOGIC;
  signal RDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal RLAST_Dummy : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RREADY_Dummy : STD_LOGIC;
  signal RVALID_Dummy : STD_LOGIC;
  signal WDATA_Dummy : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WVALID_Dummy : STD_LOGIC;
  signal \^ap_cs_fsm_reg[24]\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \buff_rdata/push\ : STD_LOGIC;
  signal \buff_wdata/pop\ : STD_LOGIC;
  signal burst_end : STD_LOGIC;
  signal bus_write_n_49 : STD_LOGIC;
  signal bus_write_n_50 : STD_LOGIC;
  signal bus_write_n_51 : STD_LOGIC;
  signal bus_write_n_52 : STD_LOGIC;
  signal bus_write_n_8 : STD_LOGIC;
  signal last_resp : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \resp_ready__1\ : STD_LOGIC;
  signal resp_valid : STD_LOGIC;
  signal \rs_rreq/load_p2\ : STD_LOGIC;
  signal \rs_wreq/load_p2\ : STD_LOGIC;
  signal store_unit_n_21 : STD_LOGIC;
  signal strb_buf : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ursp_ready : STD_LOGIC;
  signal wrsp_type : STD_LOGIC;
begin
  \ap_CS_fsm_reg[24]\ <= \^ap_cs_fsm_reg[24]\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
bus_read: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_read
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(63) => ARLEN_Dummy(31),
      D(62) => ARLEN_Dummy(2),
      D(61 downto 0) => ARADDR_Dummy(63 downto 2),
      E(0) => \rs_rreq/load_p2\,
      Q(32) => burst_end,
      Q(31 downto 0) => RDATA_Dummy(31 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.ARVALID_Dummy_reg_0\ => \could_multi_bursts.ARVALID_Dummy_reg\,
      \could_multi_bursts.arlen_buf_reg[3]_0\(3 downto 0) => \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0),
      \data_p2_reg[32]\(32 downto 0) => \data_p2_reg[32]\(32 downto 0),
      din(0) => RLAST_Dummy(0),
      m_axi_gmem_ARADDR(61 downto 0) => m_axi_gmem_ARADDR(61 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      push => \buff_rdata/push\,
      s_ready_t_reg => s_ready_t_reg_0,
      \state_reg[0]\(0) => RVALID_Dummy
    );
bus_write: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_write
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(63) => AWLEN_Dummy(31),
      D(62) => AWLEN_Dummy(2),
      D(61 downto 0) => AWADDR_Dummy(63 downto 2),
      E(0) => bus_write_n_8,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      WVALID_Dummy => WVALID_Dummy,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => bus_write_n_50,
      \data_p1_reg[67]\(65 downto 0) => \data_p1_reg[67]\(65 downto 0),
      \data_p2_reg[2]\(0) => \rs_wreq/load_p2\,
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      \dout_reg[36]\(36 downto 0) => \dout_reg[36]\(36 downto 0),
      dout_vld_reg => bus_write_n_51,
      dout_vld_reg_0 => store_unit_n_21,
      empty_n_reg => bus_write_n_49,
      empty_n_reg_0 => bus_write_n_52,
      last_resp => last_resp,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      need_wrsp => need_wrsp,
      pop => \buff_wdata/pop\,
      push_1 => push_1,
      \resp_ready__1\ => \resp_ready__1\,
      s_ready_t_reg => s_ready_t_reg,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
load_unit: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_load
     port map (
      ARREADY_Dummy => ARREADY_Dummy,
      ARVALID_Dummy => ARVALID_Dummy,
      D(1 downto 0) => D(1 downto 0),
      E(0) => \rs_rreq/load_p2\,
      Q(5 downto 4) => Q(9 downto 8),
      Q(3 downto 0) => Q(3 downto 0),
      RBURST_READY_Dummy => RBURST_READY_Dummy,
      RREADY_Dummy => RREADY_Dummy,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[2]\(0) => E(0),
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter8_0 => ap_enable_reg_pp0_iter8_0,
      ap_rst_n => ap_rst_n,
      din(33) => burst_end,
      din(32) => RLAST_Dummy(0),
      din(31 downto 0) => RDATA_Dummy(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      \dout_reg[61]\(61 downto 0) => \dout_reg[61]\(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => \dout_reg[61]_0\(61 downto 0),
      dout_vld_reg => gmem_RVALID,
      full_n_reg => gmem_ARREADY,
      full_n_reg_0 => full_n_reg,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      mem_reg(0) => RVALID_Dummy,
      push => push,
      push_0 => \buff_rdata/push\,
      ready_for_outstanding_reg_0 => \^ap_cs_fsm_reg[24]\,
      state_fu_184(1 downto 0) => state_fu_184(1 downto 0),
      \tmp_len_reg[31]_0\(63) => ARLEN_Dummy(31),
      \tmp_len_reg[31]_0\(62) => ARLEN_Dummy(2),
      \tmp_len_reg[31]_0\(61 downto 0) => ARADDR_Dummy(63 downto 2)
    );
store_unit: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi_store
     port map (
      AWREADY_Dummy => AWREADY_Dummy,
      AWVALID_Dummy => AWVALID_Dummy,
      D(3 downto 0) => D(5 downto 2),
      E(0) => bus_write_n_8,
      Q(0) => resp_valid,
      SR(0) => \^ap_rst_n_inv\,
      WVALID_Dummy => WVALID_Dummy,
      \ap_CS_fsm_reg[16]\(0) => \ap_CS_fsm_reg[16]\(0),
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg[22]\,
      \ap_CS_fsm_reg[24]\ => \^ap_cs_fsm_reg[24]\,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      din(31 downto 0) => din(31 downto 0),
      dout(35 downto 32) => strb_buf(3 downto 0),
      dout(31 downto 0) => WDATA_Dummy(31 downto 0),
      dout_vld_reg => gmem_BVALID,
      dout_vld_reg_0(0) => dout_vld_reg(0),
      dout_vld_reg_1 => bus_write_n_49,
      dout_vld_reg_2(6 downto 1) => Q(9 downto 4),
      dout_vld_reg_2(0) => Q(0),
      empty_n_reg => empty_n_reg,
      empty_n_reg_0 => store_unit_n_21,
      full_n_reg => gmem_AWREADY,
      full_n_reg_0 => gmem_WREADY,
      full_n_reg_1 => full_n_reg_0,
      \in\(61 downto 0) => \in\(61 downto 0),
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      last_resp => last_resp,
      mem_reg => bus_write_n_52,
      mem_reg_0 => bus_write_n_51,
      mem_reg_1 => bus_write_n_50,
      need_wrsp => need_wrsp,
      pop => pop,
      pop_0 => \buff_wdata/pop\,
      push_1 => push_1,
      push_2 => push_2,
      read_coefs_fu_180 => read_coefs_fu_180,
      \resp_ready__1\ => \resp_ready__1\,
      state_fu_184(1 downto 0) => state_fu_184(1 downto 0),
      \tmp_len_reg[31]_0\(63) => AWLEN_Dummy(31),
      \tmp_len_reg[31]_0\(62) => AWLEN_Dummy(2),
      \tmp_len_reg[31]_0\(61 downto 0) => AWADDR_Dummy(63 downto 2),
      tmp_valid_reg_0(0) => \rs_wreq/load_p2\,
      ursp_ready => ursp_ready,
      wrsp_type => wrsp_type
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2_equalizer is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_gmem_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_r_TVALID : out STD_LOGIC;
    output_r_TREADY : in STD_LOGIC;
    output_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_r_TVALID : in STD_LOGIC;
    input_r_TREADY : out STD_LOGIC;
    input_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of equalizer_equalizer_0_2_equalizer : entity is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of equalizer_equalizer_0_2_equalizer : entity is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of equalizer_equalizer_0_2_equalizer : entity is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of equalizer_equalizer_0_2_equalizer : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of equalizer_equalizer_0_2_equalizer : entity is "equalizer";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of equalizer_equalizer_0_2_equalizer : entity is "28'b0001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of equalizer_equalizer_0_2_equalizer : entity is "28'b0010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of equalizer_equalizer_0_2_equalizer : entity is "28'b0100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of equalizer_equalizer_0_2_equalizer : entity is "28'b1000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of equalizer_equalizer_0_2_equalizer : entity is "28'b0000000000000000000100000000";
  attribute hls_module : string;
  attribute hls_module of equalizer_equalizer_0_2_equalizer : entity is "yes";
end equalizer_equalizer_0_2_equalizer;

architecture STRUCTURE of equalizer_equalizer_0_2_equalizer is
  signal \<const0>\ : STD_LOGIC;
  signal accumulate_fu_597_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal accumulate_reg_883 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln42_fu_686_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln42_reg_899 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_ln42_reg_899[7]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[24]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[26]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_gate__0_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_reg_gate_n_3 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[21]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[9]\ : STD_LOGIC;
  signal ap_CS_fsm_reg_r_0_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_1_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_2_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_3_n_3 : STD_LOGIC;
  signal ap_CS_fsm_reg_r_n_3 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state23 : STD_LOGIC;
  signal ap_CS_fsm_state24 : STD_LOGIC;
  signal ap_CS_fsm_state25 : STD_LOGIC;
  signal ap_CS_fsm_state26 : STD_LOGIC;
  signal ap_CS_fsm_state27 : STD_LOGIC;
  signal ap_CS_fsm_state28 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal ap_NS_fsm113_out : STD_LOGIC;
  signal ap_NS_fsm116_out : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter15 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal coef_scale_reg_412 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal coefs : STD_LOGIC_VECTOR ( 63 downto 1 );
  signal coefs_2_we01 : STD_LOGIC;
  signal coefs_read_reg_780 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal gmem_ARREADY : STD_LOGIC;
  signal gmem_AWADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_AWREADY : STD_LOGIC;
  signal gmem_BREADY1 : STD_LOGIC;
  signal gmem_BVALID : STD_LOGIC;
  signal gmem_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_RVALID : STD_LOGIC;
  signal gmem_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_WREADY : STD_LOGIC;
  signal gmem_addr_1_reg_893 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal \gmem_addr_1_reg_893[2]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[2]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[2]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[6]_i_2_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[6]_i_3_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[6]_i_4_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893[6]_i_5_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[10]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[14]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[14]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[14]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[18]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[18]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[18]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[18]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[26]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[2]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[2]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[34]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[34]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[34]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[34]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[38]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[38]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[38]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[38]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[42]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[42]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[42]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[42]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[46]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[46]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[46]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[46]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[50]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[50]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[50]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[50]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[54]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[54]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[54]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[54]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[58]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[58]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[58]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[58]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[61]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[61]_i_1_n_6\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[6]_i_1_n_4\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \gmem_addr_1_reg_893_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal gmem_addr_read_reg_873 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gmem_addr_reg_793 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal gmem_m_axi_U_n_12 : STD_LOGIC;
  signal gmem_m_axi_U_n_121 : STD_LOGIC;
  signal gmem_m_axi_U_n_13 : STD_LOGIC;
  signal gmem_m_axi_U_n_18 : STD_LOGIC;
  signal gmem_m_axi_U_n_20 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15 : STD_LOGIC;
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1 : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY : STD_LOGIC;
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171 : STD_LOGIC;
  signal grp_fu_493_p1 : STD_LOGIC;
  signal grp_fu_590_ce : STD_LOGIC;
  signal grp_fu_590_p0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_590_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_fu_590_p2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal input_r_TDATA_int_regslice : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal input_r_TDEST_int_regslice : STD_LOGIC;
  signal input_r_TID_int_regslice : STD_LOGIC;
  signal input_r_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_r_TREADY_int_regslice : STD_LOGIC;
  signal input_r_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal input_r_TUSER_int_regslice : STD_LOGIC;
  signal input_r_TVALID_int_regslice : STD_LOGIC;
  signal j_1_reg_907 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \j_1_reg_907[0]_i_1_n_3\ : STD_LOGIC;
  signal \j_1_reg_907[1]_i_1_n_3\ : STD_LOGIC;
  signal j_reg_401 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \load_unit/fifo_rreq/push\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mul_32s_32s_32_2_1_U18_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_32 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_33 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U18_n_34 : STD_LOGIC;
  signal mul_ln84_reg_878 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal output_r_TDEST_int_regslice : STD_LOGIC;
  signal output_r_TID_int_regslice : STD_LOGIC;
  signal output_r_TKEEP_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal output_r_TLAST_int_regslice : STD_LOGIC;
  signal output_r_TSTRB_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal output_r_TUSER_int_regslice : STD_LOGIC;
  signal output_r_TVALID_int_regslice : STD_LOGIC;
  signal p_4_0_0_0134_phi_reg_422 : STD_LOGIC;
  signal read_coefs_fu_180 : STD_LOGIC;
  signal read_coefs_fu_1800 : STD_LOGIC;
  signal \read_coefs_fu_180[0]_i_1_n_3\ : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_104 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_107 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_109 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_111 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_6 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_67 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_68 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_69 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_70 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_71 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_input_r_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_input_r_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_input_r_V_last_V_U_n_4 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_24 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_25 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_26 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_27 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_28 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_29 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_30 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_31 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_32 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_33 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_34 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_39 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_40 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_41 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_45 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_46 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_47 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_48 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_49 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_50 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_51 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_52 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_53 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_54 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_55 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_56 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_57 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_58 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_59 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_60 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_61 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_62 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_63 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_64 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_65 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_66 : STD_LOGIC;
  signal regslice_both_output_r_V_data_V_U_n_68 : STD_LOGIC;
  signal sext_ln43_fu_676_p1 : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal signal_shift_reg_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal signal_shift_reg_we0 : STD_LOGIC;
  signal state_1_reg_817 : STD_LOGIC_VECTOR ( 12 downto 4 );
  signal state_fu_184 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal state_fu_1841 : STD_LOGIC;
  signal \state_fu_184[12]_i_10_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_11_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_12_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_13_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_2_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_6_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_7_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_8_n_3\ : STD_LOGIC;
  signal \state_fu_184[12]_i_9_n_3\ : STD_LOGIC;
  signal \store_unit/buff_wdata/push\ : STD_LOGIC;
  signal \store_unit/fifo_wreq/push\ : STD_LOGIC;
  signal \store_unit/user_resp/pop\ : STD_LOGIC;
  signal tmp_data_V_2_reg_445 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_5_reg_374 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_data_V_reg_821 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_dest_V_1_reg_294 : STD_LOGIC;
  signal tmp_dest_V_reg_863 : STD_LOGIC;
  signal tmp_fu_637_p3 : STD_LOGIC;
  signal tmp_id_V_1_reg_310 : STD_LOGIC;
  signal tmp_id_V_reg_856 : STD_LOGIC;
  signal tmp_keep_V_1_reg_358 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_keep_V_reg_829 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_last_V_1_reg_434 : STD_LOGIC;
  signal tmp_last_V_reg_850 : STD_LOGIC;
  signal tmp_out_data_V_fu_156 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_out_dest_V_fu_176 : STD_LOGIC;
  signal tmp_out_id_V_fu_172 : STD_LOGIC;
  signal tmp_out_keep_V_fu_160 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_out_strb_V_fu_164 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_out_user_V_fu_168 : STD_LOGIC;
  signal tmp_strb_V_1_reg_342 : STD_LOGIC;
  signal \tmp_strb_V_1_reg_342_reg_n_3_[0]\ : STD_LOGIC;
  signal \tmp_strb_V_1_reg_342_reg_n_3_[1]\ : STD_LOGIC;
  signal \tmp_strb_V_1_reg_342_reg_n_3_[2]\ : STD_LOGIC;
  signal \tmp_strb_V_1_reg_342_reg_n_3_[3]\ : STD_LOGIC;
  signal tmp_strb_V_reg_836 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_user_V_1_reg_326_reg_n_3_[0]\ : STD_LOGIC;
  signal tmp_user_V_reg_843 : STD_LOGIC;
  signal zext_ln43_fu_657_p1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \NLW_gmem_addr_1_reg_893_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gmem_addr_1_reg_893_reg[61]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gmem_addr_1_reg_893_reg[61]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln42_reg_899[1]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln42_reg_899[2]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_ln42_reg_899[3]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln42_reg_899[4]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_ln42_reg_899[6]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_ln42_reg_899[7]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ap_CS_fsm[24]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ap_CS_fsm[26]_i_2\ : label is "soft_lutpair407";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0\ : label is "inst/\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0 ";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute srl_bus_name of \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2\ : label is "inst/\ap_CS_fsm_reg ";
  attribute srl_name of \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2\ : label is "inst/\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[14]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[18]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[2]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[34]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[38]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[42]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[46]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[50]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[54]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[58]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[61]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gmem_addr_1_reg_893_reg[6]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \j_1_reg_907[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \j_1_reg_907[1]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \read_coefs_fu_180[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \state_fu_184[12]_i_3\ : label is "soft_lutpair408";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const0>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const0>\;
  m_axi_gmem_ARCACHE(0) <= \<const0>\;
  m_axi_gmem_ARID(0) <= \<const0>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const0>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_ARUSER(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const0>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const0>\;
  m_axi_gmem_AWCACHE(0) <= \<const0>\;
  m_axi_gmem_AWID(0) <= \<const0>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const0>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  m_axi_gmem_AWUSER(0) <= \<const0>\;
  m_axi_gmem_WID(0) <= \<const0>\;
  m_axi_gmem_WUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\accumulate_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(0),
      Q => accumulate_reg_883(0),
      R => '0'
    );
\accumulate_reg_883_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(10),
      Q => accumulate_reg_883(10),
      R => '0'
    );
\accumulate_reg_883_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(11),
      Q => accumulate_reg_883(11),
      R => '0'
    );
\accumulate_reg_883_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(12),
      Q => accumulate_reg_883(12),
      R => '0'
    );
\accumulate_reg_883_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(13),
      Q => accumulate_reg_883(13),
      R => '0'
    );
\accumulate_reg_883_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(14),
      Q => accumulate_reg_883(14),
      R => '0'
    );
\accumulate_reg_883_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(15),
      Q => accumulate_reg_883(15),
      R => '0'
    );
\accumulate_reg_883_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(16),
      Q => accumulate_reg_883(16),
      R => '0'
    );
\accumulate_reg_883_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(17),
      Q => accumulate_reg_883(17),
      R => '0'
    );
\accumulate_reg_883_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(18),
      Q => accumulate_reg_883(18),
      R => '0'
    );
\accumulate_reg_883_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(19),
      Q => accumulate_reg_883(19),
      R => '0'
    );
\accumulate_reg_883_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(1),
      Q => accumulate_reg_883(1),
      R => '0'
    );
\accumulate_reg_883_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(20),
      Q => accumulate_reg_883(20),
      R => '0'
    );
\accumulate_reg_883_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(21),
      Q => accumulate_reg_883(21),
      R => '0'
    );
\accumulate_reg_883_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(22),
      Q => accumulate_reg_883(22),
      R => '0'
    );
\accumulate_reg_883_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(23),
      Q => accumulate_reg_883(23),
      R => '0'
    );
\accumulate_reg_883_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(24),
      Q => accumulate_reg_883(24),
      R => '0'
    );
\accumulate_reg_883_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(25),
      Q => accumulate_reg_883(25),
      R => '0'
    );
\accumulate_reg_883_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(26),
      Q => accumulate_reg_883(26),
      R => '0'
    );
\accumulate_reg_883_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(27),
      Q => accumulate_reg_883(27),
      R => '0'
    );
\accumulate_reg_883_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(28),
      Q => accumulate_reg_883(28),
      R => '0'
    );
\accumulate_reg_883_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(29),
      Q => accumulate_reg_883(29),
      R => '0'
    );
\accumulate_reg_883_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(2),
      Q => accumulate_reg_883(2),
      R => '0'
    );
\accumulate_reg_883_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(30),
      Q => accumulate_reg_883(30),
      R => '0'
    );
\accumulate_reg_883_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(31),
      Q => accumulate_reg_883(31),
      R => '0'
    );
\accumulate_reg_883_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(3),
      Q => accumulate_reg_883(3),
      R => '0'
    );
\accumulate_reg_883_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(4),
      Q => accumulate_reg_883(4),
      R => '0'
    );
\accumulate_reg_883_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(5),
      Q => accumulate_reg_883(5),
      R => '0'
    );
\accumulate_reg_883_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(6),
      Q => accumulate_reg_883(6),
      R => '0'
    );
\accumulate_reg_883_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(7),
      Q => accumulate_reg_883(7),
      R => '0'
    );
\accumulate_reg_883_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(8),
      Q => accumulate_reg_883(8),
      R => '0'
    );
\accumulate_reg_883_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state14,
      D => accumulate_fu_597_p2(9),
      Q => accumulate_reg_883(9),
      R => '0'
    );
\add_ln42_reg_899[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(2),
      O => add_ln42_fu_686_p2(0)
    );
\add_ln42_reg_899[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(3),
      I1 => zext_ln43_fu_657_p1(2),
      O => add_ln42_fu_686_p2(1)
    );
\add_ln42_reg_899[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(4),
      I1 => zext_ln43_fu_657_p1(2),
      I2 => zext_ln43_fu_657_p1(3),
      O => add_ln42_fu_686_p2(2)
    );
\add_ln42_reg_899[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(5),
      I1 => zext_ln43_fu_657_p1(3),
      I2 => zext_ln43_fu_657_p1(2),
      I3 => zext_ln43_fu_657_p1(4),
      O => add_ln42_fu_686_p2(3)
    );
\add_ln42_reg_899[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(6),
      I1 => zext_ln43_fu_657_p1(4),
      I2 => zext_ln43_fu_657_p1(2),
      I3 => zext_ln43_fu_657_p1(3),
      I4 => zext_ln43_fu_657_p1(5),
      O => add_ln42_fu_686_p2(4)
    );
\add_ln42_reg_899[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(7),
      I1 => zext_ln43_fu_657_p1(5),
      I2 => zext_ln43_fu_657_p1(3),
      I3 => zext_ln43_fu_657_p1(2),
      I4 => zext_ln43_fu_657_p1(4),
      I5 => zext_ln43_fu_657_p1(6),
      O => add_ln42_fu_686_p2(5)
    );
\add_ln42_reg_899[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(8),
      I1 => \add_ln42_reg_899[7]_i_3_n_3\,
      O => add_ln42_fu_686_p2(6)
    );
\add_ln42_reg_899[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => tmp_fu_637_p3,
      O => coefs_2_we01
    );
\add_ln42_reg_899[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(8),
      I1 => \add_ln42_reg_899[7]_i_3_n_3\,
      O => add_ln42_fu_686_p2(7)
    );
\add_ln42_reg_899[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(6),
      I1 => zext_ln43_fu_657_p1(4),
      I2 => zext_ln43_fu_657_p1(2),
      I3 => zext_ln43_fu_657_p1(3),
      I4 => zext_ln43_fu_657_p1(5),
      I5 => zext_ln43_fu_657_p1(7),
      O => \add_ln42_reg_899[7]_i_3_n_3\
    );
\add_ln42_reg_899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(0),
      Q => add_ln42_reg_899(0),
      R => '0'
    );
\add_ln42_reg_899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(1),
      Q => add_ln42_reg_899(1),
      R => '0'
    );
\add_ln42_reg_899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(2),
      Q => add_ln42_reg_899(2),
      R => '0'
    );
\add_ln42_reg_899_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(3),
      Q => add_ln42_reg_899(3),
      R => '0'
    );
\add_ln42_reg_899_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(4),
      Q => add_ln42_reg_899(4),
      R => '0'
    );
\add_ln42_reg_899_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(5),
      Q => add_ln42_reg_899(5),
      R => '0'
    );
\add_ln42_reg_899_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(6),
      Q => add_ln42_reg_899(6),
      R => '0'
    );
\add_ln42_reg_899_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => add_ln42_fu_686_p2(7),
      Q => add_ln42_reg_899(7),
      R => '0'
    );
\ap_CS_fsm[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => j_reg_401(1),
      I1 => j_reg_401(0),
      I2 => ap_CS_fsm_state24,
      O => \ap_CS_fsm[24]_i_2_n_3\
    );
\ap_CS_fsm[26]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => j_reg_401(1),
      I1 => j_reg_401(0),
      I2 => ap_CS_fsm_state24,
      O => \ap_CS_fsm[26]_i_2_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => gmem_m_axi_U_n_18,
      Q => \ap_CS_fsm_reg_n_3_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_3_[11]\,
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(16),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(18),
      Q => \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[19]_srl2___ap_CS_fsm_reg_r_0_n_3\,
      Q => \ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3\,
      R => '0'
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_gate_n_3,
      Q => \ap_CS_fsm_reg_n_3_[21]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(22),
      Q => ap_CS_fsm_state23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(23),
      Q => ap_CS_fsm_state24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(24),
      Q => ap_CS_fsm_state25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(25),
      Q => ap_CS_fsm_state26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_data_V_U_n_107,
      Q => ap_CS_fsm_state27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(27),
      Q => ap_CS_fsm_state28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3\
    );
\ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[7]_srl4___ap_CS_fsm_reg_r_2_n_3\,
      Q => \ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3\,
      R => '0'
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_gate__0_n_3\,
      Q => \ap_CS_fsm_reg_n_3_[9]\,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[20]_ap_CS_fsm_reg_r_1_n_3\,
      I1 => ap_CS_fsm_reg_r_1_n_3,
      O => ap_CS_fsm_reg_gate_n_3
    );
\ap_CS_fsm_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_ap_CS_fsm_reg_r_3_n_3\,
      I1 => ap_CS_fsm_reg_r_3_n_3,
      O => \ap_CS_fsm_reg_gate__0_n_3\
    );
ap_CS_fsm_reg_r: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => '1',
      Q => ap_CS_fsm_reg_r_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_n_3,
      Q => ap_CS_fsm_reg_r_0_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_0_n_3,
      Q => ap_CS_fsm_reg_r_1_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_1_n_3,
      Q => ap_CS_fsm_reg_r_2_n_3,
      R => ap_rst_n_inv
    );
ap_CS_fsm_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_reg_r_2_n_3,
      Q => ap_CS_fsm_reg_r_3_n_3,
      R => ap_rst_n_inv
    );
\coef_scale_reg_412_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_39,
      Q => coef_scale_reg_412(0),
      R => '0'
    );
\coef_scale_reg_412_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_29,
      Q => coef_scale_reg_412(10),
      R => '0'
    );
\coef_scale_reg_412_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_28,
      Q => coef_scale_reg_412(11),
      R => '0'
    );
\coef_scale_reg_412_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_27,
      Q => coef_scale_reg_412(12),
      R => '0'
    );
\coef_scale_reg_412_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_26,
      Q => coef_scale_reg_412(13),
      R => '0'
    );
\coef_scale_reg_412_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_25,
      Q => coef_scale_reg_412(14),
      R => '0'
    );
\coef_scale_reg_412_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_24,
      Q => coef_scale_reg_412(15),
      R => '0'
    );
\coef_scale_reg_412_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_23,
      Q => coef_scale_reg_412(16),
      R => '0'
    );
\coef_scale_reg_412_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_22,
      Q => coef_scale_reg_412(17),
      R => '0'
    );
\coef_scale_reg_412_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_21,
      Q => coef_scale_reg_412(18),
      R => '0'
    );
\coef_scale_reg_412_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_20,
      Q => coef_scale_reg_412(19),
      R => '0'
    );
\coef_scale_reg_412_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_38,
      Q => coef_scale_reg_412(1),
      R => '0'
    );
\coef_scale_reg_412_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_19,
      Q => coef_scale_reg_412(20),
      R => '0'
    );
\coef_scale_reg_412_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_18,
      Q => coef_scale_reg_412(21),
      R => '0'
    );
\coef_scale_reg_412_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_17,
      Q => coef_scale_reg_412(22),
      R => '0'
    );
\coef_scale_reg_412_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_16,
      Q => coef_scale_reg_412(23),
      R => '0'
    );
\coef_scale_reg_412_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_15,
      Q => coef_scale_reg_412(24),
      R => '0'
    );
\coef_scale_reg_412_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_14,
      Q => coef_scale_reg_412(25),
      R => '0'
    );
\coef_scale_reg_412_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_13,
      Q => coef_scale_reg_412(26),
      R => '0'
    );
\coef_scale_reg_412_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_12,
      Q => coef_scale_reg_412(27),
      R => '0'
    );
\coef_scale_reg_412_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_11,
      Q => coef_scale_reg_412(28),
      R => '0'
    );
\coef_scale_reg_412_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_10,
      Q => coef_scale_reg_412(29),
      R => '0'
    );
\coef_scale_reg_412_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_37,
      Q => coef_scale_reg_412(2),
      R => '0'
    );
\coef_scale_reg_412_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_9,
      Q => coef_scale_reg_412(30),
      R => '0'
    );
\coef_scale_reg_412_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_8,
      Q => coef_scale_reg_412(31),
      R => '0'
    );
\coef_scale_reg_412_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_36,
      Q => coef_scale_reg_412(3),
      R => '0'
    );
\coef_scale_reg_412_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_35,
      Q => coef_scale_reg_412(4),
      R => '0'
    );
\coef_scale_reg_412_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_34,
      Q => coef_scale_reg_412(5),
      R => '0'
    );
\coef_scale_reg_412_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_33,
      Q => coef_scale_reg_412(6),
      R => '0'
    );
\coef_scale_reg_412_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_32,
      Q => coef_scale_reg_412(7),
      R => '0'
    );
\coef_scale_reg_412_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_31,
      Q => coef_scale_reg_412(8),
      R => '0'
    );
\coef_scale_reg_412_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(23),
      D => regslice_both_input_r_V_data_V_U_n_30,
      Q => coef_scale_reg_412(9),
      R => '0'
    );
\coefs_read_reg_780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(1),
      Q => coefs_read_reg_780(1),
      R => '0'
    );
control_s_axi_U: entity work.equalizer_equalizer_0_2_equalizer_control_s_axi
     port map (
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      coefs(62 downto 0) => coefs(63 downto 1),
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
\gmem_addr_1_reg_893[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(4),
      I1 => gmem_addr_reg_793(2),
      O => \gmem_addr_1_reg_893[2]_i_2_n_3\
    );
\gmem_addr_1_reg_893[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(3),
      I1 => gmem_addr_reg_793(1),
      O => \gmem_addr_1_reg_893[2]_i_3_n_3\
    );
\gmem_addr_1_reg_893[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(2),
      I1 => gmem_addr_reg_793(0),
      O => \gmem_addr_1_reg_893[2]_i_4_n_3\
    );
\gmem_addr_1_reg_893[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(8),
      I1 => gmem_addr_reg_793(6),
      O => \gmem_addr_1_reg_893[6]_i_2_n_3\
    );
\gmem_addr_1_reg_893[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(7),
      I1 => gmem_addr_reg_793(5),
      O => \gmem_addr_1_reg_893[6]_i_3_n_3\
    );
\gmem_addr_1_reg_893[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(6),
      I1 => gmem_addr_reg_793(4),
      O => \gmem_addr_1_reg_893[6]_i_4_n_3\
    );
\gmem_addr_1_reg_893[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln43_fu_657_p1(5),
      I1 => gmem_addr_reg_793(3),
      O => \gmem_addr_1_reg_893[6]_i_5_n_3\
    );
\gmem_addr_1_reg_893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(0),
      Q => gmem_addr_1_reg_893(0),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(10),
      Q => gmem_addr_1_reg_893(10),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[6]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[10]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[10]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[10]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(10 downto 7),
      S(3 downto 0) => gmem_addr_reg_793(10 downto 7)
    );
\gmem_addr_1_reg_893_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(11),
      Q => gmem_addr_1_reg_893(11),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(12),
      Q => gmem_addr_1_reg_893(12),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(13),
      Q => gmem_addr_1_reg_893(13),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(14),
      Q => gmem_addr_1_reg_893(14),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[10]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[14]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[14]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[14]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(14 downto 11),
      S(3 downto 0) => gmem_addr_reg_793(14 downto 11)
    );
\gmem_addr_1_reg_893_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(15),
      Q => gmem_addr_1_reg_893(15),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(16),
      Q => gmem_addr_1_reg_893(16),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(17),
      Q => gmem_addr_1_reg_893(17),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(18),
      Q => gmem_addr_1_reg_893(18),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[18]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[14]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[18]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[18]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[18]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[18]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(18 downto 15),
      S(3 downto 0) => gmem_addr_reg_793(18 downto 15)
    );
\gmem_addr_1_reg_893_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(19),
      Q => gmem_addr_1_reg_893(19),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(1),
      Q => gmem_addr_1_reg_893(1),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(20),
      Q => gmem_addr_1_reg_893(20),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(21),
      Q => gmem_addr_1_reg_893(21),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(22),
      Q => gmem_addr_1_reg_893(22),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[22]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[18]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[22]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[22]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[22]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[22]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(22 downto 19),
      S(3 downto 0) => gmem_addr_reg_793(22 downto 19)
    );
\gmem_addr_1_reg_893_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(23),
      Q => gmem_addr_1_reg_893(23),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(24),
      Q => gmem_addr_1_reg_893(24),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(25),
      Q => gmem_addr_1_reg_893(25),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(26),
      Q => gmem_addr_1_reg_893(26),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[22]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[26]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[26]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[26]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[26]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(26 downto 23),
      S(3 downto 0) => gmem_addr_reg_793(26 downto 23)
    );
\gmem_addr_1_reg_893_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(27),
      Q => gmem_addr_1_reg_893(27),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(28),
      Q => gmem_addr_1_reg_893(28),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(29),
      Q => gmem_addr_1_reg_893(29),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(2),
      Q => gmem_addr_1_reg_893(2),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gmem_addr_1_reg_893_reg[2]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[2]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[2]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => zext_ln43_fu_657_p1(4 downto 2),
      DI(0) => '0',
      O(3 downto 1) => sext_ln43_fu_676_p1(2 downto 0),
      O(0) => \NLW_gmem_addr_1_reg_893_reg[2]_i_1_O_UNCONNECTED\(0),
      S(3) => \gmem_addr_1_reg_893[2]_i_2_n_3\,
      S(2) => \gmem_addr_1_reg_893[2]_i_3_n_3\,
      S(1) => \gmem_addr_1_reg_893[2]_i_4_n_3\,
      S(0) => coefs_read_reg_780(1)
    );
\gmem_addr_1_reg_893_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(30),
      Q => gmem_addr_1_reg_893(30),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[30]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[26]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[30]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[30]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[30]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[30]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(30 downto 27),
      S(3 downto 0) => gmem_addr_reg_793(30 downto 27)
    );
\gmem_addr_1_reg_893_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(31),
      Q => gmem_addr_1_reg_893(31),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(32),
      Q => gmem_addr_1_reg_893(32),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(33),
      Q => gmem_addr_1_reg_893(33),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(34),
      Q => gmem_addr_1_reg_893(34),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[34]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[30]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[34]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[34]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[34]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[34]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(34 downto 31),
      S(3 downto 0) => gmem_addr_reg_793(34 downto 31)
    );
\gmem_addr_1_reg_893_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(35),
      Q => gmem_addr_1_reg_893(35),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(36),
      Q => gmem_addr_1_reg_893(36),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(37),
      Q => gmem_addr_1_reg_893(37),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(38),
      Q => gmem_addr_1_reg_893(38),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[38]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[34]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[38]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[38]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[38]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[38]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(38 downto 35),
      S(3 downto 0) => gmem_addr_reg_793(38 downto 35)
    );
\gmem_addr_1_reg_893_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(39),
      Q => gmem_addr_1_reg_893(39),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(3),
      Q => gmem_addr_1_reg_893(3),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(40),
      Q => gmem_addr_1_reg_893(40),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(41),
      Q => gmem_addr_1_reg_893(41),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(42),
      Q => gmem_addr_1_reg_893(42),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[42]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[38]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[42]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[42]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[42]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[42]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(42 downto 39),
      S(3 downto 0) => gmem_addr_reg_793(42 downto 39)
    );
\gmem_addr_1_reg_893_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(43),
      Q => gmem_addr_1_reg_893(43),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(44),
      Q => gmem_addr_1_reg_893(44),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(45),
      Q => gmem_addr_1_reg_893(45),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(46),
      Q => gmem_addr_1_reg_893(46),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[46]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[42]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[46]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[46]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[46]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[46]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(46 downto 43),
      S(3 downto 0) => gmem_addr_reg_793(46 downto 43)
    );
\gmem_addr_1_reg_893_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(47),
      Q => gmem_addr_1_reg_893(47),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(48),
      Q => gmem_addr_1_reg_893(48),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(49),
      Q => gmem_addr_1_reg_893(49),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(4),
      Q => gmem_addr_1_reg_893(4),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(50),
      Q => gmem_addr_1_reg_893(50),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[50]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[46]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[50]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[50]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[50]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[50]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(50 downto 47),
      S(3 downto 0) => gmem_addr_reg_793(50 downto 47)
    );
\gmem_addr_1_reg_893_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(51),
      Q => gmem_addr_1_reg_893(51),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(52),
      Q => gmem_addr_1_reg_893(52),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(53),
      Q => gmem_addr_1_reg_893(53),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(54),
      Q => gmem_addr_1_reg_893(54),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[54]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[50]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[54]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[54]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[54]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[54]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(54 downto 51),
      S(3 downto 0) => gmem_addr_reg_793(54 downto 51)
    );
\gmem_addr_1_reg_893_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(55),
      Q => gmem_addr_1_reg_893(55),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(56),
      Q => gmem_addr_1_reg_893(56),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(57),
      Q => gmem_addr_1_reg_893(57),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(58),
      Q => gmem_addr_1_reg_893(58),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[58]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[54]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[58]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[58]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[58]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[58]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sext_ln43_fu_676_p1(58 downto 55),
      S(3 downto 0) => gmem_addr_reg_793(58 downto 55)
    );
\gmem_addr_1_reg_893_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(59),
      Q => gmem_addr_1_reg_893(59),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(5),
      Q => gmem_addr_1_reg_893(5),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(60),
      Q => gmem_addr_1_reg_893(60),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(61),
      Q => gmem_addr_1_reg_893(61),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[61]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[58]_i_1_n_3\,
      CO(3 downto 2) => \NLW_gmem_addr_1_reg_893_reg[61]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gmem_addr_1_reg_893_reg[61]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[61]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gmem_addr_1_reg_893_reg[61]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sext_ln43_fu_676_p1(61 downto 59),
      S(3) => '0',
      S(2 downto 0) => gmem_addr_reg_793(61 downto 59)
    );
\gmem_addr_1_reg_893_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(6),
      Q => gmem_addr_1_reg_893(6),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gmem_addr_1_reg_893_reg[2]_i_1_n_3\,
      CO(3) => \gmem_addr_1_reg_893_reg[6]_i_1_n_3\,
      CO(2) => \gmem_addr_1_reg_893_reg[6]_i_1_n_4\,
      CO(1) => \gmem_addr_1_reg_893_reg[6]_i_1_n_5\,
      CO(0) => \gmem_addr_1_reg_893_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln43_fu_657_p1(8 downto 5),
      O(3 downto 0) => sext_ln43_fu_676_p1(6 downto 3),
      S(3) => \gmem_addr_1_reg_893[6]_i_2_n_3\,
      S(2) => \gmem_addr_1_reg_893[6]_i_3_n_3\,
      S(1) => \gmem_addr_1_reg_893[6]_i_4_n_3\,
      S(0) => \gmem_addr_1_reg_893[6]_i_5_n_3\
    );
\gmem_addr_1_reg_893_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(7),
      Q => gmem_addr_1_reg_893(7),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(8),
      Q => gmem_addr_1_reg_893(8),
      R => '0'
    );
\gmem_addr_1_reg_893_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => coefs_2_we01,
      D => sext_ln43_fu_676_p1(9),
      Q => gmem_addr_1_reg_893(9),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(0),
      Q => gmem_addr_read_reg_873(0),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(10),
      Q => gmem_addr_read_reg_873(10),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(11),
      Q => gmem_addr_read_reg_873(11),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(12),
      Q => gmem_addr_read_reg_873(12),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(13),
      Q => gmem_addr_read_reg_873(13),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(14),
      Q => gmem_addr_read_reg_873(14),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(15),
      Q => gmem_addr_read_reg_873(15),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(16),
      Q => gmem_addr_read_reg_873(16),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(17),
      Q => gmem_addr_read_reg_873(17),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(18),
      Q => gmem_addr_read_reg_873(18),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(19),
      Q => gmem_addr_read_reg_873(19),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(1),
      Q => gmem_addr_read_reg_873(1),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(20),
      Q => gmem_addr_read_reg_873(20),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(21),
      Q => gmem_addr_read_reg_873(21),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(22),
      Q => gmem_addr_read_reg_873(22),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(23),
      Q => gmem_addr_read_reg_873(23),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(24),
      Q => gmem_addr_read_reg_873(24),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(25),
      Q => gmem_addr_read_reg_873(25),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(26),
      Q => gmem_addr_read_reg_873(26),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(27),
      Q => gmem_addr_read_reg_873(27),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(28),
      Q => gmem_addr_read_reg_873(28),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(29),
      Q => gmem_addr_read_reg_873(29),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(2),
      Q => gmem_addr_read_reg_873(2),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(30),
      Q => gmem_addr_read_reg_873(30),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(31),
      Q => gmem_addr_read_reg_873(31),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(3),
      Q => gmem_addr_read_reg_873(3),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(4),
      Q => gmem_addr_read_reg_873(4),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(5),
      Q => gmem_addr_read_reg_873(5),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(6),
      Q => gmem_addr_read_reg_873(6),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(7),
      Q => gmem_addr_read_reg_873(7),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(8),
      Q => gmem_addr_read_reg_873(8),
      R => '0'
    );
\gmem_addr_read_reg_873_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state11,
      D => gmem_RDATA(9),
      Q => gmem_addr_read_reg_873(9),
      R => '0'
    );
\gmem_addr_reg_793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(2),
      Q => gmem_addr_reg_793(0),
      R => '0'
    );
\gmem_addr_reg_793_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(12),
      Q => gmem_addr_reg_793(10),
      R => '0'
    );
\gmem_addr_reg_793_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(13),
      Q => gmem_addr_reg_793(11),
      R => '0'
    );
\gmem_addr_reg_793_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(14),
      Q => gmem_addr_reg_793(12),
      R => '0'
    );
\gmem_addr_reg_793_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(15),
      Q => gmem_addr_reg_793(13),
      R => '0'
    );
\gmem_addr_reg_793_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(16),
      Q => gmem_addr_reg_793(14),
      R => '0'
    );
\gmem_addr_reg_793_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(17),
      Q => gmem_addr_reg_793(15),
      R => '0'
    );
\gmem_addr_reg_793_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(18),
      Q => gmem_addr_reg_793(16),
      R => '0'
    );
\gmem_addr_reg_793_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(19),
      Q => gmem_addr_reg_793(17),
      R => '0'
    );
\gmem_addr_reg_793_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(20),
      Q => gmem_addr_reg_793(18),
      R => '0'
    );
\gmem_addr_reg_793_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(21),
      Q => gmem_addr_reg_793(19),
      R => '0'
    );
\gmem_addr_reg_793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(3),
      Q => gmem_addr_reg_793(1),
      R => '0'
    );
\gmem_addr_reg_793_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(22),
      Q => gmem_addr_reg_793(20),
      R => '0'
    );
\gmem_addr_reg_793_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(23),
      Q => gmem_addr_reg_793(21),
      R => '0'
    );
\gmem_addr_reg_793_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(24),
      Q => gmem_addr_reg_793(22),
      R => '0'
    );
\gmem_addr_reg_793_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(25),
      Q => gmem_addr_reg_793(23),
      R => '0'
    );
\gmem_addr_reg_793_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(26),
      Q => gmem_addr_reg_793(24),
      R => '0'
    );
\gmem_addr_reg_793_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(27),
      Q => gmem_addr_reg_793(25),
      R => '0'
    );
\gmem_addr_reg_793_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(28),
      Q => gmem_addr_reg_793(26),
      R => '0'
    );
\gmem_addr_reg_793_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(29),
      Q => gmem_addr_reg_793(27),
      R => '0'
    );
\gmem_addr_reg_793_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(30),
      Q => gmem_addr_reg_793(28),
      R => '0'
    );
\gmem_addr_reg_793_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(31),
      Q => gmem_addr_reg_793(29),
      R => '0'
    );
\gmem_addr_reg_793_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(4),
      Q => gmem_addr_reg_793(2),
      R => '0'
    );
\gmem_addr_reg_793_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(32),
      Q => gmem_addr_reg_793(30),
      R => '0'
    );
\gmem_addr_reg_793_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(33),
      Q => gmem_addr_reg_793(31),
      R => '0'
    );
\gmem_addr_reg_793_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(34),
      Q => gmem_addr_reg_793(32),
      R => '0'
    );
\gmem_addr_reg_793_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(35),
      Q => gmem_addr_reg_793(33),
      R => '0'
    );
\gmem_addr_reg_793_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(36),
      Q => gmem_addr_reg_793(34),
      R => '0'
    );
\gmem_addr_reg_793_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(37),
      Q => gmem_addr_reg_793(35),
      R => '0'
    );
\gmem_addr_reg_793_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(38),
      Q => gmem_addr_reg_793(36),
      R => '0'
    );
\gmem_addr_reg_793_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(39),
      Q => gmem_addr_reg_793(37),
      R => '0'
    );
\gmem_addr_reg_793_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(40),
      Q => gmem_addr_reg_793(38),
      R => '0'
    );
\gmem_addr_reg_793_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(41),
      Q => gmem_addr_reg_793(39),
      R => '0'
    );
\gmem_addr_reg_793_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(5),
      Q => gmem_addr_reg_793(3),
      R => '0'
    );
\gmem_addr_reg_793_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(42),
      Q => gmem_addr_reg_793(40),
      R => '0'
    );
\gmem_addr_reg_793_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(43),
      Q => gmem_addr_reg_793(41),
      R => '0'
    );
\gmem_addr_reg_793_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(44),
      Q => gmem_addr_reg_793(42),
      R => '0'
    );
\gmem_addr_reg_793_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(45),
      Q => gmem_addr_reg_793(43),
      R => '0'
    );
\gmem_addr_reg_793_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(46),
      Q => gmem_addr_reg_793(44),
      R => '0'
    );
\gmem_addr_reg_793_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(47),
      Q => gmem_addr_reg_793(45),
      R => '0'
    );
\gmem_addr_reg_793_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(48),
      Q => gmem_addr_reg_793(46),
      R => '0'
    );
\gmem_addr_reg_793_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(49),
      Q => gmem_addr_reg_793(47),
      R => '0'
    );
\gmem_addr_reg_793_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(50),
      Q => gmem_addr_reg_793(48),
      R => '0'
    );
\gmem_addr_reg_793_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(51),
      Q => gmem_addr_reg_793(49),
      R => '0'
    );
\gmem_addr_reg_793_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(6),
      Q => gmem_addr_reg_793(4),
      R => '0'
    );
\gmem_addr_reg_793_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(52),
      Q => gmem_addr_reg_793(50),
      R => '0'
    );
\gmem_addr_reg_793_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(53),
      Q => gmem_addr_reg_793(51),
      R => '0'
    );
\gmem_addr_reg_793_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(54),
      Q => gmem_addr_reg_793(52),
      R => '0'
    );
\gmem_addr_reg_793_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(55),
      Q => gmem_addr_reg_793(53),
      R => '0'
    );
\gmem_addr_reg_793_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(56),
      Q => gmem_addr_reg_793(54),
      R => '0'
    );
\gmem_addr_reg_793_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(57),
      Q => gmem_addr_reg_793(55),
      R => '0'
    );
\gmem_addr_reg_793_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(58),
      Q => gmem_addr_reg_793(56),
      R => '0'
    );
\gmem_addr_reg_793_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(59),
      Q => gmem_addr_reg_793(57),
      R => '0'
    );
\gmem_addr_reg_793_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(60),
      Q => gmem_addr_reg_793(58),
      R => '0'
    );
\gmem_addr_reg_793_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(61),
      Q => gmem_addr_reg_793(59),
      R => '0'
    );
\gmem_addr_reg_793_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(7),
      Q => gmem_addr_reg_793(5),
      R => '0'
    );
\gmem_addr_reg_793_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(62),
      Q => gmem_addr_reg_793(60),
      R => '0'
    );
\gmem_addr_reg_793_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(63),
      Q => gmem_addr_reg_793(61),
      R => '0'
    );
\gmem_addr_reg_793_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(8),
      Q => gmem_addr_reg_793(6),
      R => '0'
    );
\gmem_addr_reg_793_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(9),
      Q => gmem_addr_reg_793(7),
      R => '0'
    );
\gmem_addr_reg_793_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(10),
      Q => gmem_addr_reg_793(8),
      R => '0'
    );
\gmem_addr_reg_793_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_3_[0]\,
      D => coefs(11),
      Q => gmem_addr_reg_793(9),
      R => '0'
    );
gmem_m_axi_U: entity work.equalizer_equalizer_0_2_equalizer_gmem_m_axi
     port map (
      D(5) => ap_NS_fsm(22),
      D(4 downto 2) => ap_NS_fsm(17 downto 15),
      D(1) => gmem_m_axi_U_n_18,
      D(0) => ap_NS_fsm(10),
      E(0) => grp_fu_590_ce,
      Q(9) => ap_CS_fsm_state25,
      Q(8) => ap_CS_fsm_state24,
      Q(7) => ap_CS_fsm_state23,
      Q(6) => ap_CS_fsm_state18,
      Q(5) => ap_CS_fsm_state17,
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg_n_3_[9]\,
      \ap_CS_fsm_reg[16]\(0) => tmp_fu_637_p3,
      \ap_CS_fsm_reg[22]\ => \ap_CS_fsm_reg_n_3_[21]\,
      \ap_CS_fsm_reg[24]\ => gmem_m_axi_U_n_20,
      ap_NS_fsm(1) => ap_NS_fsm(18),
      ap_NS_fsm(0) => ap_NS_fsm(4),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_enable_reg_pp0_iter8_0 => ap_enable_reg_pp0_iter8_0,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \could_multi_bursts.ARVALID_Dummy_reg\ => m_axi_gmem_ARVALID,
      \could_multi_bursts.arlen_buf_reg[3]\(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      \data_p1_reg[67]\(65 downto 62) => \^m_axi_gmem_awlen\(3 downto 0),
      \data_p1_reg[67]\(61 downto 0) => \^m_axi_gmem_awaddr\(63 downto 2),
      \data_p2_reg[32]\(32) => m_axi_gmem_RLAST,
      \data_p2_reg[32]\(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      din(31 downto 0) => gmem_WDATA(31 downto 0),
      dout(31 downto 0) => gmem_RDATA(31 downto 0),
      \dout_reg[36]\(36) => m_axi_gmem_WLAST,
      \dout_reg[36]\(35 downto 32) => m_axi_gmem_WSTRB(3 downto 0),
      \dout_reg[36]\(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      \dout_reg[61]\(61 downto 0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR(61 downto 0),
      \dout_reg[61]_0\(61 downto 0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR(61 downto 0),
      dout_vld_reg(0) => gmem_BREADY1,
      empty_n_reg => gmem_m_axi_U_n_121,
      full_n_reg => gmem_m_axi_U_n_12,
      full_n_reg_0 => gmem_m_axi_U_n_13,
      gmem_ARREADY => gmem_ARREADY,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_RVALID => gmem_RVALID,
      gmem_WREADY => gmem_WREADY,
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      \in\(61 downto 0) => gmem_AWADDR(61 downto 0),
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      m_axi_gmem_ARADDR(61 downto 0) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      pop => \store_unit/user_resp/pop\,
      push => \load_unit/fifo_rreq/push\,
      push_1 => \store_unit/buff_wdata/push\,
      push_2 => \store_unit/fifo_wreq/push\,
      read_coefs_fu_180 => read_coefs_fu_180,
      s_ready_t_reg => m_axi_gmem_BREADY,
      s_ready_t_reg_0 => m_axi_gmem_RREADY,
      state_fu_184(1) => state_fu_184(12),
      state_fu_184(0) => state_fu_184(0)
    );
grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455: entity work.equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_Shift_Accumulate_Loop
     port map (
      ADDRARDADDR(6 downto 0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1(6 downto 0),
      ADDRBWRADDR(6) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114,
      ADDRBWRADDR(5) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115,
      ADDRBWRADDR(4) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116,
      ADDRBWRADDR(3) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117,
      ADDRBWRADDR(2) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118,
      ADDRBWRADDR(1) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119,
      ADDRBWRADDR(0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(3) => ap_CS_fsm_state25,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      S(0) => coefs_read_reg_780(1),
      WEBWE(0) => signal_shift_reg_we0,
      \accumulate_reg_883_reg[31]\(31 downto 0) => mul_ln84_reg_878(31 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15,
      \ap_CS_fsm_reg[2]_0\ => gmem_m_axi_U_n_12,
      ap_NS_fsm113_out => ap_NS_fsm113_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dout_reg(31 downto 0) => tmp_data_V_reg_821(31 downto 0),
      dout_reg_0(31 downto 0) => coef_scale_reg_412(31 downto 0),
      gmem_ARREADY => gmem_ARREADY,
      gmem_RVALID => gmem_RVALID,
      \gmem_addr_read_reg_263_reg[31]_0\(31 downto 0) => gmem_RDATA(31 downto 0),
      \gmem_addr_reg_252_reg[61]_0\(61 downto 0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_m_axi_gmem_ARADDR(61 downto 0),
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1,
      grp_fu_590_p0(31 downto 0) => grp_fu_590_p0(31 downto 0),
      grp_fu_590_p1(31 downto 0) => grp_fu_590_p1(31 downto 0),
      \mul_ln79_reg_268_reg[31]_0\(31 downto 16) => grp_fu_590_p2(31 downto 16),
      \mul_ln79_reg_268_reg[31]_0\(15) => mul_32s_32s_32_2_1_U18_n_19,
      \mul_ln79_reg_268_reg[31]_0\(14) => mul_32s_32s_32_2_1_U18_n_20,
      \mul_ln79_reg_268_reg[31]_0\(13) => mul_32s_32s_32_2_1_U18_n_21,
      \mul_ln79_reg_268_reg[31]_0\(12) => mul_32s_32s_32_2_1_U18_n_22,
      \mul_ln79_reg_268_reg[31]_0\(11) => mul_32s_32s_32_2_1_U18_n_23,
      \mul_ln79_reg_268_reg[31]_0\(10) => mul_32s_32s_32_2_1_U18_n_24,
      \mul_ln79_reg_268_reg[31]_0\(9) => mul_32s_32s_32_2_1_U18_n_25,
      \mul_ln79_reg_268_reg[31]_0\(8) => mul_32s_32s_32_2_1_U18_n_26,
      \mul_ln79_reg_268_reg[31]_0\(7) => mul_32s_32s_32_2_1_U18_n_27,
      \mul_ln79_reg_268_reg[31]_0\(6) => mul_32s_32s_32_2_1_U18_n_28,
      \mul_ln79_reg_268_reg[31]_0\(5) => mul_32s_32s_32_2_1_U18_n_29,
      \mul_ln79_reg_268_reg[31]_0\(4) => mul_32s_32s_32_2_1_U18_n_30,
      \mul_ln79_reg_268_reg[31]_0\(3) => mul_32s_32s_32_2_1_U18_n_31,
      \mul_ln79_reg_268_reg[31]_0\(2) => mul_32s_32s_32_2_1_U18_n_32,
      \mul_ln79_reg_268_reg[31]_0\(1) => mul_32s_32s_32_2_1_U18_n_33,
      \mul_ln79_reg_268_reg[31]_0\(0) => mul_32s_32s_32_2_1_U18_n_34,
      \mul_ln84_reg_878_reg[30]\(31 downto 0) => accumulate_fu_597_p2(31 downto 0),
      \signal_shift_reg_load_reg_258_reg[31]_0\(31 downto 0) => signal_shift_reg_q1(31 downto 0),
      state_fu_184(1) => state_fu_184(12),
      state_fu_184(0) => state_fu_184(0),
      tmp_product(31 downto 0) => gmem_addr_read_reg_873(31 downto 0),
      tmp_product_0(31 downto 0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0(31 downto 0)
    );
grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_data_V_U_n_111,
      Q => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465: entity work.equalizer_equalizer_0_2_equalizer_equalizer_Pipeline_VITIS_LOOP_51_1
     port map (
      D(31 downto 16) => grp_fu_590_p2(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U18_n_19,
      D(14) => mul_32s_32s_32_2_1_U18_n_20,
      D(13) => mul_32s_32s_32_2_1_U18_n_21,
      D(12) => mul_32s_32s_32_2_1_U18_n_22,
      D(11) => mul_32s_32s_32_2_1_U18_n_23,
      D(10) => mul_32s_32s_32_2_1_U18_n_24,
      D(9) => mul_32s_32s_32_2_1_U18_n_25,
      D(8) => mul_32s_32s_32_2_1_U18_n_26,
      D(7) => mul_32s_32s_32_2_1_U18_n_27,
      D(6) => mul_32s_32s_32_2_1_U18_n_28,
      D(5) => mul_32s_32s_32_2_1_U18_n_29,
      D(4) => mul_32s_32s_32_2_1_U18_n_30,
      D(3) => mul_32s_32s_32_2_1_U18_n_31,
      D(2) => mul_32s_32s_32_2_1_U18_n_32,
      D(1) => mul_32s_32s_32_2_1_U18_n_33,
      D(0) => mul_32s_32s_32_2_1_U18_n_34,
      E(0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY,
      Q(61 downto 0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_m_axi_gmem_ARADDR(61 downto 0),
      S(0) => coefs_read_reg_780(1),
      \ap_CS_fsm_reg[24]\(1 downto 0) => ap_NS_fsm(25 downto 24),
      \ap_CS_fsm_reg[24]_0\ => \ap_CS_fsm[24]_i_2_n_3\,
      \ap_CS_fsm_reg[25]\(6) => ap_CS_fsm_state26,
      \ap_CS_fsm_reg[25]\(5) => ap_CS_fsm_state25,
      \ap_CS_fsm_reg[25]\(4) => ap_CS_fsm_state24,
      \ap_CS_fsm_reg[25]\(3) => ap_CS_fsm_state23,
      \ap_CS_fsm_reg[25]\(2) => ap_CS_fsm_state18,
      \ap_CS_fsm_reg[25]\(1) => ap_CS_fsm_state17,
      \ap_CS_fsm_reg[25]\(0) => ap_CS_fsm_state4,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter15 => ap_enable_reg_pp0_iter15,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8_0,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      din(31 downto 0) => gmem_WDATA(31 downto 0),
      \dout_reg[0]\ => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_15,
      \dout_reg[61]\(61 downto 0) => gmem_addr_1_reg_893(61 downto 0),
      full_n_reg => gmem_m_axi_U_n_121,
      gmem_ARREADY => gmem_ARREADY,
      gmem_AWREADY => gmem_AWREADY,
      gmem_BVALID => gmem_BVALID,
      gmem_RVALID => gmem_RVALID,
      gmem_WREADY => gmem_WREADY,
      \gmem_addr_read_reg_301_reg[31]_0\(31 downto 0) => gmem_RDATA(31 downto 0),
      gmem_addr_reg_793(61 downto 0) => gmem_addr_reg_793(61 downto 0),
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171,
      \i_fu_94_reg[6]_0\ => gmem_m_axi_U_n_13,
      \in\(61 downto 0) => gmem_AWADDR(61 downto 0),
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      mem_reg => gmem_m_axi_U_n_20,
      pop => \store_unit/user_resp/pop\,
      push => \load_unit/fifo_rreq/push\,
      push_0 => \store_unit/buff_wdata/push\,
      push_1 => \store_unit/fifo_wreq/push\,
      \tmp_data_V_reg_272_reg[31]_0\(31 downto 0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_grp_fu_590_p_din0(31 downto 0),
      \tmp_data_V_reg_272_reg[31]_1\(31 downto 0) => input_r_TDATA_int_regslice(31 downto 0)
    );
grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_n_171,
      Q => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_1_reg_390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(0),
      Q => zext_ln43_fu_657_p1(2),
      R => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(1),
      Q => zext_ln43_fu_657_p1(3),
      S => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(2),
      Q => zext_ln43_fu_657_p1(4),
      R => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(3),
      Q => zext_ln43_fu_657_p1(5),
      R => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(4),
      Q => zext_ln43_fu_657_p1(6),
      R => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(5),
      Q => zext_ln43_fu_657_p1(7),
      S => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(6),
      Q => zext_ln43_fu_657_p1(8),
      S => ap_NS_fsm116_out
    );
\i_1_reg_390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => gmem_BREADY1,
      D => add_ln42_reg_899(7),
      Q => tmp_fu_637_p3,
      R => ap_NS_fsm116_out
    );
\j_1_reg_907[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => j_reg_401(0),
      I1 => ap_CS_fsm_state24,
      I2 => j_1_reg_907(0),
      O => \j_1_reg_907[0]_i_1_n_3\
    );
\j_1_reg_907[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => j_reg_401(0),
      I1 => j_reg_401(1),
      I2 => ap_CS_fsm_state24,
      I3 => j_1_reg_907(1),
      O => \j_1_reg_907[1]_i_1_n_3\
    );
\j_1_reg_907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_1_reg_907[0]_i_1_n_3\,
      Q => j_1_reg_907(0),
      R => '0'
    );
\j_1_reg_907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \j_1_reg_907[1]_i_1_n_3\,
      Q => j_1_reg_907(1),
      R => '0'
    );
\j_reg_401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_data_V_U_n_6,
      Q => j_reg_401(0),
      R => '0'
    );
\j_reg_401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_data_V_U_n_4,
      Q => j_reg_401(1),
      R => '0'
    );
mul_32s_32s_32_2_1_U18: entity work.equalizer_equalizer_0_2_equalizer_mul_32s_32s_32_2_1
     port map (
      D(31 downto 16) => grp_fu_590_p2(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U18_n_19,
      D(14) => mul_32s_32s_32_2_1_U18_n_20,
      D(13) => mul_32s_32s_32_2_1_U18_n_21,
      D(12) => mul_32s_32s_32_2_1_U18_n_22,
      D(11) => mul_32s_32s_32_2_1_U18_n_23,
      D(10) => mul_32s_32s_32_2_1_U18_n_24,
      D(9) => mul_32s_32s_32_2_1_U18_n_25,
      D(8) => mul_32s_32s_32_2_1_U18_n_26,
      D(7) => mul_32s_32s_32_2_1_U18_n_27,
      D(6) => mul_32s_32s_32_2_1_U18_n_28,
      D(5) => mul_32s_32s_32_2_1_U18_n_29,
      D(4) => mul_32s_32s_32_2_1_U18_n_30,
      D(3) => mul_32s_32s_32_2_1_U18_n_31,
      D(2) => mul_32s_32s_32_2_1_U18_n_32,
      D(1) => mul_32s_32s_32_2_1_U18_n_33,
      D(0) => mul_32s_32s_32_2_1_U18_n_34,
      E(0) => grp_fu_590_ce,
      ap_clk => ap_clk,
      grp_fu_590_p0(31 downto 0) => grp_fu_590_p0(31 downto 0),
      grp_fu_590_p1(31 downto 0) => grp_fu_590_p1(31 downto 0)
    );
\mul_ln84_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_34,
      Q => mul_ln84_reg_878(0),
      R => '0'
    );
\mul_ln84_reg_878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_24,
      Q => mul_ln84_reg_878(10),
      R => '0'
    );
\mul_ln84_reg_878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_23,
      Q => mul_ln84_reg_878(11),
      R => '0'
    );
\mul_ln84_reg_878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_22,
      Q => mul_ln84_reg_878(12),
      R => '0'
    );
\mul_ln84_reg_878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_21,
      Q => mul_ln84_reg_878(13),
      R => '0'
    );
\mul_ln84_reg_878_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_20,
      Q => mul_ln84_reg_878(14),
      R => '0'
    );
\mul_ln84_reg_878_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_19,
      Q => mul_ln84_reg_878(15),
      R => '0'
    );
\mul_ln84_reg_878_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(16),
      Q => mul_ln84_reg_878(16),
      R => '0'
    );
\mul_ln84_reg_878_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(17),
      Q => mul_ln84_reg_878(17),
      R => '0'
    );
\mul_ln84_reg_878_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(18),
      Q => mul_ln84_reg_878(18),
      R => '0'
    );
\mul_ln84_reg_878_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(19),
      Q => mul_ln84_reg_878(19),
      R => '0'
    );
\mul_ln84_reg_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_33,
      Q => mul_ln84_reg_878(1),
      R => '0'
    );
\mul_ln84_reg_878_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(20),
      Q => mul_ln84_reg_878(20),
      R => '0'
    );
\mul_ln84_reg_878_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(21),
      Q => mul_ln84_reg_878(21),
      R => '0'
    );
\mul_ln84_reg_878_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(22),
      Q => mul_ln84_reg_878(22),
      R => '0'
    );
\mul_ln84_reg_878_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(23),
      Q => mul_ln84_reg_878(23),
      R => '0'
    );
\mul_ln84_reg_878_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(24),
      Q => mul_ln84_reg_878(24),
      R => '0'
    );
\mul_ln84_reg_878_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(25),
      Q => mul_ln84_reg_878(25),
      R => '0'
    );
\mul_ln84_reg_878_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(26),
      Q => mul_ln84_reg_878(26),
      R => '0'
    );
\mul_ln84_reg_878_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(27),
      Q => mul_ln84_reg_878(27),
      R => '0'
    );
\mul_ln84_reg_878_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(28),
      Q => mul_ln84_reg_878(28),
      R => '0'
    );
\mul_ln84_reg_878_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(29),
      Q => mul_ln84_reg_878(29),
      R => '0'
    );
\mul_ln84_reg_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_32,
      Q => mul_ln84_reg_878(2),
      R => '0'
    );
\mul_ln84_reg_878_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(30),
      Q => mul_ln84_reg_878(30),
      R => '0'
    );
\mul_ln84_reg_878_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => grp_fu_590_p2(31),
      Q => mul_ln84_reg_878(31),
      R => '0'
    );
\mul_ln84_reg_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_31,
      Q => mul_ln84_reg_878(3),
      R => '0'
    );
\mul_ln84_reg_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_30,
      Q => mul_ln84_reg_878(4),
      R => '0'
    );
\mul_ln84_reg_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_29,
      Q => mul_ln84_reg_878(5),
      R => '0'
    );
\mul_ln84_reg_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_28,
      Q => mul_ln84_reg_878(6),
      R => '0'
    );
\mul_ln84_reg_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_27,
      Q => mul_ln84_reg_878(7),
      R => '0'
    );
\mul_ln84_reg_878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_26,
      Q => mul_ln84_reg_878(8),
      R => '0'
    );
\mul_ln84_reg_878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state13,
      D => mul_32s_32s_32_2_1_U18_n_25,
      Q => mul_ln84_reg_878(9),
      R => '0'
    );
\p_4_0_0_0134_phi_reg_422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_last_V_U_n_4,
      Q => p_4_0_0_0134_phi_reg_422,
      R => '0'
    );
\read_coefs_fu_180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => read_coefs_fu_180,
      I1 => ap_CS_fsm_state27,
      I2 => tmp_last_V_1_reg_434,
      I3 => \ap_CS_fsm_reg_n_3_[0]\,
      O => \read_coefs_fu_180[0]_i_1_n_3\
    );
\read_coefs_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \read_coefs_fu_180[0]_i_1_n_3\,
      Q => read_coefs_fu_180,
      R => '0'
    );
regslice_both_input_r_V_data_V_U: entity work.equalizer_equalizer_0_2_equalizer_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31) => regslice_both_input_r_V_data_V_U_n_40,
      \B_V_data_1_payload_B_reg[31]_0\(30) => regslice_both_input_r_V_data_V_U_n_41,
      \B_V_data_1_payload_B_reg[31]_0\(29) => regslice_both_input_r_V_data_V_U_n_42,
      \B_V_data_1_payload_B_reg[31]_0\(28) => regslice_both_input_r_V_data_V_U_n_43,
      \B_V_data_1_payload_B_reg[31]_0\(27) => regslice_both_input_r_V_data_V_U_n_44,
      \B_V_data_1_payload_B_reg[31]_0\(26) => regslice_both_input_r_V_data_V_U_n_45,
      \B_V_data_1_payload_B_reg[31]_0\(25) => regslice_both_input_r_V_data_V_U_n_46,
      \B_V_data_1_payload_B_reg[31]_0\(24) => regslice_both_input_r_V_data_V_U_n_47,
      \B_V_data_1_payload_B_reg[31]_0\(23) => regslice_both_input_r_V_data_V_U_n_48,
      \B_V_data_1_payload_B_reg[31]_0\(22) => regslice_both_input_r_V_data_V_U_n_49,
      \B_V_data_1_payload_B_reg[31]_0\(21) => regslice_both_input_r_V_data_V_U_n_50,
      \B_V_data_1_payload_B_reg[31]_0\(20) => regslice_both_input_r_V_data_V_U_n_51,
      \B_V_data_1_payload_B_reg[31]_0\(19) => regslice_both_input_r_V_data_V_U_n_52,
      \B_V_data_1_payload_B_reg[31]_0\(18) => regslice_both_input_r_V_data_V_U_n_53,
      \B_V_data_1_payload_B_reg[31]_0\(17) => regslice_both_input_r_V_data_V_U_n_54,
      \B_V_data_1_payload_B_reg[31]_0\(16) => regslice_both_input_r_V_data_V_U_n_55,
      \B_V_data_1_payload_B_reg[31]_0\(15) => regslice_both_input_r_V_data_V_U_n_56,
      \B_V_data_1_payload_B_reg[31]_0\(14) => regslice_both_input_r_V_data_V_U_n_57,
      \B_V_data_1_payload_B_reg[31]_0\(13) => regslice_both_input_r_V_data_V_U_n_58,
      \B_V_data_1_payload_B_reg[31]_0\(12) => regslice_both_input_r_V_data_V_U_n_59,
      \B_V_data_1_payload_B_reg[31]_0\(11) => regslice_both_input_r_V_data_V_U_n_60,
      \B_V_data_1_payload_B_reg[31]_0\(10) => regslice_both_input_r_V_data_V_U_n_61,
      \B_V_data_1_payload_B_reg[31]_0\(9) => regslice_both_input_r_V_data_V_U_n_62,
      \B_V_data_1_payload_B_reg[31]_0\(8) => regslice_both_input_r_V_data_V_U_n_63,
      \B_V_data_1_payload_B_reg[31]_0\(7) => regslice_both_input_r_V_data_V_U_n_64,
      \B_V_data_1_payload_B_reg[31]_0\(6) => regslice_both_input_r_V_data_V_U_n_65,
      \B_V_data_1_payload_B_reg[31]_0\(5) => regslice_both_input_r_V_data_V_U_n_66,
      \B_V_data_1_payload_B_reg[31]_0\(4) => regslice_both_input_r_V_data_V_U_n_67,
      \B_V_data_1_payload_B_reg[31]_0\(3) => regslice_both_input_r_V_data_V_U_n_68,
      \B_V_data_1_payload_B_reg[31]_0\(2) => regslice_both_input_r_V_data_V_U_n_69,
      \B_V_data_1_payload_B_reg[31]_0\(1) => regslice_both_input_r_V_data_V_U_n_70,
      \B_V_data_1_payload_B_reg[31]_0\(0) => regslice_both_input_r_V_data_V_U_n_71,
      \B_V_data_1_payload_B_reg[31]_1\(31 downto 0) => input_r_TDATA_int_regslice(31 downto 0),
      \B_V_data_1_state_reg[0]_0\(0) => regslice_both_input_r_V_data_V_U_n_107,
      D(31) => regslice_both_input_r_V_data_V_U_n_8,
      D(30) => regslice_both_input_r_V_data_V_U_n_9,
      D(29) => regslice_both_input_r_V_data_V_U_n_10,
      D(28) => regslice_both_input_r_V_data_V_U_n_11,
      D(27) => regslice_both_input_r_V_data_V_U_n_12,
      D(26) => regslice_both_input_r_V_data_V_U_n_13,
      D(25) => regslice_both_input_r_V_data_V_U_n_14,
      D(24) => regslice_both_input_r_V_data_V_U_n_15,
      D(23) => regslice_both_input_r_V_data_V_U_n_16,
      D(22) => regslice_both_input_r_V_data_V_U_n_17,
      D(21) => regslice_both_input_r_V_data_V_U_n_18,
      D(20) => regslice_both_input_r_V_data_V_U_n_19,
      D(19) => regslice_both_input_r_V_data_V_U_n_20,
      D(18) => regslice_both_input_r_V_data_V_U_n_21,
      D(17) => regslice_both_input_r_V_data_V_U_n_22,
      D(16) => regslice_both_input_r_V_data_V_U_n_23,
      D(15) => regslice_both_input_r_V_data_V_U_n_24,
      D(14) => regslice_both_input_r_V_data_V_U_n_25,
      D(13) => regslice_both_input_r_V_data_V_U_n_26,
      D(12) => regslice_both_input_r_V_data_V_U_n_27,
      D(11) => regslice_both_input_r_V_data_V_U_n_28,
      D(10) => regslice_both_input_r_V_data_V_U_n_29,
      D(9) => regslice_both_input_r_V_data_V_U_n_30,
      D(8) => regslice_both_input_r_V_data_V_U_n_31,
      D(7) => regslice_both_input_r_V_data_V_U_n_32,
      D(6) => regslice_both_input_r_V_data_V_U_n_33,
      D(5) => regslice_both_input_r_V_data_V_U_n_34,
      D(4) => regslice_both_input_r_V_data_V_U_n_35,
      D(3) => regslice_both_input_r_V_data_V_U_n_36,
      D(2) => regslice_both_input_r_V_data_V_U_n_37,
      D(1) => regslice_both_input_r_V_data_V_U_n_38,
      D(0) => regslice_both_input_r_V_data_V_U_n_39,
      E(0) => grp_equalizer_Pipeline_VITIS_LOOP_51_1_fu_465_input_r_TREADY,
      Q(4) => ap_CS_fsm_state26,
      Q(3) => ap_CS_fsm_state25,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => ap_NS_fsm116_out,
      ack_in => input_r_TREADY,
      \ap_CS_fsm_reg[1]\ => regslice_both_input_r_V_data_V_U_n_111,
      \ap_CS_fsm_reg[1]_0\ => regslice_both_output_r_V_data_V_U_n_23,
      ap_NS_fsm(1) => ap_NS_fsm(23),
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_NS_fsm113_out => ap_NS_fsm113_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \coef_scale_reg_412_reg[0]\(0) => tmp_fu_637_p3,
      \coef_scale_reg_412_reg[31]\(31 downto 0) => tmp_data_V_reg_821(31 downto 0),
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_ready,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_ap_start_reg,
      grp_fu_493_p1 => grp_fu_493_p1,
      input_r_TDATA(31 downto 0) => input_r_TDATA(31 downto 0),
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TVALID => input_r_TVALID,
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      j_1_reg_907(1 downto 0) => j_1_reg_907(1 downto 0),
      j_reg_401(1 downto 0) => j_reg_401(1 downto 0),
      \j_reg_401_reg[0]\ => regslice_both_input_r_V_data_V_U_n_6,
      \j_reg_401_reg[1]\ => regslice_both_input_r_V_data_V_U_n_4,
      read_coefs_fu_180 => read_coefs_fu_180,
      read_coefs_fu_1800 => read_coefs_fu_1800,
      state_fu_184(1) => state_fu_184(12),
      state_fu_184(0) => state_fu_184(0),
      \state_fu_184_reg[0]\ => regslice_both_input_r_V_data_V_U_n_3,
      \state_fu_184_reg[0]_0\ => regslice_both_input_r_V_data_V_U_n_104,
      \state_fu_184_reg[0]_1\ => regslice_both_input_r_V_data_V_U_n_109,
      \state_fu_184_reg[0]_2\ => \state_fu_184[12]_i_2_n_3\,
      \state_fu_184_reg[0]_3\(1) => state_1_reg_817(12),
      \state_fu_184_reg[0]_3\(0) => state_1_reg_817(4),
      \state_fu_184_reg[0]_4\ => regslice_both_output_r_V_data_V_U_n_68,
      \tmp_data_V_2_reg_445_reg[0]\ => \ap_CS_fsm[26]_i_2_n_3\,
      \tmp_data_V_2_reg_445_reg[31]\(31 downto 0) => coef_scale_reg_412(31 downto 0),
      tmp_last_V_reg_850 => tmp_last_V_reg_850
    );
regslice_both_input_r_V_dest_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r_TDEST(0) => input_r_TDEST(0),
      input_r_TDEST_int_regslice => input_r_TDEST_int_regslice,
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TVALID => input_r_TVALID
    );
regslice_both_input_r_V_id_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r_TID(0) => input_r_TID(0),
      input_r_TID_int_regslice => input_r_TID_int_regslice,
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TVALID => input_r_TVALID
    );
regslice_both_input_r_V_keep_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0\
     port map (
      D(3 downto 0) => input_r_TKEEP_int_regslice(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r_TKEEP(3 downto 0) => input_r_TKEEP(3 downto 0),
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TVALID => input_r_TVALID
    );
regslice_both_input_r_V_last_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_1\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\ => regslice_both_input_r_V_last_V_U_n_3,
      \B_V_data_1_payload_B_reg[0]_1\ => regslice_both_input_r_V_last_V_U_n_4,
      Q(0) => ap_CS_fsm_state26,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_fu_493_p1 => grp_fu_493_p1,
      input_r_TLAST(0) => input_r_TLAST(0),
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TVALID => input_r_TVALID,
      input_r_TVALID_int_regslice => input_r_TVALID_int_regslice,
      p_4_0_0_0134_phi_reg_422 => p_4_0_0_0134_phi_reg_422,
      \tmp_last_V_1_reg_434_reg[0]\ => \ap_CS_fsm[26]_i_2_n_3\
    );
regslice_both_input_r_V_strb_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_2\
     port map (
      D(3 downto 0) => input_r_TSTRB_int_regslice(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TSTRB(3 downto 0) => input_r_TSTRB(3 downto 0),
      input_r_TVALID => input_r_TVALID
    );
regslice_both_input_r_V_user_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_3\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      input_r_TREADY_int_regslice => input_r_TREADY_int_regslice,
      input_r_TUSER(0) => input_r_TUSER(0),
      input_r_TUSER_int_regslice => input_r_TUSER_int_regslice,
      input_r_TVALID => input_r_TVALID
    );
regslice_both_output_r_V_data_V_U: entity work.equalizer_equalizer_0_2_equalizer_regslice_both_4
     port map (
      \B_V_data_1_payload_A_reg[0]_0\(1) => state_1_reg_817(12),
      \B_V_data_1_payload_A_reg[0]_0\(0) => state_1_reg_817(4),
      \B_V_data_1_payload_A_reg[0]_1\ => \tmp_user_V_1_reg_326_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => tmp_strb_V_reg_836(3 downto 0),
      \B_V_data_1_payload_A_reg[3]_1\(3) => \tmp_strb_V_1_reg_342_reg_n_3_[3]\,
      \B_V_data_1_payload_A_reg[3]_1\(2) => \tmp_strb_V_1_reg_342_reg_n_3_[2]\,
      \B_V_data_1_payload_A_reg[3]_1\(1) => \tmp_strb_V_1_reg_342_reg_n_3_[1]\,
      \B_V_data_1_payload_A_reg[3]_1\(0) => \tmp_strb_V_1_reg_342_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[3]_2\(3 downto 0) => tmp_keep_V_reg_829(3 downto 0),
      \B_V_data_1_payload_A_reg[3]_3\(3 downto 0) => tmp_keep_V_1_reg_358(3 downto 0),
      \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) => accumulate_reg_883(31 downto 0),
      \B_V_data_1_payload_B_reg[31]_1\(31 downto 0) => accumulate_fu_597_p2(31 downto 0),
      \B_V_data_1_payload_B_reg[31]_2\(31 downto 0) => tmp_data_V_5_reg_374(31 downto 0),
      \B_V_data_1_state_reg[0]_0\ => output_r_TVALID,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_output_r_V_data_V_U_n_68,
      D(3) => ap_NS_fsm(27),
      D(2 downto 1) => ap_NS_fsm(14 downto 13),
      D(0) => ap_NS_fsm(0),
      Q(5) => ap_CS_fsm_state28,
      Q(4) => ap_CS_fsm_state27,
      Q(3) => ap_CS_fsm_state15,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state13,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \ap_CS_fsm_reg[0]\ => regslice_both_output_r_V_data_V_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_fu_493_p1 => grp_fu_493_p1,
      output_r_TDATA(31 downto 0) => output_r_TDATA(31 downto 0),
      output_r_TDEST_int_regslice => output_r_TDEST_int_regslice,
      output_r_TID_int_regslice => output_r_TID_int_regslice,
      output_r_TLAST_int_regslice => output_r_TLAST_int_regslice,
      output_r_TREADY => output_r_TREADY,
      output_r_TUSER_int_regslice => output_r_TUSER_int_regslice,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice,
      read_coefs_fu_1800 => read_coefs_fu_1800,
      \state_1_reg_817_reg[4]\ => regslice_both_output_r_V_data_V_U_n_23,
      state_fu_184(0) => state_fu_184(12),
      state_fu_1841 => state_fu_1841,
      \state_fu_184_reg[12]\ => \state_fu_184[12]_i_2_n_3\,
      \state_fu_184_reg[12]_0\ => regslice_both_input_r_V_data_V_U_n_104,
      \tmp_data_V_5_reg_374_reg[31]\(31 downto 0) => tmp_out_data_V_fu_156(31 downto 0),
      tmp_dest_V_1_reg_294 => tmp_dest_V_1_reg_294,
      tmp_dest_V_reg_863 => tmp_dest_V_reg_863,
      tmp_id_V_1_reg_310 => tmp_id_V_1_reg_310,
      tmp_id_V_reg_856 => tmp_id_V_reg_856,
      \tmp_keep_V_1_reg_358_reg[3]\(3 downto 0) => tmp_out_keep_V_fu_160(3 downto 0),
      \tmp_keep_V_reg_829_reg[3]\(3 downto 0) => output_r_TKEEP_int_regslice(3 downto 0),
      tmp_last_V_1_reg_434 => tmp_last_V_1_reg_434,
      tmp_last_V_reg_850 => tmp_last_V_reg_850,
      \tmp_out_data_V_fu_156_reg[31]\(31) => regslice_both_output_r_V_data_V_U_n_24,
      \tmp_out_data_V_fu_156_reg[31]\(30) => regslice_both_output_r_V_data_V_U_n_25,
      \tmp_out_data_V_fu_156_reg[31]\(29) => regslice_both_output_r_V_data_V_U_n_26,
      \tmp_out_data_V_fu_156_reg[31]\(28) => regslice_both_output_r_V_data_V_U_n_27,
      \tmp_out_data_V_fu_156_reg[31]\(27) => regslice_both_output_r_V_data_V_U_n_28,
      \tmp_out_data_V_fu_156_reg[31]\(26) => regslice_both_output_r_V_data_V_U_n_29,
      \tmp_out_data_V_fu_156_reg[31]\(25) => regslice_both_output_r_V_data_V_U_n_30,
      \tmp_out_data_V_fu_156_reg[31]\(24) => regslice_both_output_r_V_data_V_U_n_31,
      \tmp_out_data_V_fu_156_reg[31]\(23) => regslice_both_output_r_V_data_V_U_n_32,
      \tmp_out_data_V_fu_156_reg[31]\(22) => regslice_both_output_r_V_data_V_U_n_33,
      \tmp_out_data_V_fu_156_reg[31]\(21) => regslice_both_output_r_V_data_V_U_n_34,
      \tmp_out_data_V_fu_156_reg[31]\(20) => regslice_both_output_r_V_data_V_U_n_35,
      \tmp_out_data_V_fu_156_reg[31]\(19) => regslice_both_output_r_V_data_V_U_n_36,
      \tmp_out_data_V_fu_156_reg[31]\(18) => regslice_both_output_r_V_data_V_U_n_37,
      \tmp_out_data_V_fu_156_reg[31]\(17) => regslice_both_output_r_V_data_V_U_n_38,
      \tmp_out_data_V_fu_156_reg[31]\(16) => regslice_both_output_r_V_data_V_U_n_39,
      \tmp_out_data_V_fu_156_reg[31]\(15) => regslice_both_output_r_V_data_V_U_n_40,
      \tmp_out_data_V_fu_156_reg[31]\(14) => regslice_both_output_r_V_data_V_U_n_41,
      \tmp_out_data_V_fu_156_reg[31]\(13) => regslice_both_output_r_V_data_V_U_n_42,
      \tmp_out_data_V_fu_156_reg[31]\(12) => regslice_both_output_r_V_data_V_U_n_43,
      \tmp_out_data_V_fu_156_reg[31]\(11) => regslice_both_output_r_V_data_V_U_n_44,
      \tmp_out_data_V_fu_156_reg[31]\(10) => regslice_both_output_r_V_data_V_U_n_45,
      \tmp_out_data_V_fu_156_reg[31]\(9) => regslice_both_output_r_V_data_V_U_n_46,
      \tmp_out_data_V_fu_156_reg[31]\(8) => regslice_both_output_r_V_data_V_U_n_47,
      \tmp_out_data_V_fu_156_reg[31]\(7) => regslice_both_output_r_V_data_V_U_n_48,
      \tmp_out_data_V_fu_156_reg[31]\(6) => regslice_both_output_r_V_data_V_U_n_49,
      \tmp_out_data_V_fu_156_reg[31]\(5) => regslice_both_output_r_V_data_V_U_n_50,
      \tmp_out_data_V_fu_156_reg[31]\(4) => regslice_both_output_r_V_data_V_U_n_51,
      \tmp_out_data_V_fu_156_reg[31]\(3) => regslice_both_output_r_V_data_V_U_n_52,
      \tmp_out_data_V_fu_156_reg[31]\(2) => regslice_both_output_r_V_data_V_U_n_53,
      \tmp_out_data_V_fu_156_reg[31]\(1) => regslice_both_output_r_V_data_V_U_n_54,
      \tmp_out_data_V_fu_156_reg[31]\(0) => regslice_both_output_r_V_data_V_U_n_55,
      tmp_out_dest_V_fu_176 => tmp_out_dest_V_fu_176,
      \tmp_out_dest_V_fu_176_reg[0]\ => regslice_both_output_r_V_data_V_U_n_64,
      tmp_out_id_V_fu_172 => tmp_out_id_V_fu_172,
      \tmp_out_id_V_fu_172_reg[0]\ => regslice_both_output_r_V_data_V_U_n_65,
      \tmp_out_keep_V_fu_160_reg[3]\(3) => regslice_both_output_r_V_data_V_U_n_60,
      \tmp_out_keep_V_fu_160_reg[3]\(2) => regslice_both_output_r_V_data_V_U_n_61,
      \tmp_out_keep_V_fu_160_reg[3]\(1) => regslice_both_output_r_V_data_V_U_n_62,
      \tmp_out_keep_V_fu_160_reg[3]\(0) => regslice_both_output_r_V_data_V_U_n_63,
      \tmp_out_strb_V_fu_164_reg[3]\(3) => regslice_both_output_r_V_data_V_U_n_56,
      \tmp_out_strb_V_fu_164_reg[3]\(2) => regslice_both_output_r_V_data_V_U_n_57,
      \tmp_out_strb_V_fu_164_reg[3]\(1) => regslice_both_output_r_V_data_V_U_n_58,
      \tmp_out_strb_V_fu_164_reg[3]\(0) => regslice_both_output_r_V_data_V_U_n_59,
      tmp_out_user_V_fu_168 => tmp_out_user_V_fu_168,
      \tmp_out_user_V_fu_168_reg[0]\ => regslice_both_output_r_V_data_V_U_n_66,
      tmp_strb_V_1_reg_342 => tmp_strb_V_1_reg_342,
      \tmp_strb_V_1_reg_342_reg[3]\(3 downto 0) => tmp_out_strb_V_fu_164(3 downto 0),
      \tmp_strb_V_reg_836_reg[3]\(3 downto 0) => output_r_TSTRB_int_regslice(3 downto 0),
      \tmp_user_V_1_reg_326_reg[0]\ => regslice_both_input_r_V_data_V_U_n_109,
      tmp_user_V_reg_843 => tmp_user_V_reg_843
    );
regslice_both_output_r_V_dest_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_5\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TDEST(0) => output_r_TDEST(0),
      output_r_TDEST_int_regslice => output_r_TDEST_int_regslice,
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
regslice_both_output_r_V_id_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_6\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TID(0) => output_r_TID(0),
      output_r_TID_int_regslice => output_r_TID_int_regslice,
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
regslice_both_output_r_V_keep_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_7\
     port map (
      D(3 downto 0) => output_r_TKEEP_int_regslice(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TKEEP(3 downto 0) => output_r_TKEEP(3 downto 0),
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
regslice_both_output_r_V_last_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_8\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TLAST(0) => output_r_TLAST(0),
      output_r_TLAST_int_regslice => output_r_TLAST_int_regslice,
      output_r_TREADY => output_r_TREADY,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
regslice_both_output_r_V_strb_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized0_9\
     port map (
      D(3 downto 0) => output_r_TSTRB_int_regslice(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TREADY => output_r_TREADY,
      output_r_TSTRB(3 downto 0) => output_r_TSTRB(3 downto 0),
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
regslice_both_output_r_V_user_V_U: entity work.\equalizer_equalizer_0_2_equalizer_regslice_both__parameterized1_10\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      output_r_TREADY => output_r_TREADY,
      output_r_TUSER(0) => output_r_TUSER(0),
      output_r_TUSER_int_regslice => output_r_TUSER_int_regslice,
      output_r_TVALID_int_regslice => output_r_TVALID_int_regslice
    );
signal_shift_reg_U: entity work.equalizer_equalizer_0_2_equalizer_signal_shift_reg_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(6 downto 0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_address1(6 downto 0),
      ADDRBWRADDR(6) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_114,
      ADDRBWRADDR(5) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_115,
      ADDRBWRADDR(4) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_116,
      ADDRBWRADDR(3) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_117,
      ADDRBWRADDR(2) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_118,
      ADDRBWRADDR(1) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_119,
      ADDRBWRADDR(0) => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_n_120,
      Q(31 downto 0) => tmp_data_V_reg_821(31 downto 0),
      WEBWE(0) => signal_shift_reg_we0,
      ap_clk => ap_clk,
      grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1 => grp_equalizer_Pipeline_Shift_Accumulate_Loop_fu_455_signal_shift_reg_ce1,
      ram_reg_0(31 downto 0) => signal_shift_reg_q1(31 downto 0),
      ram_reg_1(0) => ap_CS_fsm_state4
    );
\state_1_reg_817_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_fu_184(12),
      Q => state_1_reg_817(12),
      R => '0'
    );
\state_1_reg_817_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => state_fu_184(0),
      Q => state_1_reg_817(4),
      R => '0'
    );
\state_fu_184[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(13),
      I1 => tmp_data_V_2_reg_445(12),
      I2 => tmp_data_V_2_reg_445(15),
      I3 => tmp_data_V_2_reg_445(14),
      O => \state_fu_184[12]_i_10_n_3\
    );
\state_fu_184[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(5),
      I1 => tmp_data_V_2_reg_445(4),
      I2 => tmp_data_V_2_reg_445(7),
      I3 => tmp_data_V_2_reg_445(6),
      O => \state_fu_184[12]_i_11_n_3\
    );
\state_fu_184[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(29),
      I1 => tmp_data_V_2_reg_445(28),
      I2 => tmp_data_V_2_reg_445(31),
      I3 => tmp_data_V_2_reg_445(30),
      O => \state_fu_184[12]_i_12_n_3\
    );
\state_fu_184[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(21),
      I1 => tmp_data_V_2_reg_445(20),
      I2 => tmp_data_V_2_reg_445(23),
      I3 => tmp_data_V_2_reg_445(22),
      O => \state_fu_184[12]_i_13_n_3\
    );
\state_fu_184[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state_fu_184[12]_i_6_n_3\,
      I1 => \state_fu_184[12]_i_7_n_3\,
      I2 => \state_fu_184[12]_i_8_n_3\,
      I3 => \state_fu_184[12]_i_9_n_3\,
      O => \state_fu_184[12]_i_2_n_3\
    );
\state_fu_184[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state27,
      I1 => tmp_last_V_1_reg_434,
      O => read_coefs_fu_1800
    );
\state_fu_184[12]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(10),
      I1 => tmp_data_V_2_reg_445(11),
      I2 => tmp_data_V_2_reg_445(8),
      I3 => tmp_data_V_2_reg_445(9),
      I4 => \state_fu_184[12]_i_10_n_3\,
      O => \state_fu_184[12]_i_6_n_3\
    );
\state_fu_184[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(2),
      I1 => tmp_data_V_2_reg_445(3),
      I2 => tmp_data_V_2_reg_445(0),
      I3 => tmp_data_V_2_reg_445(1),
      I4 => \state_fu_184[12]_i_11_n_3\,
      O => \state_fu_184[12]_i_7_n_3\
    );
\state_fu_184[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(26),
      I1 => tmp_data_V_2_reg_445(27),
      I2 => tmp_data_V_2_reg_445(24),
      I3 => tmp_data_V_2_reg_445(25),
      I4 => \state_fu_184[12]_i_12_n_3\,
      O => \state_fu_184[12]_i_8_n_3\
    );
\state_fu_184[12]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_data_V_2_reg_445(18),
      I1 => tmp_data_V_2_reg_445(19),
      I2 => tmp_data_V_2_reg_445(16),
      I3 => tmp_data_V_2_reg_445(17),
      I4 => \state_fu_184[12]_i_13_n_3\,
      O => \state_fu_184[12]_i_9_n_3\
    );
\state_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_input_r_V_data_V_U_n_3,
      Q => state_fu_184(0),
      R => '0'
    );
\state_fu_184_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_output_r_V_data_V_U_n_3,
      Q => state_fu_184(12),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_71,
      Q => tmp_data_V_2_reg_445(0),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_61,
      Q => tmp_data_V_2_reg_445(10),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_60,
      Q => tmp_data_V_2_reg_445(11),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_59,
      Q => tmp_data_V_2_reg_445(12),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_58,
      Q => tmp_data_V_2_reg_445(13),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_57,
      Q => tmp_data_V_2_reg_445(14),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_56,
      Q => tmp_data_V_2_reg_445(15),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_55,
      Q => tmp_data_V_2_reg_445(16),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_54,
      Q => tmp_data_V_2_reg_445(17),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_53,
      Q => tmp_data_V_2_reg_445(18),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_52,
      Q => tmp_data_V_2_reg_445(19),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_70,
      Q => tmp_data_V_2_reg_445(1),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_51,
      Q => tmp_data_V_2_reg_445(20),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_50,
      Q => tmp_data_V_2_reg_445(21),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_49,
      Q => tmp_data_V_2_reg_445(22),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_48,
      Q => tmp_data_V_2_reg_445(23),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_47,
      Q => tmp_data_V_2_reg_445(24),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_46,
      Q => tmp_data_V_2_reg_445(25),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_45,
      Q => tmp_data_V_2_reg_445(26),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_44,
      Q => tmp_data_V_2_reg_445(27),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_43,
      Q => tmp_data_V_2_reg_445(28),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_42,
      Q => tmp_data_V_2_reg_445(29),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_69,
      Q => tmp_data_V_2_reg_445(2),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_41,
      Q => tmp_data_V_2_reg_445(30),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_40,
      Q => tmp_data_V_2_reg_445(31),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_68,
      Q => tmp_data_V_2_reg_445(3),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_67,
      Q => tmp_data_V_2_reg_445(4),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_66,
      Q => tmp_data_V_2_reg_445(5),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_65,
      Q => tmp_data_V_2_reg_445(6),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_64,
      Q => tmp_data_V_2_reg_445(7),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_63,
      Q => tmp_data_V_2_reg_445(8),
      R => '0'
    );
\tmp_data_V_2_reg_445_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_data_V_U_n_62,
      Q => tmp_data_V_2_reg_445(9),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_55,
      Q => tmp_data_V_5_reg_374(0),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_45,
      Q => tmp_data_V_5_reg_374(10),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_44,
      Q => tmp_data_V_5_reg_374(11),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_43,
      Q => tmp_data_V_5_reg_374(12),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_42,
      Q => tmp_data_V_5_reg_374(13),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_41,
      Q => tmp_data_V_5_reg_374(14),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_40,
      Q => tmp_data_V_5_reg_374(15),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_39,
      Q => tmp_data_V_5_reg_374(16),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_38,
      Q => tmp_data_V_5_reg_374(17),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_37,
      Q => tmp_data_V_5_reg_374(18),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_36,
      Q => tmp_data_V_5_reg_374(19),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_54,
      Q => tmp_data_V_5_reg_374(1),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_35,
      Q => tmp_data_V_5_reg_374(20),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_34,
      Q => tmp_data_V_5_reg_374(21),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_33,
      Q => tmp_data_V_5_reg_374(22),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_32,
      Q => tmp_data_V_5_reg_374(23),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_31,
      Q => tmp_data_V_5_reg_374(24),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_30,
      Q => tmp_data_V_5_reg_374(25),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_29,
      Q => tmp_data_V_5_reg_374(26),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_28,
      Q => tmp_data_V_5_reg_374(27),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_27,
      Q => tmp_data_V_5_reg_374(28),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_26,
      Q => tmp_data_V_5_reg_374(29),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_53,
      Q => tmp_data_V_5_reg_374(2),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_25,
      Q => tmp_data_V_5_reg_374(30),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_24,
      Q => tmp_data_V_5_reg_374(31),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_52,
      Q => tmp_data_V_5_reg_374(3),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_51,
      Q => tmp_data_V_5_reg_374(4),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_50,
      Q => tmp_data_V_5_reg_374(5),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_49,
      Q => tmp_data_V_5_reg_374(6),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_48,
      Q => tmp_data_V_5_reg_374(7),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_47,
      Q => tmp_data_V_5_reg_374(8),
      R => '0'
    );
\tmp_data_V_5_reg_374_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_46,
      Q => tmp_data_V_5_reg_374(9),
      R => '0'
    );
\tmp_data_V_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(0),
      Q => tmp_data_V_reg_821(0),
      R => '0'
    );
\tmp_data_V_reg_821_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(10),
      Q => tmp_data_V_reg_821(10),
      R => '0'
    );
\tmp_data_V_reg_821_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(11),
      Q => tmp_data_V_reg_821(11),
      R => '0'
    );
\tmp_data_V_reg_821_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(12),
      Q => tmp_data_V_reg_821(12),
      R => '0'
    );
\tmp_data_V_reg_821_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(13),
      Q => tmp_data_V_reg_821(13),
      R => '0'
    );
\tmp_data_V_reg_821_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(14),
      Q => tmp_data_V_reg_821(14),
      R => '0'
    );
\tmp_data_V_reg_821_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(15),
      Q => tmp_data_V_reg_821(15),
      R => '0'
    );
\tmp_data_V_reg_821_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(16),
      Q => tmp_data_V_reg_821(16),
      R => '0'
    );
\tmp_data_V_reg_821_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(17),
      Q => tmp_data_V_reg_821(17),
      R => '0'
    );
\tmp_data_V_reg_821_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(18),
      Q => tmp_data_V_reg_821(18),
      R => '0'
    );
\tmp_data_V_reg_821_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(19),
      Q => tmp_data_V_reg_821(19),
      R => '0'
    );
\tmp_data_V_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(1),
      Q => tmp_data_V_reg_821(1),
      R => '0'
    );
\tmp_data_V_reg_821_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(20),
      Q => tmp_data_V_reg_821(20),
      R => '0'
    );
\tmp_data_V_reg_821_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(21),
      Q => tmp_data_V_reg_821(21),
      R => '0'
    );
\tmp_data_V_reg_821_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(22),
      Q => tmp_data_V_reg_821(22),
      R => '0'
    );
\tmp_data_V_reg_821_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(23),
      Q => tmp_data_V_reg_821(23),
      R => '0'
    );
\tmp_data_V_reg_821_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(24),
      Q => tmp_data_V_reg_821(24),
      R => '0'
    );
\tmp_data_V_reg_821_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(25),
      Q => tmp_data_V_reg_821(25),
      R => '0'
    );
\tmp_data_V_reg_821_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(26),
      Q => tmp_data_V_reg_821(26),
      R => '0'
    );
\tmp_data_V_reg_821_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(27),
      Q => tmp_data_V_reg_821(27),
      R => '0'
    );
\tmp_data_V_reg_821_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(28),
      Q => tmp_data_V_reg_821(28),
      R => '0'
    );
\tmp_data_V_reg_821_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(29),
      Q => tmp_data_V_reg_821(29),
      R => '0'
    );
\tmp_data_V_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(2),
      Q => tmp_data_V_reg_821(2),
      R => '0'
    );
\tmp_data_V_reg_821_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(30),
      Q => tmp_data_V_reg_821(30),
      R => '0'
    );
\tmp_data_V_reg_821_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(31),
      Q => tmp_data_V_reg_821(31),
      R => '0'
    );
\tmp_data_V_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(3),
      Q => tmp_data_V_reg_821(3),
      R => '0'
    );
\tmp_data_V_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(4),
      Q => tmp_data_V_reg_821(4),
      R => '0'
    );
\tmp_data_V_reg_821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(5),
      Q => tmp_data_V_reg_821(5),
      R => '0'
    );
\tmp_data_V_reg_821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(6),
      Q => tmp_data_V_reg_821(6),
      R => '0'
    );
\tmp_data_V_reg_821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(7),
      Q => tmp_data_V_reg_821(7),
      R => '0'
    );
\tmp_data_V_reg_821_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(8),
      Q => tmp_data_V_reg_821(8),
      R => '0'
    );
\tmp_data_V_reg_821_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDATA_int_regslice(9),
      Q => tmp_data_V_reg_821(9),
      R => '0'
    );
\tmp_dest_V_1_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_64,
      Q => tmp_dest_V_1_reg_294,
      R => '0'
    );
\tmp_dest_V_reg_863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TDEST_int_regslice,
      Q => tmp_dest_V_reg_863,
      R => '0'
    );
\tmp_id_V_1_reg_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_65,
      Q => tmp_id_V_1_reg_310,
      R => '0'
    );
\tmp_id_V_reg_856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TID_int_regslice,
      Q => tmp_id_V_reg_856,
      R => '0'
    );
\tmp_keep_V_1_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_63,
      Q => tmp_keep_V_1_reg_358(0),
      R => '0'
    );
\tmp_keep_V_1_reg_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_62,
      Q => tmp_keep_V_1_reg_358(1),
      R => '0'
    );
\tmp_keep_V_1_reg_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_61,
      Q => tmp_keep_V_1_reg_358(2),
      R => '0'
    );
\tmp_keep_V_1_reg_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_60,
      Q => tmp_keep_V_1_reg_358(3),
      R => '0'
    );
\tmp_keep_V_reg_829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TKEEP_int_regslice(0),
      Q => tmp_keep_V_reg_829(0),
      R => '0'
    );
\tmp_keep_V_reg_829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TKEEP_int_regslice(1),
      Q => tmp_keep_V_reg_829(1),
      R => '0'
    );
\tmp_keep_V_reg_829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TKEEP_int_regslice(2),
      Q => tmp_keep_V_reg_829(2),
      R => '0'
    );
\tmp_keep_V_reg_829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TKEEP_int_regslice(3),
      Q => tmp_keep_V_reg_829(3),
      R => '0'
    );
\tmp_last_V_1_reg_434_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_input_r_V_data_V_U_n_107,
      D => regslice_both_input_r_V_last_V_U_n_3,
      Q => tmp_last_V_1_reg_434,
      R => '0'
    );
\tmp_last_V_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_fu_493_p1,
      Q => tmp_last_V_reg_850,
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(0),
      Q => tmp_out_data_V_fu_156(0),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(10),
      Q => tmp_out_data_V_fu_156(10),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(11),
      Q => tmp_out_data_V_fu_156(11),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(12),
      Q => tmp_out_data_V_fu_156(12),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(13),
      Q => tmp_out_data_V_fu_156(13),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(14),
      Q => tmp_out_data_V_fu_156(14),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(15),
      Q => tmp_out_data_V_fu_156(15),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(16),
      Q => tmp_out_data_V_fu_156(16),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(17),
      Q => tmp_out_data_V_fu_156(17),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(18),
      Q => tmp_out_data_V_fu_156(18),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(19),
      Q => tmp_out_data_V_fu_156(19),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(1),
      Q => tmp_out_data_V_fu_156(1),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(20),
      Q => tmp_out_data_V_fu_156(20),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(21),
      Q => tmp_out_data_V_fu_156(21),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(22),
      Q => tmp_out_data_V_fu_156(22),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(23),
      Q => tmp_out_data_V_fu_156(23),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(24),
      Q => tmp_out_data_V_fu_156(24),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(25),
      Q => tmp_out_data_V_fu_156(25),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(26),
      Q => tmp_out_data_V_fu_156(26),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(27),
      Q => tmp_out_data_V_fu_156(27),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(28),
      Q => tmp_out_data_V_fu_156(28),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(29),
      Q => tmp_out_data_V_fu_156(29),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(2),
      Q => tmp_out_data_V_fu_156(2),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(30),
      Q => tmp_out_data_V_fu_156(30),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(31),
      Q => tmp_out_data_V_fu_156(31),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(3),
      Q => tmp_out_data_V_fu_156(3),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(4),
      Q => tmp_out_data_V_fu_156(4),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(5),
      Q => tmp_out_data_V_fu_156(5),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(6),
      Q => tmp_out_data_V_fu_156(6),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(7),
      Q => tmp_out_data_V_fu_156(7),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(8),
      Q => tmp_out_data_V_fu_156(8),
      R => '0'
    );
\tmp_out_data_V_fu_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => accumulate_reg_883(9),
      Q => tmp_out_data_V_fu_156(9),
      R => '0'
    );
\tmp_out_dest_V_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_dest_V_reg_863,
      Q => tmp_out_dest_V_fu_176,
      R => '0'
    );
\tmp_out_id_V_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_id_V_reg_856,
      Q => tmp_out_id_V_fu_172,
      R => '0'
    );
\tmp_out_keep_V_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_keep_V_reg_829(0),
      Q => tmp_out_keep_V_fu_160(0),
      R => '0'
    );
\tmp_out_keep_V_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_keep_V_reg_829(1),
      Q => tmp_out_keep_V_fu_160(1),
      R => '0'
    );
\tmp_out_keep_V_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_keep_V_reg_829(2),
      Q => tmp_out_keep_V_fu_160(2),
      R => '0'
    );
\tmp_out_keep_V_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_keep_V_reg_829(3),
      Q => tmp_out_keep_V_fu_160(3),
      R => '0'
    );
\tmp_out_strb_V_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_strb_V_reg_836(0),
      Q => tmp_out_strb_V_fu_164(0),
      R => '0'
    );
\tmp_out_strb_V_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_strb_V_reg_836(1),
      Q => tmp_out_strb_V_fu_164(1),
      R => '0'
    );
\tmp_out_strb_V_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_strb_V_reg_836(2),
      Q => tmp_out_strb_V_fu_164(2),
      R => '0'
    );
\tmp_out_strb_V_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_strb_V_reg_836(3),
      Q => tmp_out_strb_V_fu_164(3),
      R => '0'
    );
\tmp_out_user_V_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => state_fu_1841,
      D => tmp_user_V_reg_843,
      Q => tmp_out_user_V_fu_168,
      R => '0'
    );
\tmp_strb_V_1_reg_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_59,
      Q => \tmp_strb_V_1_reg_342_reg_n_3_[0]\,
      R => '0'
    );
\tmp_strb_V_1_reg_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_58,
      Q => \tmp_strb_V_1_reg_342_reg_n_3_[1]\,
      R => '0'
    );
\tmp_strb_V_1_reg_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_57,
      Q => \tmp_strb_V_1_reg_342_reg_n_3_[2]\,
      R => '0'
    );
\tmp_strb_V_1_reg_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_56,
      Q => \tmp_strb_V_1_reg_342_reg_n_3_[3]\,
      R => '0'
    );
\tmp_strb_V_reg_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TSTRB_int_regslice(0),
      Q => tmp_strb_V_reg_836(0),
      R => '0'
    );
\tmp_strb_V_reg_836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TSTRB_int_regslice(1),
      Q => tmp_strb_V_reg_836(1),
      R => '0'
    );
\tmp_strb_V_reg_836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TSTRB_int_regslice(2),
      Q => tmp_strb_V_reg_836(2),
      R => '0'
    );
\tmp_strb_V_reg_836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TSTRB_int_regslice(3),
      Q => tmp_strb_V_reg_836(3),
      R => '0'
    );
\tmp_user_V_1_reg_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_strb_V_1_reg_342,
      D => regslice_both_output_r_V_data_V_U_n_66,
      Q => \tmp_user_V_1_reg_326_reg_n_3_[0]\,
      R => '0'
    );
\tmp_user_V_reg_843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => input_r_TUSER_int_regslice,
      Q => tmp_user_V_reg_843,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity equalizer_equalizer_0_2 is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_gmem_AWADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_AWVALID : out STD_LOGIC;
    m_axi_gmem_AWREADY : in STD_LOGIC;
    m_axi_gmem_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_WLAST : out STD_LOGIC;
    m_axi_gmem_WVALID : out STD_LOGIC;
    m_axi_gmem_WREADY : in STD_LOGIC;
    m_axi_gmem_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_BVALID : in STD_LOGIC;
    m_axi_gmem_BREADY : out STD_LOGIC;
    m_axi_gmem_ARADDR : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_gmem_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_gmem_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_gmem_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_gmem_ARVALID : out STD_LOGIC;
    m_axi_gmem_ARREADY : in STD_LOGIC;
    m_axi_gmem_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_gmem_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_gmem_RLAST : in STD_LOGIC;
    m_axi_gmem_RVALID : in STD_LOGIC;
    m_axi_gmem_RREADY : out STD_LOGIC;
    output_r_TVALID : out STD_LOGIC;
    output_r_TREADY : in STD_LOGIC;
    output_r_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    output_r_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    output_r_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_r_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TVALID : in STD_LOGIC;
    input_r_TREADY : out STD_LOGIC;
    input_r_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    input_r_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    input_r_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_r_TID : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of equalizer_equalizer_0_2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of equalizer_equalizer_0_2 : entity is "equalizer_equalizer_0_2,equalizer,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of equalizer_equalizer_0_2 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of equalizer_equalizer_0_2 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of equalizer_equalizer_0_2 : entity is "equalizer,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of equalizer_equalizer_0_2 : entity is "yes";
end equalizer_equalizer_0_2;

architecture STRUCTURE of equalizer_equalizer_0_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_gmem_araddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_gmem_awaddr\ : STD_LOGIC_VECTOR ( 63 downto 2 );
  signal \^m_axi_gmem_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_gmem_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ADDR_WIDTH : integer;
  attribute C_M_AXI_GMEM_ADDR_WIDTH of inst : label is 64;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_BUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_CACHE_VALUE : string;
  attribute C_M_AXI_GMEM_CACHE_VALUE of inst : label is "4'b0011";
  attribute C_M_AXI_GMEM_DATA_WIDTH : integer;
  attribute C_M_AXI_GMEM_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_GMEM_ID_WIDTH : integer;
  attribute C_M_AXI_GMEM_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_PROT_VALUE : string;
  attribute C_M_AXI_GMEM_PROT_VALUE of inst : label is "3'b000";
  attribute C_M_AXI_GMEM_RUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_GMEM_USER_VALUE : integer;
  attribute C_M_AXI_GMEM_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH : integer;
  attribute C_M_AXI_GMEM_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_GMEM_WUSER_WIDTH : integer;
  attribute C_M_AXI_GMEM_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "28'b0000000000000000000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "28'b0000000000000000001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "28'b0000000000000000010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "28'b0000000000000000100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "28'b0000000000000001000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "28'b0000000000000010000000000000";
  attribute ap_ST_fsm_state15 : string;
  attribute ap_ST_fsm_state15 of inst : label is "28'b0000000000000100000000000000";
  attribute ap_ST_fsm_state16 : string;
  attribute ap_ST_fsm_state16 of inst : label is "28'b0000000000001000000000000000";
  attribute ap_ST_fsm_state17 : string;
  attribute ap_ST_fsm_state17 of inst : label is "28'b0000000000010000000000000000";
  attribute ap_ST_fsm_state18 : string;
  attribute ap_ST_fsm_state18 of inst : label is "28'b0000000000100000000000000000";
  attribute ap_ST_fsm_state19 : string;
  attribute ap_ST_fsm_state19 of inst : label is "28'b0000000001000000000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "28'b0000000000000000000000000010";
  attribute ap_ST_fsm_state20 : string;
  attribute ap_ST_fsm_state20 of inst : label is "28'b0000000010000000000000000000";
  attribute ap_ST_fsm_state21 : string;
  attribute ap_ST_fsm_state21 of inst : label is "28'b0000000100000000000000000000";
  attribute ap_ST_fsm_state22 : string;
  attribute ap_ST_fsm_state22 of inst : label is "28'b0000001000000000000000000000";
  attribute ap_ST_fsm_state23 : string;
  attribute ap_ST_fsm_state23 of inst : label is "28'b0000010000000000000000000000";
  attribute ap_ST_fsm_state24 : string;
  attribute ap_ST_fsm_state24 of inst : label is "28'b0000100000000000000000000000";
  attribute ap_ST_fsm_state25 : string;
  attribute ap_ST_fsm_state25 of inst : label is "28'b0001000000000000000000000000";
  attribute ap_ST_fsm_state26 : string;
  attribute ap_ST_fsm_state26 of inst : label is "28'b0010000000000000000000000000";
  attribute ap_ST_fsm_state27 : string;
  attribute ap_ST_fsm_state27 of inst : label is "28'b0100000000000000000000000000";
  attribute ap_ST_fsm_state28 : string;
  attribute ap_ST_fsm_state28 of inst : label is "28'b1000000000000000000000000000";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "28'b0000000000000000000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "28'b0000000000000000000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "28'b0000000000000000000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "28'b0000000000000000000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "28'b0000000000000000000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "28'b0000000000000000000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "28'b0000000000000000000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem:output_r:input_r, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 50000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_r_TREADY : signal is "xilinx.com:interface:axis:1.0 input_r TREADY";
  attribute X_INTERFACE_INFO of input_r_TVALID : signal is "xilinx.com:interface:axis:1.0 input_r TVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_gmem_RREADY : signal is "XIL_INTERFACENAME m_axi_gmem, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axi_gmem_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID";
  attribute X_INTERFACE_INFO of m_axi_gmem_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST";
  attribute X_INTERFACE_INFO of m_axi_gmem_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY";
  attribute X_INTERFACE_INFO of m_axi_gmem_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID";
  attribute X_INTERFACE_INFO of output_r_TREADY : signal is "xilinx.com:interface:axis:1.0 output_r TREADY";
  attribute X_INTERFACE_INFO of output_r_TVALID : signal is "xilinx.com:interface:axis:1.0 output_r TVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 50000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of input_r_TDATA : signal is "xilinx.com:interface:axis:1.0 input_r TDATA";
  attribute X_INTERFACE_INFO of input_r_TDEST : signal is "xilinx.com:interface:axis:1.0 input_r TDEST";
  attribute X_INTERFACE_INFO of input_r_TID : signal is "xilinx.com:interface:axis:1.0 input_r TID";
  attribute X_INTERFACE_PARAMETER of input_r_TID : signal is "XIL_INTERFACENAME input_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of input_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 input_r TKEEP";
  attribute X_INTERFACE_INFO of input_r_TLAST : signal is "xilinx.com:interface:axis:1.0 input_r TLAST";
  attribute X_INTERFACE_INFO of input_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 input_r TSTRB";
  attribute X_INTERFACE_INFO of input_r_TUSER : signal is "xilinx.com:interface:axis:1.0 input_r TUSER";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION";
  attribute X_INTERFACE_INFO of m_axi_gmem_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_gmem_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP";
  attribute X_INTERFACE_INFO of m_axi_gmem_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA";
  attribute X_INTERFACE_INFO of m_axi_gmem_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB";
  attribute X_INTERFACE_INFO of output_r_TDATA : signal is "xilinx.com:interface:axis:1.0 output_r TDATA";
  attribute X_INTERFACE_INFO of output_r_TDEST : signal is "xilinx.com:interface:axis:1.0 output_r TDEST";
  attribute X_INTERFACE_INFO of output_r_TID : signal is "xilinx.com:interface:axis:1.0 output_r TID";
  attribute X_INTERFACE_PARAMETER of output_r_TID : signal is "XIL_INTERFACENAME output_r, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN equalizer_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of output_r_TKEEP : signal is "xilinx.com:interface:axis:1.0 output_r TKEEP";
  attribute X_INTERFACE_INFO of output_r_TLAST : signal is "xilinx.com:interface:axis:1.0 output_r TLAST";
  attribute X_INTERFACE_INFO of output_r_TSTRB : signal is "xilinx.com:interface:axis:1.0 output_r TSTRB";
  attribute X_INTERFACE_INFO of output_r_TUSER : signal is "xilinx.com:interface:axis:1.0 output_r TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  m_axi_gmem_ARADDR(63 downto 2) <= \^m_axi_gmem_araddr\(63 downto 2);
  m_axi_gmem_ARADDR(1) <= \<const0>\;
  m_axi_gmem_ARADDR(0) <= \<const0>\;
  m_axi_gmem_ARBURST(1) <= \<const0>\;
  m_axi_gmem_ARBURST(0) <= \<const1>\;
  m_axi_gmem_ARCACHE(3) <= \<const0>\;
  m_axi_gmem_ARCACHE(2) <= \<const0>\;
  m_axi_gmem_ARCACHE(1) <= \<const1>\;
  m_axi_gmem_ARCACHE(0) <= \<const1>\;
  m_axi_gmem_ARLEN(7) <= \<const0>\;
  m_axi_gmem_ARLEN(6) <= \<const0>\;
  m_axi_gmem_ARLEN(5) <= \<const0>\;
  m_axi_gmem_ARLEN(4) <= \<const0>\;
  m_axi_gmem_ARLEN(3 downto 0) <= \^m_axi_gmem_arlen\(3 downto 0);
  m_axi_gmem_ARLOCK(1) <= \<const0>\;
  m_axi_gmem_ARLOCK(0) <= \<const0>\;
  m_axi_gmem_ARPROT(2) <= \<const0>\;
  m_axi_gmem_ARPROT(1) <= \<const0>\;
  m_axi_gmem_ARPROT(0) <= \<const0>\;
  m_axi_gmem_ARQOS(3) <= \<const0>\;
  m_axi_gmem_ARQOS(2) <= \<const0>\;
  m_axi_gmem_ARQOS(1) <= \<const0>\;
  m_axi_gmem_ARQOS(0) <= \<const0>\;
  m_axi_gmem_ARREGION(3) <= \<const0>\;
  m_axi_gmem_ARREGION(2) <= \<const0>\;
  m_axi_gmem_ARREGION(1) <= \<const0>\;
  m_axi_gmem_ARREGION(0) <= \<const0>\;
  m_axi_gmem_ARSIZE(2) <= \<const0>\;
  m_axi_gmem_ARSIZE(1) <= \<const1>\;
  m_axi_gmem_ARSIZE(0) <= \<const0>\;
  m_axi_gmem_AWADDR(63 downto 2) <= \^m_axi_gmem_awaddr\(63 downto 2);
  m_axi_gmem_AWADDR(1) <= \<const0>\;
  m_axi_gmem_AWADDR(0) <= \<const0>\;
  m_axi_gmem_AWBURST(1) <= \<const0>\;
  m_axi_gmem_AWBURST(0) <= \<const1>\;
  m_axi_gmem_AWCACHE(3) <= \<const0>\;
  m_axi_gmem_AWCACHE(2) <= \<const0>\;
  m_axi_gmem_AWCACHE(1) <= \<const1>\;
  m_axi_gmem_AWCACHE(0) <= \<const1>\;
  m_axi_gmem_AWLEN(7) <= \<const0>\;
  m_axi_gmem_AWLEN(6) <= \<const0>\;
  m_axi_gmem_AWLEN(5) <= \<const0>\;
  m_axi_gmem_AWLEN(4) <= \<const0>\;
  m_axi_gmem_AWLEN(3 downto 0) <= \^m_axi_gmem_awlen\(3 downto 0);
  m_axi_gmem_AWLOCK(1) <= \<const0>\;
  m_axi_gmem_AWLOCK(0) <= \<const0>\;
  m_axi_gmem_AWPROT(2) <= \<const0>\;
  m_axi_gmem_AWPROT(1) <= \<const0>\;
  m_axi_gmem_AWPROT(0) <= \<const0>\;
  m_axi_gmem_AWQOS(3) <= \<const0>\;
  m_axi_gmem_AWQOS(2) <= \<const0>\;
  m_axi_gmem_AWQOS(1) <= \<const0>\;
  m_axi_gmem_AWQOS(0) <= \<const0>\;
  m_axi_gmem_AWREGION(3) <= \<const0>\;
  m_axi_gmem_AWREGION(2) <= \<const0>\;
  m_axi_gmem_AWREGION(1) <= \<const0>\;
  m_axi_gmem_AWREGION(0) <= \<const0>\;
  m_axi_gmem_AWSIZE(2) <= \<const0>\;
  m_axi_gmem_AWSIZE(1) <= \<const1>\;
  m_axi_gmem_AWSIZE(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.equalizer_equalizer_0_2_equalizer
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      input_r_TDATA(31 downto 0) => input_r_TDATA(31 downto 0),
      input_r_TDEST(0) => input_r_TDEST(0),
      input_r_TID(0) => input_r_TID(0),
      input_r_TKEEP(3 downto 0) => input_r_TKEEP(3 downto 0),
      input_r_TLAST(0) => input_r_TLAST(0),
      input_r_TREADY => input_r_TREADY,
      input_r_TSTRB(3 downto 0) => input_r_TSTRB(3 downto 0),
      input_r_TUSER(0) => input_r_TUSER(0),
      input_r_TVALID => input_r_TVALID,
      m_axi_gmem_ARADDR(63 downto 2) => \^m_axi_gmem_araddr\(63 downto 2),
      m_axi_gmem_ARADDR(1 downto 0) => NLW_inst_m_axi_gmem_ARADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARBURST(1 downto 0) => NLW_inst_m_axi_gmem_ARBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARCACHE(3 downto 0) => NLW_inst_m_axi_gmem_ARCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARID(0) => NLW_inst_m_axi_gmem_ARID_UNCONNECTED(0),
      m_axi_gmem_ARLEN(7 downto 4) => NLW_inst_m_axi_gmem_ARLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_ARLEN(3 downto 0) => \^m_axi_gmem_arlen\(3 downto 0),
      m_axi_gmem_ARLOCK(1 downto 0) => NLW_inst_m_axi_gmem_ARLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_ARPROT(2 downto 0) => NLW_inst_m_axi_gmem_ARPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARQOS(3 downto 0) => NLW_inst_m_axi_gmem_ARQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARREADY => m_axi_gmem_ARREADY,
      m_axi_gmem_ARREGION(3 downto 0) => NLW_inst_m_axi_gmem_ARREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_ARSIZE(2 downto 0) => NLW_inst_m_axi_gmem_ARSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_ARUSER(0) => NLW_inst_m_axi_gmem_ARUSER_UNCONNECTED(0),
      m_axi_gmem_ARVALID => m_axi_gmem_ARVALID,
      m_axi_gmem_AWADDR(63 downto 2) => \^m_axi_gmem_awaddr\(63 downto 2),
      m_axi_gmem_AWADDR(1 downto 0) => NLW_inst_m_axi_gmem_AWADDR_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWBURST(1 downto 0) => NLW_inst_m_axi_gmem_AWBURST_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWCACHE(3 downto 0) => NLW_inst_m_axi_gmem_AWCACHE_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWID(0) => NLW_inst_m_axi_gmem_AWID_UNCONNECTED(0),
      m_axi_gmem_AWLEN(7 downto 4) => NLW_inst_m_axi_gmem_AWLEN_UNCONNECTED(7 downto 4),
      m_axi_gmem_AWLEN(3 downto 0) => \^m_axi_gmem_awlen\(3 downto 0),
      m_axi_gmem_AWLOCK(1 downto 0) => NLW_inst_m_axi_gmem_AWLOCK_UNCONNECTED(1 downto 0),
      m_axi_gmem_AWPROT(2 downto 0) => NLW_inst_m_axi_gmem_AWPROT_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWQOS(3 downto 0) => NLW_inst_m_axi_gmem_AWQOS_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWREADY => m_axi_gmem_AWREADY,
      m_axi_gmem_AWREGION(3 downto 0) => NLW_inst_m_axi_gmem_AWREGION_UNCONNECTED(3 downto 0),
      m_axi_gmem_AWSIZE(2 downto 0) => NLW_inst_m_axi_gmem_AWSIZE_UNCONNECTED(2 downto 0),
      m_axi_gmem_AWUSER(0) => NLW_inst_m_axi_gmem_AWUSER_UNCONNECTED(0),
      m_axi_gmem_AWVALID => m_axi_gmem_AWVALID,
      m_axi_gmem_BID(0) => '0',
      m_axi_gmem_BREADY => m_axi_gmem_BREADY,
      m_axi_gmem_BRESP(1 downto 0) => B"00",
      m_axi_gmem_BUSER(0) => '0',
      m_axi_gmem_BVALID => m_axi_gmem_BVALID,
      m_axi_gmem_RDATA(31 downto 0) => m_axi_gmem_RDATA(31 downto 0),
      m_axi_gmem_RID(0) => '0',
      m_axi_gmem_RLAST => m_axi_gmem_RLAST,
      m_axi_gmem_RREADY => m_axi_gmem_RREADY,
      m_axi_gmem_RRESP(1 downto 0) => B"00",
      m_axi_gmem_RUSER(0) => '0',
      m_axi_gmem_RVALID => m_axi_gmem_RVALID,
      m_axi_gmem_WDATA(31 downto 0) => m_axi_gmem_WDATA(31 downto 0),
      m_axi_gmem_WID(0) => NLW_inst_m_axi_gmem_WID_UNCONNECTED(0),
      m_axi_gmem_WLAST => m_axi_gmem_WLAST,
      m_axi_gmem_WREADY => m_axi_gmem_WREADY,
      m_axi_gmem_WSTRB(3 downto 0) => m_axi_gmem_WSTRB(3 downto 0),
      m_axi_gmem_WUSER(0) => NLW_inst_m_axi_gmem_WUSER_UNCONNECTED(0),
      m_axi_gmem_WVALID => m_axi_gmem_WVALID,
      output_r_TDATA(31 downto 0) => output_r_TDATA(31 downto 0),
      output_r_TDEST(0) => output_r_TDEST(0),
      output_r_TID(0) => output_r_TID(0),
      output_r_TKEEP(3 downto 0) => output_r_TKEEP(3 downto 0),
      output_r_TLAST(0) => output_r_TLAST(0),
      output_r_TREADY => output_r_TREADY,
      output_r_TSTRB(3 downto 0) => output_r_TSTRB(3 downto 0),
      output_r_TUSER(0) => output_r_TUSER(0),
      output_r_TVALID => output_r_TVALID,
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
