

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jan 30 13:27:45 2024

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	text1,global,reloc=2,class=CODE,delta=1
    12                           	psect	text2,global,reloc=2,class=CODE,delta=1
    13                           	psect	text3,global,reloc=2,class=CODE,delta=1
    14                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    15                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    16                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    18   000000                     
    19                           ; Version 2.40
    20                           ; Generated 17/11/2021 GMT
    21                           ; 
    22                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    23                           ; All rights reserved.
    24                           ; 
    25                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    26                           ; 
    27                           ; Redistribution and use in source and binary forms, with or without modification, are
    28                           ; permitted provided that the following conditions are met:
    29                           ; 
    30                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    31                           ;        conditions and the following disclaimer.
    32                           ; 
    33                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    34                           ;        of conditions and the following disclaimer in the documentation and/or other
    35                           ;        materials provided with the distribution. Publication is not required when
    36                           ;        this file is used in an embedded application.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC18F4620 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54   000000                     
    55                           	psect	idataCOMRAM
    56   00FCCF                     __pidataCOMRAM:
    57                           	callstack 0
    58                           
    59                           ;initializer for _Port_Register
    60   00FCCF  80                 	db	128
    61   00FCD0  0F                 	db	15
    62   00FCD1  81                 	db	129
    63   00FCD2  0F                 	db	15
    64   00FCD3  82                 	db	130
    65   00FCD4  0F                 	db	15
    66   00FCD5  83                 	db	131
    67   00FCD6  0F                 	db	15
    68   00FCD7  84                 	db	132
    69   00FCD8  0F                 	db	15
    70                           
    71                           ;initializer for _Lat_Register
    72   00FCD9  89                 	db	137
    73   00FCDA  0F                 	db	15
    74   00FCDB  8A                 	db	138
    75   00FCDC  0F                 	db	15
    76   00FCDD  8B                 	db	139
    77   00FCDE  0F                 	db	15
    78   00FCDF  8C                 	db	140
    79   00FCE0  0F                 	db	15
    80   00FCE1  8D                 	db	141
    81   00FCE2  0F                 	db	15
    82                           
    83                           ;initializer for _Tris_Register
    84   00FCE3  92                 	db	146
    85   00FCE4  0F                 	db	15
    86   00FCE5  93                 	db	147
    87   00FCE6  0F                 	db	15
    88   00FCE7  94                 	db	148
    89   00FCE8  0F                 	db	15
    90   00FCE9  95                 	db	149
    91   00FCEA  0F                 	db	15
    92   00FCEB  96                 	db	150
    93   00FCEC  0F                 	db	15
    94                           
    95                           ;initializer for _test0
    96   00FCED  02                 	db	2
    97                           
    98                           	psect	nvCOMRAM
    99   00002F                     __pnvCOMRAM:
   100                           	callstack 0
   101   00002F                     _ret:
   102                           	callstack 0
   103   00002F                     	ds	1
   104   000000                     _PORTE	set	3972
   105   000000                     _PORTD	set	3971
   106   000000                     _PORTC	set	3970
   107   000000                     _PORTB	set	3969
   108   000000                     _PORTA	set	3968
   109   000000                     _LATA	set	3977
   110   000000                     _TRISA	set	3986
   111   000000                     _TRISE	set	3990
   112   000000                     _TRISD	set	3989
   113   000000                     _TRISC	set	3988
   114   000000                     _TRISB	set	3987
   115   000000                     _LATE	set	3981
   116   000000                     _LATD	set	3980
   117   000000                     _LATC	set	3979
   118   000000                     _LATB	set	3978
   119                           
   120                           ; #config settings
   121                           
   122                           	psect	cinit
   123   00FCEE                     __pcinit:
   124                           	callstack 0
   125   00FCEE                     start_initialization:
   126                           	callstack 0
   127   00FCEE                     __initialization:
   128                           	callstack 0
   129                           
   130                           ; Initialize objects allocated to COMRAM (31 bytes)
   131                           ; load TBLPTR registers with __pidataCOMRAM
   132   00FCEE  0ECF               	movlw	low __pidataCOMRAM
   133   00FCF0  6EF6               	movwf	tblptrl,c
   134   00FCF2  0EFC               	movlw	high __pidataCOMRAM
   135   00FCF4  6EF7               	movwf	tblptrh,c
   136   00FCF6  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   137   00FCF8  6EF8               	movwf	tblptru,c
   138   00FCFA  EE00  F001         	lfsr	0,__pdataCOMRAM
   139   00FCFE  EE10 F01F          	lfsr	1,31
   140   00FD02                     copy_data0:
   141   00FD02  0009               	tblrd		*+
   142   00FD04  CFF5 FFEE          	movff	tablat,postinc0
   143   00FD08  50E5               	movf	postdec1,w,c
   144   00FD0A  50E1               	movf	fsr1l,w,c
   145   00FD0C  E1FA               	bnz	copy_data0
   146   00FD0E                     end_of_initialization:
   147                           	callstack 0
   148   00FD0E                     __end_of__initialization:
   149                           	callstack 0
   150   00FD0E  0E00               	movlw	low (__Lmediumconst shr (0+16))
   151   00FD10  6EF8               	movwf	tblptru,c
   152   00FD12  0100               	movlb	0
   153   00FD14  EFB3  F07E         	goto	_main	;jump to C main() function
   154                           
   155                           	psect	dataCOMRAM
   156   000001                     __pdataCOMRAM:
   157                           	callstack 0
   158   000001                     _Port_Register:
   159                           	callstack 0
   160   000001                     	ds	10
   161   00000B                     _Lat_Register:
   162                           	callstack 0
   163   00000B                     	ds	10
   164   000015                     _Tris_Register:
   165                           	callstack 0
   166   000015                     	ds	10
   167   00001F                     _test0:
   168                           	callstack 0
   169   00001F                     	ds	1
   170                           
   171                           	psect	cstackCOMRAM
   172   000020                     __pcstackCOMRAM:
   173                           	callstack 0
   174   000020                     gpio_pin_directoin_initialize@pin:
   175                           	callstack 0
   176   000020                     gpio_pin_write_logic@pin:
   177                           	callstack 0
   178                           
   179                           ; 2 bytes @ 0x0
   180   000020                     	ds	2
   181   000022                     ??_gpio_pin_directoin_initialize:
   182   000022                     gpio_pin_write_logic@logic:
   183                           	callstack 0
   184                           
   185                           ; 1 bytes @ 0x2
   186   000022                     	ds	1
   187   000023                     ??_gpio_pin_write_logic:
   188                           
   189                           ; 1 bytes @ 0x3
   190   000023                     	ds	5
   191   000028                     gpio_pin_directoin_initialize@ret:
   192                           	callstack 0
   193                           
   194                           ; 1 bytes @ 0x8
   195   000028                     	ds	1
   196   000029                     gpio_pin_write_logic@ret:
   197                           	callstack 0
   198                           
   199                           ; 1 bytes @ 0x9
   200   000029                     	ds	1
   201   00002A                     gpio_pin_initialize@pin:
   202                           	callstack 0
   203                           
   204                           ; 2 bytes @ 0xA
   205   00002A                     	ds	2
   206   00002C                     gpio_pin_initialize@ret:
   207                           	callstack 0
   208                           
   209                           ; 1 bytes @ 0xC
   210   00002C                     	ds	1
   211   00002D                     ??_main:
   212                           
   213                           ; 1 bytes @ 0xD
   214   00002D                     	ds	2
   215                           
   216 ;;
   217 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   218 ;;
   219 ;; *************** function _main *****************
   220 ;; Defined at:
   221 ;;		line 20 in file "Application.c"
   222 ;; Parameters:    Size  Location     Type
   223 ;;		None
   224 ;; Auto vars:     Size  Location     Type
   225 ;;		None
   226 ;; Return value:  Size  Location     Type
   227 ;;                  2  121[None  ] int 
   228 ;; Registers used:
   229 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   230 ;; Tracked objects:
   231 ;;		On entry : 0/0
   232 ;;		On exit  : 0/0
   233 ;;		Unchanged: 0/0
   234 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   235 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   236 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   237 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   238 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   239 ;;Total ram usage:        2 bytes
   240 ;; Hardware stack levels required when called: 2
   241 ;; This function calls:
   242 ;;		_gpio_pin_initialize
   243 ;;		_gpio_pin_write_logic
   244 ;; This function is called by:
   245 ;;		Startup code after reset
   246 ;; This function uses a non-reentrant model
   247 ;;
   248                           
   249                           	psect	text0
   250   00FD66                     __ptext0:
   251                           	callstack 0
   252   00FD66                     _main:
   253                           	callstack 29
   254   00FD66                     
   255                           ;Application.c: 21:     ret = gpio_pin_initialize(&test0);
   256   00FD66  0E1F               	movlw	low _test0
   257   00FD68  6E2A               	movwf	gpio_pin_initialize@pin^0,c
   258   00FD6A  0E00               	movlw	high _test0
   259   00FD6C  6E2B               	movwf	(gpio_pin_initialize@pin+1)^0,c
   260   00FD6E  EC8C  F07E         	call	_gpio_pin_initialize	;wreg free
   261   00FD72  6E2F               	movwf	_ret^0,c
   262   00FD74                     l122:
   263                           
   264                           ;Application.c: 23:     {;Application.c: 24:         ret = gpio_pin_write_logic(&test0,G
      +                          PIO_HIGH);
   265   00FD74  0E1F               	movlw	low _test0
   266   00FD76  6E20               	movwf	gpio_pin_write_logic@pin^0,c
   267   00FD78  0E00               	movlw	high _test0
   268   00FD7A  6E21               	movwf	(gpio_pin_write_logic@pin+1)^0,c
   269   00FD7C  0E01               	movlw	1
   270   00FD7E  6E22               	movwf	gpio_pin_write_logic@logic^0,c
   271   00FD80  ECE6  F07E         	call	_gpio_pin_write_logic	;wreg free
   272   00FD84  6E2F               	movwf	_ret^0,c
   273   00FD86                     
   274                           ;Application.c: 25:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   275   00FD86  0E06               	movlw	6
   276   00FD88  6E2E               	movwf	(??_main+1)^0,c
   277   00FD8A  0E13               	movlw	19
   278   00FD8C  6E2D               	movwf	??_main^0,c
   279   00FD8E  0EAE               	movlw	174
   280   00FD90                     u327:
   281   00FD90  2EE8               	decfsz	wreg,f,c
   282   00FD92  D7FE               	bra	u327
   283   00FD94  2E2D               	decfsz	??_main^0,f,c
   284   00FD96  D7FC               	bra	u327
   285   00FD98  2E2E               	decfsz	(??_main+1)^0,f,c
   286   00FD9A  D7FA               	bra	u327
   287   00FD9C                     
   288                           ;Application.c: 26:         ret = gpio_pin_write_logic(&test0,GPIO_LOW);
   289   00FD9C  0E1F               	movlw	low _test0
   290   00FD9E  6E20               	movwf	gpio_pin_write_logic@pin^0,c
   291   00FDA0  0E00               	movlw	high _test0
   292   00FDA2  6E21               	movwf	(gpio_pin_write_logic@pin+1)^0,c
   293   00FDA4  0E00               	movlw	0
   294   00FDA6  6E22               	movwf	gpio_pin_write_logic@logic^0,c
   295   00FDA8  ECE6  F07E         	call	_gpio_pin_write_logic	;wreg free
   296   00FDAC  6E2F               	movwf	_ret^0,c
   297                           
   298                           ;Application.c: 27:         _delay((unsigned long)((1000)*(4000000/4000.0)));
   299   00FDAE  0E06               	movlw	6
   300   00FDB0  6E2E               	movwf	(??_main+1)^0,c
   301   00FDB2  0E13               	movlw	19
   302   00FDB4  6E2D               	movwf	??_main^0,c
   303   00FDB6  0EAE               	movlw	174
   304   00FDB8                     u337:
   305   00FDB8  2EE8               	decfsz	wreg,f,c
   306   00FDBA  D7FE               	bra	u337
   307   00FDBC  2E2D               	decfsz	??_main^0,f,c
   308   00FDBE  D7FC               	bra	u337
   309   00FDC0  2E2E               	decfsz	(??_main+1)^0,f,c
   310   00FDC2  D7FA               	bra	u337
   311   00FDC4  EFBA  F07E         	goto	l122
   312   00FDC8  EF00  F000         	goto	start
   313   00FDCC                     __end_of_main:
   314                           	callstack 0
   315                           
   316 ;; *************** function _gpio_pin_initialize *****************
   317 ;; Defined at:
   318 ;;		line 16 in file "MCAL_Layer/GPIO/HAL_GPIO.c"
   319 ;; Parameters:    Size  Location     Type
   320 ;;  pin             2   10[COMRAM] PTR const struct .
   321 ;;		 -> test0(1), 
   322 ;; Auto vars:     Size  Location     Type
   323 ;;  ret             1   12[COMRAM] unsigned char 
   324 ;; Return value:  Size  Location     Type
   325 ;;                  1    wreg      unsigned char 
   326 ;; Registers used:
   327 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh, cstack
   328 ;; Tracked objects:
   329 ;;		On entry : 0/0
   330 ;;		On exit  : 0/0
   331 ;;		Unchanged: 0/0
   332 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   333 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   334 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   335 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   336 ;;      Totals:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   337 ;;Total ram usage:        3 bytes
   338 ;; Hardware stack levels used: 1
   339 ;; Hardware stack levels required when called: 1
   340 ;; This function calls:
   341 ;;		_gpio_pin_directoin_initialize
   342 ;;		_gpio_pin_write_logic
   343 ;; This function is called by:
   344 ;;		_main
   345 ;; This function uses a non-reentrant model
   346 ;;
   347                           
   348                           	psect	text1
   349   00FD18                     __ptext1:
   350                           	callstack 0
   351   00FD18                     _gpio_pin_initialize:
   352                           	callstack 29
   353   00FD18                     
   354                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 20:     if(((void*)0) == pin)
   355   00FD18  502A               	movf	gpio_pin_initialize@pin^0,w,c
   356   00FD1A  102B               	iorwf	(gpio_pin_initialize@pin+1)^0,w,c
   357   00FD1C  A4D8               	btfss	status,2,c
   358   00FD1E  EF93  F07E         	goto	u311
   359   00FD22  EF95  F07E         	goto	u310
   360   00FD26                     u311:
   361   00FD26  EF99  F07E         	goto	l1039
   362   00FD2A                     u310:
   363   00FD2A                     
   364                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 21:     {;MCAL_Layer/GPIO/HAL_GPIO.c: 22:         ret = (St
      +                          d_ReturnType)0X00;
   365   00FD2A  0E00               	movlw	0
   366   00FD2C  6E2C               	movwf	gpio_pin_initialize@ret^0,c
   367                           
   368                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 23:     }
   369   00FD2E  EFB1  F07E         	goto	l1043
   370   00FD32                     l1039:
   371                           
   372                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 25:     {;MCAL_Layer/GPIO/HAL_GPIO.c: 26:         ret = gpi
      +                          o_pin_directoin_initialize(pin);
   373   00FD32  C02A  F020         	movff	gpio_pin_initialize@pin,gpio_pin_directoin_initialize@pin
   374   00FD36  C02B  F021         	movff	gpio_pin_initialize@pin+1,gpio_pin_directoin_initialize@pin+1
   375   00FD3A  EC6D  F07F         	call	_gpio_pin_directoin_initialize	;wreg free
   376   00FD3E  6E2C               	movwf	gpio_pin_initialize@ret^0,c
   377                           
   378                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 27:         ret = gpio_pin_write_logic(pin,pin->logic);
   379   00FD40  C02A  F020         	movff	gpio_pin_initialize@pin,gpio_pin_write_logic@pin
   380   00FD44  C02B  F021         	movff	gpio_pin_initialize@pin+1,gpio_pin_write_logic@pin+1
   381   00FD48  C02A  FFD9         	movff	gpio_pin_initialize@pin,fsr2l
   382   00FD4C  C02B  FFDA         	movff	gpio_pin_initialize@pin+1,fsr2h
   383   00FD50  0E00               	movlw	0
   384   00FD52  BCDF               	btfsc	indf2,6,c
   385   00FD54  0E01               	movlw	1
   386   00FD56  6E22               	movwf	gpio_pin_write_logic@logic^0,c
   387   00FD58  ECE6  F07E         	call	_gpio_pin_write_logic	;wreg free
   388   00FD5C  6E2C               	movwf	gpio_pin_initialize@ret^0,c
   389   00FD5E                     
   390                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 28:         ret = (Std_ReturnType)0X01;
   391   00FD5E  0E01               	movlw	1
   392   00FD60  6E2C               	movwf	gpio_pin_initialize@ret^0,c
   393   00FD62                     l1043:
   394                           
   395                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 30:     return ret;
   396   00FD62  502C               	movf	gpio_pin_initialize@ret^0,w,c
   397   00FD64  0012               	return		;funcret
   398   00FD66                     __end_of_gpio_pin_initialize:
   399                           	callstack 0
   400                           
   401 ;; *************** function _gpio_pin_write_logic *****************
   402 ;; Defined at:
   403 ;;		line 70 in file "MCAL_Layer/GPIO/HAL_GPIO.c"
   404 ;; Parameters:    Size  Location     Type
   405 ;;  pin             2    0[COMRAM] PTR const struct .
   406 ;;		 -> test0(1), 
   407 ;;  logic           1    2[COMRAM] enum E2805
   408 ;; Auto vars:     Size  Location     Type
   409 ;;  ret             1    9[COMRAM] unsigned char 
   410 ;; Return value:  Size  Location     Type
   411 ;;                  1    wreg      unsigned char 
   412 ;; Registers used:
   413 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   414 ;; Tracked objects:
   415 ;;		On entry : 0/0
   416 ;;		On exit  : 0/0
   417 ;;		Unchanged: 0/0
   418 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   419 ;;      Params:         3       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   420 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   421 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   422 ;;      Totals:        10       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   423 ;;Total ram usage:       10 bytes
   424 ;; Hardware stack levels used: 1
   425 ;; This function calls:
   426 ;;		Nothing
   427 ;; This function is called by:
   428 ;;		_gpio_pin_initialize
   429 ;;		_main
   430 ;; This function uses a non-reentrant model
   431 ;;
   432                           
   433                           	psect	text2
   434   00FDCC                     __ptext2:
   435                           	callstack 0
   436   00FDCC                     _gpio_pin_write_logic:
   437                           	callstack 30
   438   00FDCC                     
   439                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 73:     if(((void*)0) == pin)
   440   00FDCC  5020               	movf	gpio_pin_write_logic@pin^0,w,c
   441   00FDCE  1021               	iorwf	(gpio_pin_write_logic@pin+1)^0,w,c
   442   00FDD0  A4D8               	btfss	status,2,c
   443   00FDD2  EFED  F07E         	goto	u281
   444   00FDD6  EFEF  F07E         	goto	u280
   445   00FDDA                     u281:
   446   00FDDA  EF56  F07F         	goto	l1023
   447   00FDDE                     u280:
   448   00FDDE  EF56  F07F         	goto	l1023
   449   00FDE2                     l1013:
   450                           
   451                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 80:             (*Lat_Register[pin->port] &= ~((uint8)1<<pi
      +                          n->pin));
   452   00FDE2  C020  FFD9         	movff	gpio_pin_write_logic@pin,fsr2l
   453   00FDE6  C021  FFDA         	movff	gpio_pin_write_logic@pin+1,fsr2h
   454   00FDEA  30DF               	rrcf	223,w,c
   455   00FDEC  32E8               	rrcf	wreg,f,c
   456   00FDEE  32E8               	rrcf	wreg,f,c
   457   00FDF0  0B07               	andlw	7
   458   00FDF2  6E23               	movwf	??_gpio_pin_write_logic^0,c
   459   00FDF4  0E01               	movlw	1
   460   00FDF6  6E24               	movwf	(??_gpio_pin_write_logic+1)^0,c
   461   00FDF8  2A23               	incf	??_gpio_pin_write_logic^0,f,c
   462   00FDFA  EF01  F07F         	goto	u294
   463   00FDFE                     u295:
   464   00FDFE  90D8               	bcf	status,0,c
   465   00FE00  3624               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   466   00FE02                     u294:
   467   00FE02  2E23               	decfsz	??_gpio_pin_write_logic^0,f,c
   468   00FE04  EFFF  F07E         	goto	u295
   469   00FE08  5024               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   470   00FE0A  0AFF               	xorlw	255
   471   00FE0C  6E25               	movwf	(??_gpio_pin_write_logic+2)^0,c
   472   00FE0E  C020  FFD9         	movff	gpio_pin_write_logic@pin,fsr2l
   473   00FE12  C021  FFDA         	movff	gpio_pin_write_logic@pin+1,fsr2h
   474   00FE16  50DF               	movf	223,w,c
   475   00FE18  0B07               	andlw	7
   476   00FE1A  6E26               	movwf	(??_gpio_pin_write_logic+3)^0,c
   477   00FE1C  5026               	movf	(??_gpio_pin_write_logic+3)^0,w,c
   478   00FE1E  0D02               	mullw	2
   479   00FE20  0E0B               	movlw	low _Lat_Register
   480   00FE22  24F3               	addwf	243,w,c
   481   00FE24  6ED9               	movwf	fsr2l,c
   482   00FE26  0E00               	movlw	high _Lat_Register
   483   00FE28  20F4               	addwfc	prodh,w,c
   484   00FE2A  6EDA               	movwf	fsr2h,c
   485   00FE2C  CFDE F027          	movff	postinc2,??_gpio_pin_write_logic+4
   486   00FE30  CFDD F028          	movff	postdec2,??_gpio_pin_write_logic+5
   487   00FE34  C027  FFD9         	movff	??_gpio_pin_write_logic+4,fsr2l
   488   00FE38  C028  FFDA         	movff	??_gpio_pin_write_logic+5,fsr2h
   489   00FE3C  5025               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   490   00FE3E  16DF               	andwf	indf2,f,c
   491   00FE40                     l1015:
   492                           
   493                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 81:             ret = (Std_ReturnType)0X01;
   494   00FE40  0E01               	movlw	1
   495   00FE42  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   496                           
   497                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 82:             break;
   498   00FE44  EF6B  F07F         	goto	l1025
   499   00FE48                     l1017:
   500                           
   501                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 84:             (*Lat_Register[pin->port] |= ((uint8)1<<pin
      +                          ->pin));
   502   00FE48  C020  FFD9         	movff	gpio_pin_write_logic@pin,fsr2l
   503   00FE4C  C021  FFDA         	movff	gpio_pin_write_logic@pin+1,fsr2h
   504   00FE50  30DF               	rrcf	223,w,c
   505   00FE52  32E8               	rrcf	wreg,f,c
   506   00FE54  32E8               	rrcf	wreg,f,c
   507   00FE56  0B07               	andlw	7
   508   00FE58  6E23               	movwf	??_gpio_pin_write_logic^0,c
   509   00FE5A  0E01               	movlw	1
   510   00FE5C  6E24               	movwf	(??_gpio_pin_write_logic+1)^0,c
   511   00FE5E  2A23               	incf	??_gpio_pin_write_logic^0,f,c
   512   00FE60  EF34  F07F         	goto	u304
   513   00FE64                     u305:
   514   00FE64  90D8               	bcf	status,0,c
   515   00FE66  3624               	rlcf	(??_gpio_pin_write_logic+1)^0,f,c
   516   00FE68                     u304:
   517   00FE68  2E23               	decfsz	??_gpio_pin_write_logic^0,f,c
   518   00FE6A  EF32  F07F         	goto	u305
   519   00FE6E  C020  FFD9         	movff	gpio_pin_write_logic@pin,fsr2l
   520   00FE72  C021  FFDA         	movff	gpio_pin_write_logic@pin+1,fsr2h
   521   00FE76  50DF               	movf	223,w,c
   522   00FE78  0B07               	andlw	7
   523   00FE7A  6E25               	movwf	(??_gpio_pin_write_logic+2)^0,c
   524   00FE7C  5025               	movf	(??_gpio_pin_write_logic+2)^0,w,c
   525   00FE7E  0D02               	mullw	2
   526   00FE80  0E0B               	movlw	low _Lat_Register
   527   00FE82  24F3               	addwf	243,w,c
   528   00FE84  6ED9               	movwf	fsr2l,c
   529   00FE86  0E00               	movlw	high _Lat_Register
   530   00FE88  20F4               	addwfc	prodh,w,c
   531   00FE8A  6EDA               	movwf	fsr2h,c
   532   00FE8C  CFDE F026          	movff	postinc2,??_gpio_pin_write_logic+3
   533   00FE90  CFDD F027          	movff	postdec2,??_gpio_pin_write_logic+4
   534   00FE94  C026  FFD9         	movff	??_gpio_pin_write_logic+3,fsr2l
   535   00FE98  C027  FFDA         	movff	??_gpio_pin_write_logic+4,fsr2h
   536   00FE9C  5024               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   537   00FE9E  12DF               	iorwf	indf2,f,c
   538   00FEA0  EF20  F07F         	goto	l1015
   539   00FEA4                     l1021:
   540   00FEA4  0E00               	movlw	0
   541   00FEA6  6E29               	movwf	gpio_pin_write_logic@ret^0,c
   542                           
   543                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 88:     }
   544   00FEA8  EF6B  F07F         	goto	l1025
   545   00FEAC                     l1023:
   546   00FEAC  5022               	movf	gpio_pin_write_logic@logic^0,w,c
   547   00FEAE  6E23               	movwf	??_gpio_pin_write_logic^0,c
   548   00FEB0  6A24               	clrf	(??_gpio_pin_write_logic+1)^0,c
   549                           
   550                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   551                           ; Switch size 1, requested type "simple"
   552                           ; Number of cases is 1, Range of values is 0 to 0
   553                           ; switch strategies available:
   554                           ; Name         Instructions Cycles
   555                           ; simple_byte            4     3 (average)
   556                           ;	Chosen strategy is simple_byte
   557   00FEB2  5024               	movf	(??_gpio_pin_write_logic+1)^0,w,c
   558   00FEB4  0A00               	xorlw	0	; case 0
   559   00FEB6  B4D8               	btfsc	status,2,c
   560   00FEB8  EF60  F07F         	goto	l1061
   561   00FEBC  EF52  F07F         	goto	l1021
   562   00FEC0                     l1061:
   563                           
   564                           ; Switch size 1, requested type "simple"
   565                           ; Number of cases is 2, Range of values is 0 to 1
   566                           ; switch strategies available:
   567                           ; Name         Instructions Cycles
   568                           ; simple_byte            7     4 (average)
   569                           ;	Chosen strategy is simple_byte
   570   00FEC0  5023               	movf	??_gpio_pin_write_logic^0,w,c
   571   00FEC2  0A00               	xorlw	0	; case 0
   572   00FEC4  B4D8               	btfsc	status,2,c
   573   00FEC6  EFF1  F07E         	goto	l1013
   574   00FECA  0A01               	xorlw	1	; case 1
   575   00FECC  B4D8               	btfsc	status,2,c
   576   00FECE  EF24  F07F         	goto	l1017
   577   00FED2  EF52  F07F         	goto	l1021
   578   00FED6                     l1025:
   579                           
   580                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 89:     return ret;
   581   00FED6  5029               	movf	gpio_pin_write_logic@ret^0,w,c
   582   00FED8  0012               	return		;funcret
   583   00FEDA                     __end_of_gpio_pin_write_logic:
   584                           	callstack 0
   585                           
   586 ;; *************** function _gpio_pin_directoin_initialize *****************
   587 ;; Defined at:
   588 ;;		line 32 in file "MCAL_Layer/GPIO/HAL_GPIO.c"
   589 ;; Parameters:    Size  Location     Type
   590 ;;  pin             2    0[COMRAM] PTR const struct .
   591 ;;		 -> test0(1), 
   592 ;; Auto vars:     Size  Location     Type
   593 ;;  ret             1    8[COMRAM] unsigned char 
   594 ;; Return value:  Size  Location     Type
   595 ;;                  1    wreg      unsigned char 
   596 ;; Registers used:
   597 ;;		wreg, fsr2l, fsr2h, status,2, status,0, prodl, prodh
   598 ;; Tracked objects:
   599 ;;		On entry : 0/0
   600 ;;		On exit  : 0/0
   601 ;;		Unchanged: 0/0
   602 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   603 ;;      Params:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   604 ;;      Locals:         1       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   605 ;;      Temps:          6       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   606 ;;      Totals:         9       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   607 ;;Total ram usage:        9 bytes
   608 ;; Hardware stack levels used: 1
   609 ;; This function calls:
   610 ;;		Nothing
   611 ;; This function is called by:
   612 ;;		_gpio_pin_initialize
   613 ;; This function uses a non-reentrant model
   614 ;;
   615                           
   616                           	psect	text3
   617   00FEDA                     __ptext3:
   618                           	callstack 0
   619   00FEDA                     _gpio_pin_directoin_initialize:
   620                           	callstack 29
   621   00FEDA                     
   622                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 35:     if(((void*)0) == pin)
   623   00FEDA  5020               	movf	gpio_pin_directoin_initialize@pin^0,w,c
   624   00FEDC  1021               	iorwf	(gpio_pin_directoin_initialize@pin+1)^0,w,c
   625   00FEDE  A4D8               	btfss	status,2,c
   626   00FEE0  EF74  F07F         	goto	u231
   627   00FEE4  EF76  F07F         	goto	u230
   628   00FEE8                     u231:
   629   00FEE8  EFDD  F07F         	goto	l997
   630   00FEEC                     u230:
   631   00FEEC  EFDD  F07F         	goto	l997
   632   00FEF0                     l987:
   633                           
   634                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 43:             (*Tris_Register[pin->port] &= ~((uint8)1<<p
      +                          in->pin));
   635   00FEF0  C020  FFD9         	movff	gpio_pin_directoin_initialize@pin,fsr2l
   636   00FEF4  C021  FFDA         	movff	gpio_pin_directoin_initialize@pin+1,fsr2h
   637   00FEF8  30DF               	rrcf	223,w,c
   638   00FEFA  32E8               	rrcf	wreg,f,c
   639   00FEFC  32E8               	rrcf	wreg,f,c
   640   00FEFE  0B07               	andlw	7
   641   00FF00  6E22               	movwf	??_gpio_pin_directoin_initialize^0,c
   642   00FF02  0E01               	movlw	1
   643   00FF04  6E23               	movwf	(??_gpio_pin_directoin_initialize+1)^0,c
   644   00FF06  2A22               	incf	??_gpio_pin_directoin_initialize^0,f,c
   645   00FF08  EF88  F07F         	goto	u244
   646   00FF0C                     u245:
   647   00FF0C  90D8               	bcf	status,0,c
   648   00FF0E  3623               	rlcf	(??_gpio_pin_directoin_initialize+1)^0,f,c
   649   00FF10                     u244:
   650   00FF10  2E22               	decfsz	??_gpio_pin_directoin_initialize^0,f,c
   651   00FF12  EF86  F07F         	goto	u245
   652   00FF16  5023               	movf	(??_gpio_pin_directoin_initialize+1)^0,w,c
   653   00FF18  0AFF               	xorlw	255
   654   00FF1A  6E24               	movwf	(??_gpio_pin_directoin_initialize+2)^0,c
   655   00FF1C  C020  FFD9         	movff	gpio_pin_directoin_initialize@pin,fsr2l
   656   00FF20  C021  FFDA         	movff	gpio_pin_directoin_initialize@pin+1,fsr2h
   657   00FF24  50DF               	movf	223,w,c
   658   00FF26  0B07               	andlw	7
   659   00FF28  6E25               	movwf	(??_gpio_pin_directoin_initialize+3)^0,c
   660   00FF2A  5025               	movf	(??_gpio_pin_directoin_initialize+3)^0,w,c
   661   00FF2C  0D02               	mullw	2
   662   00FF2E  0E15               	movlw	low _Tris_Register
   663   00FF30  24F3               	addwf	243,w,c
   664   00FF32  6ED9               	movwf	fsr2l,c
   665   00FF34  0E00               	movlw	high _Tris_Register
   666   00FF36  20F4               	addwfc	prodh,w,c
   667   00FF38  6EDA               	movwf	fsr2h,c
   668   00FF3A  CFDE F026          	movff	postinc2,??_gpio_pin_directoin_initialize+4
   669   00FF3E  CFDD F027          	movff	postdec2,??_gpio_pin_directoin_initialize+5
   670   00FF42  C026  FFD9         	movff	??_gpio_pin_directoin_initialize+4,fsr2l
   671   00FF46  C027  FFDA         	movff	??_gpio_pin_directoin_initialize+5,fsr2h
   672   00FF4A  5024               	movf	(??_gpio_pin_directoin_initialize+2)^0,w,c
   673   00FF4C  16DF               	andwf	indf2,f,c
   674   00FF4E                     l989:
   675                           
   676                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 44:             ret = (Std_ReturnType)0X01;
   677   00FF4E  0E01               	movlw	1
   678   00FF50  6E28               	movwf	gpio_pin_directoin_initialize@ret^0,c
   679                           
   680                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 45:             break;
   681   00FF52  EFFE  F07F         	goto	l999
   682   00FF56                     l991:
   683                           
   684                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 48:             (*Tris_Register[pin->port] |= ((uint8)1<<pi
      +                          n->pin));
   685   00FF56  C020  FFD9         	movff	gpio_pin_directoin_initialize@pin,fsr2l
   686   00FF5A  C021  FFDA         	movff	gpio_pin_directoin_initialize@pin+1,fsr2h
   687   00FF5E  30DF               	rrcf	223,w,c
   688   00FF60  32E8               	rrcf	wreg,f,c
   689   00FF62  32E8               	rrcf	wreg,f,c
   690   00FF64  0B07               	andlw	7
   691   00FF66  6E22               	movwf	??_gpio_pin_directoin_initialize^0,c
   692   00FF68  0E01               	movlw	1
   693   00FF6A  6E23               	movwf	(??_gpio_pin_directoin_initialize+1)^0,c
   694   00FF6C  2A22               	incf	??_gpio_pin_directoin_initialize^0,f,c
   695   00FF6E  EFBB  F07F         	goto	u254
   696   00FF72                     u255:
   697   00FF72  90D8               	bcf	status,0,c
   698   00FF74  3623               	rlcf	(??_gpio_pin_directoin_initialize+1)^0,f,c
   699   00FF76                     u254:
   700   00FF76  2E22               	decfsz	??_gpio_pin_directoin_initialize^0,f,c
   701   00FF78  EFB9  F07F         	goto	u255
   702   00FF7C  C020  FFD9         	movff	gpio_pin_directoin_initialize@pin,fsr2l
   703   00FF80  C021  FFDA         	movff	gpio_pin_directoin_initialize@pin+1,fsr2h
   704   00FF84  50DF               	movf	223,w,c
   705   00FF86  0B07               	andlw	7
   706   00FF88  6E24               	movwf	(??_gpio_pin_directoin_initialize+2)^0,c
   707   00FF8A  5024               	movf	(??_gpio_pin_directoin_initialize+2)^0,w,c
   708   00FF8C  0D02               	mullw	2
   709   00FF8E  0E15               	movlw	low _Tris_Register
   710   00FF90  24F3               	addwf	243,w,c
   711   00FF92  6ED9               	movwf	fsr2l,c
   712   00FF94  0E00               	movlw	high _Tris_Register
   713   00FF96  20F4               	addwfc	prodh,w,c
   714   00FF98  6EDA               	movwf	fsr2h,c
   715   00FF9A  CFDE F025          	movff	postinc2,??_gpio_pin_directoin_initialize+3
   716   00FF9E  CFDD F026          	movff	postdec2,??_gpio_pin_directoin_initialize+4
   717   00FFA2  C025  FFD9         	movff	??_gpio_pin_directoin_initialize+3,fsr2l
   718   00FFA6  C026  FFDA         	movff	??_gpio_pin_directoin_initialize+4,fsr2h
   719   00FFAA  5023               	movf	(??_gpio_pin_directoin_initialize+1)^0,w,c
   720   00FFAC  12DF               	iorwf	indf2,f,c
   721   00FFAE  EFA7  F07F         	goto	l989
   722   00FFB2                     l995:
   723   00FFB2  0E00               	movlw	0
   724   00FFB4  6E28               	movwf	gpio_pin_directoin_initialize@ret^0,c
   725                           
   726                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 53:     }
   727   00FFB6  EFFE  F07F         	goto	l999
   728   00FFBA                     l997:
   729   00FFBA  C020  FFD9         	movff	gpio_pin_directoin_initialize@pin,fsr2l
   730   00FFBE  C021  FFDA         	movff	gpio_pin_directoin_initialize@pin+1,fsr2h
   731   00FFC2  BEDF               	btfsc	indf2,7,c
   732   00FFC4  EFE6  F07F         	goto	u261
   733   00FFC8  EFE9  F07F         	goto	u260
   734   00FFCC                     u261:
   735   00FFCC  0E01               	movlw	1
   736   00FFCE  EFEA  F07F         	goto	u270
   737   00FFD2                     u260:
   738   00FFD2  0E00               	movlw	0
   739   00FFD4                     u270:
   740   00FFD4  6E22               	movwf	??_gpio_pin_directoin_initialize^0,c
   741   00FFD6  6A23               	clrf	(??_gpio_pin_directoin_initialize+1)^0,c
   742                           
   743                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   744                           ; Switch size 1, requested type "simple"
   745                           ; Number of cases is 1, Range of values is 0 to 0
   746                           ; switch strategies available:
   747                           ; Name         Instructions Cycles
   748                           ; simple_byte            4     3 (average)
   749                           ;	Chosen strategy is simple_byte
   750   00FFD8  5023               	movf	(??_gpio_pin_directoin_initialize+1)^0,w,c
   751   00FFDA  0A00               	xorlw	0	; case 0
   752   00FFDC  B4D8               	btfsc	status,2,c
   753   00FFDE  EFF3  F07F         	goto	l1063
   754   00FFE2  EFD9  F07F         	goto	l995
   755   00FFE6                     l1063:
   756                           
   757                           ; Switch size 1, requested type "simple"
   758                           ; Number of cases is 2, Range of values is 0 to 1
   759                           ; switch strategies available:
   760                           ; Name         Instructions Cycles
   761                           ; simple_byte            7     4 (average)
   762                           ;	Chosen strategy is simple_byte
   763   00FFE6  5022               	movf	??_gpio_pin_directoin_initialize^0,w,c
   764   00FFE8  0A00               	xorlw	0	; case 0
   765   00FFEA  B4D8               	btfsc	status,2,c
   766   00FFEC  EF78  F07F         	goto	l987
   767   00FFF0  0A01               	xorlw	1	; case 1
   768   00FFF2  B4D8               	btfsc	status,2,c
   769   00FFF4  EFAB  F07F         	goto	l991
   770   00FFF8  EFD9  F07F         	goto	l995
   771   00FFFC                     l999:
   772                           
   773                           ;MCAL_Layer/GPIO/HAL_GPIO.c: 54:     return ret;
   774   00FFFC  5028               	movf	gpio_pin_directoin_initialize@ret^0,w,c
   775   00FFFE  0012               	return		;funcret
   776   010000                     __end_of_gpio_pin_directoin_initialize:
   777                           	callstack 0
   778   000000                     
   779                           	psect	rparam
   780   000000                     
   781                           	psect	idloc
   782                           
   783                           ;Config register IDLOC0 @ 0x200000
   784                           ;	unspecified, using default values
   785   200000                     	org	2097152
   786   200000  FF                 	db	255
   787                           
   788                           ;Config register IDLOC1 @ 0x200001
   789                           ;	unspecified, using default values
   790   200001                     	org	2097153
   791   200001  FF                 	db	255
   792                           
   793                           ;Config register IDLOC2 @ 0x200002
   794                           ;	unspecified, using default values
   795   200002                     	org	2097154
   796   200002  FF                 	db	255
   797                           
   798                           ;Config register IDLOC3 @ 0x200003
   799                           ;	unspecified, using default values
   800   200003                     	org	2097155
   801   200003  FF                 	db	255
   802                           
   803                           ;Config register IDLOC4 @ 0x200004
   804                           ;	unspecified, using default values
   805   200004                     	org	2097156
   806   200004  FF                 	db	255
   807                           
   808                           ;Config register IDLOC5 @ 0x200005
   809                           ;	unspecified, using default values
   810   200005                     	org	2097157
   811   200005  FF                 	db	255
   812                           
   813                           ;Config register IDLOC6 @ 0x200006
   814                           ;	unspecified, using default values
   815   200006                     	org	2097158
   816   200006  FF                 	db	255
   817                           
   818                           ;Config register IDLOC7 @ 0x200007
   819                           ;	unspecified, using default values
   820   200007                     	org	2097159
   821   200007  FF                 	db	255
   822                           
   823                           	psect	config
   824                           
   825                           ; Padding undefined space
   826   300000                     	org	3145728
   827   300000  FF                 	db	255
   828                           
   829                           ;Config register CONFIG1H @ 0x300001
   830                           ;	unspecified, using default values
   831                           ;	Oscillator Selection bits
   832                           ;	OSC = 0x7, unprogrammed default
   833                           ;	Fail-Safe Clock Monitor Enable bit
   834                           ;	FCMEN = 0x0, unprogrammed default
   835                           ;	Internal/External Oscillator Switchover bit
   836                           ;	IESO = 0x0, unprogrammed default
   837   300001                     	org	3145729
   838   300001  07                 	db	7
   839                           
   840                           ;Config register CONFIG2L @ 0x300002
   841                           ;	unspecified, using default values
   842                           ;	Power-up Timer Enable bit
   843                           ;	PWRT = 0x1, unprogrammed default
   844                           ;	Brown-out Reset Enable bits
   845                           ;	BOREN = 0x3, unprogrammed default
   846                           ;	Brown Out Reset Voltage bits
   847                           ;	BORV = 0x3, unprogrammed default
   848   300002                     	org	3145730
   849   300002  1F                 	db	31
   850                           
   851                           ;Config register CONFIG2H @ 0x300003
   852                           ;	unspecified, using default values
   853                           ;	Watchdog Timer Enable bit
   854                           ;	WDT = 0x1, unprogrammed default
   855                           ;	Watchdog Timer Postscale Select bits
   856                           ;	WDTPS = 0xF, unprogrammed default
   857   300003                     	org	3145731
   858   300003  1F                 	db	31
   859                           
   860                           ; Padding undefined space
   861   300004                     	org	3145732
   862   300004  FF                 	db	255
   863                           
   864                           ;Config register CONFIG3H @ 0x300005
   865                           ;	unspecified, using default values
   866                           ;	CCP2 MUX bit
   867                           ;	CCP2MX = 0x1, unprogrammed default
   868                           ;	PORTB A/D Enable bit
   869                           ;	PBADEN = 0x1, unprogrammed default
   870                           ;	Low-Power Timer1 Oscillator Enable bit
   871                           ;	LPT1OSC = 0x0, unprogrammed default
   872                           ;	MCLR Pin Enable bit
   873                           ;	MCLRE = 0x1, unprogrammed default
   874   300005                     	org	3145733
   875   300005  83                 	db	131
   876                           
   877                           ;Config register CONFIG4L @ 0x300006
   878                           ;	unspecified, using default values
   879                           ;	Stack Full/Underflow Reset Enable bit
   880                           ;	STVREN = 0x1, unprogrammed default
   881                           ;	Single-Supply ICSP Enable bit
   882                           ;	LVP = 0x1, unprogrammed default
   883                           ;	Extended Instruction Set Enable bit
   884                           ;	XINST = 0x0, unprogrammed default
   885                           ;	Background Debugger Enable bit
   886                           ;	DEBUG = 0x1, unprogrammed default
   887   300006                     	org	3145734
   888   300006  85                 	db	133
   889                           
   890                           ; Padding undefined space
   891   300007                     	org	3145735
   892   300007  FF                 	db	255
   893                           
   894                           ;Config register CONFIG5L @ 0x300008
   895                           ;	unspecified, using default values
   896                           ;	Code Protection bit
   897                           ;	CP0 = 0x1, unprogrammed default
   898                           ;	Code Protection bit
   899                           ;	CP1 = 0x1, unprogrammed default
   900                           ;	Code Protection bit
   901                           ;	CP2 = 0x1, unprogrammed default
   902                           ;	Code Protection bit
   903                           ;	CP3 = 0x1, unprogrammed default
   904   300008                     	org	3145736
   905   300008  0F                 	db	15
   906                           
   907                           ;Config register CONFIG5H @ 0x300009
   908                           ;	unspecified, using default values
   909                           ;	Boot Block Code Protection bit
   910                           ;	CPB = 0x1, unprogrammed default
   911                           ;	Data EEPROM Code Protection bit
   912                           ;	CPD = 0x1, unprogrammed default
   913   300009                     	org	3145737
   914   300009  C0                 	db	192
   915                           
   916                           ;Config register CONFIG6L @ 0x30000A
   917                           ;	unspecified, using default values
   918                           ;	Write Protection bit
   919                           ;	WRT0 = 0x1, unprogrammed default
   920                           ;	Write Protection bit
   921                           ;	WRT1 = 0x1, unprogrammed default
   922                           ;	Write Protection bit
   923                           ;	WRT2 = 0x1, unprogrammed default
   924                           ;	Write Protection bit
   925                           ;	WRT3 = 0x1, unprogrammed default
   926   30000A                     	org	3145738
   927   30000A  0F                 	db	15
   928                           
   929                           ;Config register CONFIG6H @ 0x30000B
   930                           ;	unspecified, using default values
   931                           ;	Configuration Register Write Protection bit
   932                           ;	WRTC = 0x1, unprogrammed default
   933                           ;	Boot Block Write Protection bit
   934                           ;	WRTB = 0x1, unprogrammed default
   935                           ;	Data EEPROM Write Protection bit
   936                           ;	WRTD = 0x1, unprogrammed default
   937   30000B                     	org	3145739
   938   30000B  E0                 	db	224
   939                           
   940                           ;Config register CONFIG7L @ 0x30000C
   941                           ;	unspecified, using default values
   942                           ;	Table Read Protection bit
   943                           ;	EBTR0 = 0x1, unprogrammed default
   944                           ;	Table Read Protection bit
   945                           ;	EBTR1 = 0x1, unprogrammed default
   946                           ;	Table Read Protection bit
   947                           ;	EBTR2 = 0x1, unprogrammed default
   948                           ;	Table Read Protection bit
   949                           ;	EBTR3 = 0x1, unprogrammed default
   950   30000C                     	org	3145740
   951   30000C  0F                 	db	15
   952                           
   953                           ;Config register CONFIG7H @ 0x30000D
   954                           ;	unspecified, using default values
   955                           ;	Boot Block Table Read Protection bit
   956                           ;	EBTRB = 0x1, unprogrammed default
   957   30000D                     	org	3145741
   958   30000D  40                 	db	64
   959                           tosu	equ	0xFFF
   960                           tosh	equ	0xFFE
   961                           tosl	equ	0xFFD
   962                           stkptr	equ	0xFFC
   963                           pclatu	equ	0xFFB
   964                           pclath	equ	0xFFA
   965                           pcl	equ	0xFF9
   966                           tblptru	equ	0xFF8
   967                           tblptrh	equ	0xFF7
   968                           tblptrl	equ	0xFF6
   969                           tablat	equ	0xFF5
   970                           prodh	equ	0xFF4
   971                           prodl	equ	0xFF3
   972                           indf0	equ	0xFEF
   973                           postinc0	equ	0xFEE
   974                           postdec0	equ	0xFED
   975                           preinc0	equ	0xFEC
   976                           plusw0	equ	0xFEB
   977                           fsr0h	equ	0xFEA
   978                           fsr0l	equ	0xFE9
   979                           wreg	equ	0xFE8
   980                           indf1	equ	0xFE7
   981                           postinc1	equ	0xFE6
   982                           postdec1	equ	0xFE5
   983                           preinc1	equ	0xFE4
   984                           plusw1	equ	0xFE3
   985                           fsr1h	equ	0xFE2
   986                           fsr1l	equ	0xFE1
   987                           bsr	equ	0xFE0
   988                           indf2	equ	0xFDF
   989                           postinc2	equ	0xFDE
   990                           postdec2	equ	0xFDD
   991                           preinc2	equ	0xFDC
   992                           plusw2	equ	0xFDB
   993                           fsr2h	equ	0xFDA
   994                           fsr2l	equ	0xFD9
   995                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        31
    BSS         0
    Persistent  1
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127     15      47
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    gpio_pin_write_logic@pin	PTR const struct . size(2) Largest target is 1
		 -> test0(COMRAM[1]), 

    gpio_pin_directoin_initialize@pin	PTR const struct . size(2) Largest target is 1
		 -> test0(COMRAM[1]), 

    gpio_pin_initialize@pin	PTR const struct . size(2) Largest target is 1
		 -> test0(COMRAM[1]), 

    Port_Register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTE(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), 
		 -> PORTA(BITBIGSFRll[1]), 

    Lat_Register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATE(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATB(BITBIGSFRlh[1]), 
		 -> LATA(BITBIGSFRll[1]), 

    Tris_Register	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISE(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISB(BITBIGSFRh[1]), 
		 -> TRISA(BITBIGSFRll[1]), 


Critical Paths under _main in COMRAM

    _main->_gpio_pin_initialize
    _gpio_pin_initialize->_gpio_pin_write_logic

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0    1656
                                             13 COMRAM     2     2      0
                _gpio_pin_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_initialize                                  3     1      2    1041
                                             10 COMRAM     3     1      2
      _gpio_pin_directoin_initialize
               _gpio_pin_write_logic
 ---------------------------------------------------------------------------------
 (1) _gpio_pin_write_logic                                10     7      3     615
                                              0 COMRAM    10     7      3
 ---------------------------------------------------------------------------------
 (2) _gpio_pin_directoin_initialize                        9     7      2     235
                                              0 COMRAM     9     7      2
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _gpio_pin_initialize
     _gpio_pin_directoin_initialize
     _gpio_pin_write_logic
   _gpio_pin_write_logic

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      F      2F       1       37.0%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      2F      39        0.0%
DATA                 0      0      2F       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jan 30 13:27:45 2024

                                   l45 FD64                                     l54 FFFE  
                                   l70 FED8                                    l122 FD74  
                                  l981 FEDA                                    l991 FF56  
                                  l983 FEDA                                    l985 FEEC  
                                  l995 FFB2                                    l987 FEF0  
                                  l989 FF4E                                    l997 FFBA  
                                  l999 FFFC                                    u230 FEEC  
                                  u310 FD2A                                    u231 FEE8  
                                  u311 FD26                                    u304 FE68  
                                  u305 FE64                                    u260 FFD2  
                                  u244 FF10                                    u261 FFCC  
                                  u245 FF0C                                    u270 FFD4  
                                  u254 FF76                                    u255 FF72  
                                  u327 FD90                                    u280 FDDE  
                                  u281 FDDA                                    u337 FDB8  
                                  u294 FE02                                    u295 FDFE  
                                  _ret 002F                                    prod 0FF3  
                                  wreg 0FE8                                   l1011 FDDE  
                                 l1021 FEA4                                   l1013 FDE2  
                                 l1015 FE40                                   l1023 FEAC  
                                 l1007 FDCC                                   l1017 FE48  
                                 l1025 FED6                                   l1009 FDCC  
                                 l1041 FD5E                                   l1033 FD18  
                                 l1043 FD62                                   l1035 FD18  
                                 l1051 FD9C                                   l1061 FEC0  
                                 l1037 FD2A                                   l1063 FFE6  
                                 l1039 FD32                                   l1047 FD66  
                                 l1049 FD86                                   _LATA 0F89  
                                 _LATB 0F8A                                   _LATC 0F8B  
                                 _LATD 0F8C                                   _LATE 0F8D  
                                 _main FD66                                   fsr2h 0FDA  
                                 indf2 0FDF                                   fsr1l 0FE1  
                                 fsr2l 0FD9                                   prodl 0FF3  
                                 start 0000                           ___param_bank 0000  
                 _gpio_pin_write_logic FDCC                                  ?_main 0020  
                                _PORTA 0F80                                  _PORTB 0F81  
                                _PORTC 0F82                                  _PORTD 0F83  
                                _PORTE 0F84                                  _TRISA 0F92  
                                _TRISB 0F93                                  _TRISC 0F94  
                                _TRISD 0F95                                  _TRISE 0F96  
                                _test0 001F                                  tablat 0FF5  
                                status 0FD8                        __initialization FCEE  
                         __end_of_main FDCC                  ?_gpio_pin_write_logic 0020  
                               ??_main 002D                          __activetblptr 0002  
                               isa$std 0001                           __pdataCOMRAM 0001  
                               tblptrh 0FF7                                 tblptrl 0FF6  
                               tblptru 0FF8       gpio_pin_directoin_initialize@pin 0020  
     gpio_pin_directoin_initialize@ret 0028                             __accesstop 0080  
              __end_of__initialization FD0E                          ___rparam_used 0001  
               ??_gpio_pin_write_logic 0023                         __pcstackCOMRAM 0020  
                           __pnvCOMRAM 002F                                __Hparam 0000  
                              __Lparam 0000                    _gpio_pin_initialize FD18  
                              __pcinit FCEE                                __ramtop 1000  
                              __ptext0 FD66                                __ptext1 FD18  
                              __ptext2 FDCC                                __ptext3 FEDA  
                         _Lat_Register 000B                   ?_gpio_pin_initialize 002A  
                 end_of_initialization FD0E                          __Lmediumconst 0000  
                              postdec1 0FE5                                postdec2 0FDD  
                              postinc0 0FEE                                postinc2 0FDE  
                ??_gpio_pin_initialize 002C         ?_gpio_pin_directoin_initialize 0020  
                        __pidataCOMRAM FCCF                    start_initialization FCEE  
            gpio_pin_write_logic@logic 0022                          _Port_Register 0001  
               gpio_pin_initialize@pin 002A                 gpio_pin_initialize@ret 002C  
              gpio_pin_write_logic@pin 0020                gpio_pin_write_logic@ret 0029  
                            copy_data0 FD02                               __Hrparam 0000  
                             __Lrparam 0000            __end_of_gpio_pin_initialize FD66  
      ??_gpio_pin_directoin_initialize 0022                               isa$xinst 0000  
         __end_of_gpio_pin_write_logic FEDA                          _Tris_Register 0015  
__end_of_gpio_pin_directoin_initialize 0000          _gpio_pin_directoin_initialize FEDA  
