Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 0d65fa1386a04dcc98252e0b2da0c8b1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.counter_col
Compiling module xil_defaultlib.counter_row
Compiling module xil_defaultlib.control_counter
Compiling module xil_defaultlib.memory_filter
Compiling module xil_defaultlib.memory_image
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.quantization
Compiling module xil_defaultlib.ReLu
Compiling module xil_defaultlib.memory_rstl_conv
Compiling module xil_defaultlib.convolucion
Compiling module xil_defaultlib.convolution
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
