// Seed: 4174547016
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      .id_0(1), .id_1()
  );
  wire id_3;
endmodule
module module_1;
  wire id_1;
  logic [7:0] id_2;
  wire id_3;
  assign id_2[1] = id_1;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input uwire id_0,
    input tri0  id_1
);
endmodule
module module_3 (
    input tri1 id_0
    , id_8,
    input tri id_1,
    input wor id_2,
    output supply0 id_3,
    input wand id_4,
    input uwire id_5,
    output supply0 id_6
);
  assign id_8 = id_5;
  wire id_9;
  xnor primCall (id_6, id_9, id_1, id_4);
  wire id_10;
  module_2 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
