// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\SimulinkCFARHDLWorkflowExampleNew\CUT_HDL.v
// Created: 2023-05-30 17:04:46
// 
// Generated by MATLAB 9.12 and HDL Coder 3.20
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: CUT_HDL
// Source Path: SimulinkCFARHDLWorkflowExampleNew/CFAR Implementation Model/CFAR Core/CUT HDL
// Hierarchy Level: 2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module CUT_HDL
          (clk,
           reset,
           enb,
           SQR_LAW,
           CUT);


  input   clk;
  input   reset;
  input   enb;
  input   signed [33:0] SQR_LAW;  // sfix34_En12
  output  signed [33:0] CUT;  // sfix34_En12


  reg signed [33:0] Delay2_reg [0:201];  // sfix34 [202]
  wire signed [33:0] Delay2_reg_next [0:201];  // sfix34_En12 [202]


  always @(posedge clk or posedge reset)
    begin : Delay2_process
      if (reset == 1'b1) begin
        Delay2_reg[0] <= 34'sh000000000;
        Delay2_reg[1] <= 34'sh000000000;
        Delay2_reg[2] <= 34'sh000000000;
        Delay2_reg[3] <= 34'sh000000000;
        Delay2_reg[4] <= 34'sh000000000;
        Delay2_reg[5] <= 34'sh000000000;
        Delay2_reg[6] <= 34'sh000000000;
        Delay2_reg[7] <= 34'sh000000000;
        Delay2_reg[8] <= 34'sh000000000;
        Delay2_reg[9] <= 34'sh000000000;
        Delay2_reg[10] <= 34'sh000000000;
        Delay2_reg[11] <= 34'sh000000000;
        Delay2_reg[12] <= 34'sh000000000;
        Delay2_reg[13] <= 34'sh000000000;
        Delay2_reg[14] <= 34'sh000000000;
        Delay2_reg[15] <= 34'sh000000000;
        Delay2_reg[16] <= 34'sh000000000;
        Delay2_reg[17] <= 34'sh000000000;
        Delay2_reg[18] <= 34'sh000000000;
        Delay2_reg[19] <= 34'sh000000000;
        Delay2_reg[20] <= 34'sh000000000;
        Delay2_reg[21] <= 34'sh000000000;
        Delay2_reg[22] <= 34'sh000000000;
        Delay2_reg[23] <= 34'sh000000000;
        Delay2_reg[24] <= 34'sh000000000;
        Delay2_reg[25] <= 34'sh000000000;
        Delay2_reg[26] <= 34'sh000000000;
        Delay2_reg[27] <= 34'sh000000000;
        Delay2_reg[28] <= 34'sh000000000;
        Delay2_reg[29] <= 34'sh000000000;
        Delay2_reg[30] <= 34'sh000000000;
        Delay2_reg[31] <= 34'sh000000000;
        Delay2_reg[32] <= 34'sh000000000;
        Delay2_reg[33] <= 34'sh000000000;
        Delay2_reg[34] <= 34'sh000000000;
        Delay2_reg[35] <= 34'sh000000000;
        Delay2_reg[36] <= 34'sh000000000;
        Delay2_reg[37] <= 34'sh000000000;
        Delay2_reg[38] <= 34'sh000000000;
        Delay2_reg[39] <= 34'sh000000000;
        Delay2_reg[40] <= 34'sh000000000;
        Delay2_reg[41] <= 34'sh000000000;
        Delay2_reg[42] <= 34'sh000000000;
        Delay2_reg[43] <= 34'sh000000000;
        Delay2_reg[44] <= 34'sh000000000;
        Delay2_reg[45] <= 34'sh000000000;
        Delay2_reg[46] <= 34'sh000000000;
        Delay2_reg[47] <= 34'sh000000000;
        Delay2_reg[48] <= 34'sh000000000;
        Delay2_reg[49] <= 34'sh000000000;
        Delay2_reg[50] <= 34'sh000000000;
        Delay2_reg[51] <= 34'sh000000000;
        Delay2_reg[52] <= 34'sh000000000;
        Delay2_reg[53] <= 34'sh000000000;
        Delay2_reg[54] <= 34'sh000000000;
        Delay2_reg[55] <= 34'sh000000000;
        Delay2_reg[56] <= 34'sh000000000;
        Delay2_reg[57] <= 34'sh000000000;
        Delay2_reg[58] <= 34'sh000000000;
        Delay2_reg[59] <= 34'sh000000000;
        Delay2_reg[60] <= 34'sh000000000;
        Delay2_reg[61] <= 34'sh000000000;
        Delay2_reg[62] <= 34'sh000000000;
        Delay2_reg[63] <= 34'sh000000000;
        Delay2_reg[64] <= 34'sh000000000;
        Delay2_reg[65] <= 34'sh000000000;
        Delay2_reg[66] <= 34'sh000000000;
        Delay2_reg[67] <= 34'sh000000000;
        Delay2_reg[68] <= 34'sh000000000;
        Delay2_reg[69] <= 34'sh000000000;
        Delay2_reg[70] <= 34'sh000000000;
        Delay2_reg[71] <= 34'sh000000000;
        Delay2_reg[72] <= 34'sh000000000;
        Delay2_reg[73] <= 34'sh000000000;
        Delay2_reg[74] <= 34'sh000000000;
        Delay2_reg[75] <= 34'sh000000000;
        Delay2_reg[76] <= 34'sh000000000;
        Delay2_reg[77] <= 34'sh000000000;
        Delay2_reg[78] <= 34'sh000000000;
        Delay2_reg[79] <= 34'sh000000000;
        Delay2_reg[80] <= 34'sh000000000;
        Delay2_reg[81] <= 34'sh000000000;
        Delay2_reg[82] <= 34'sh000000000;
        Delay2_reg[83] <= 34'sh000000000;
        Delay2_reg[84] <= 34'sh000000000;
        Delay2_reg[85] <= 34'sh000000000;
        Delay2_reg[86] <= 34'sh000000000;
        Delay2_reg[87] <= 34'sh000000000;
        Delay2_reg[88] <= 34'sh000000000;
        Delay2_reg[89] <= 34'sh000000000;
        Delay2_reg[90] <= 34'sh000000000;
        Delay2_reg[91] <= 34'sh000000000;
        Delay2_reg[92] <= 34'sh000000000;
        Delay2_reg[93] <= 34'sh000000000;
        Delay2_reg[94] <= 34'sh000000000;
        Delay2_reg[95] <= 34'sh000000000;
        Delay2_reg[96] <= 34'sh000000000;
        Delay2_reg[97] <= 34'sh000000000;
        Delay2_reg[98] <= 34'sh000000000;
        Delay2_reg[99] <= 34'sh000000000;
        Delay2_reg[100] <= 34'sh000000000;
        Delay2_reg[101] <= 34'sh000000000;
        Delay2_reg[102] <= 34'sh000000000;
        Delay2_reg[103] <= 34'sh000000000;
        Delay2_reg[104] <= 34'sh000000000;
        Delay2_reg[105] <= 34'sh000000000;
        Delay2_reg[106] <= 34'sh000000000;
        Delay2_reg[107] <= 34'sh000000000;
        Delay2_reg[108] <= 34'sh000000000;
        Delay2_reg[109] <= 34'sh000000000;
        Delay2_reg[110] <= 34'sh000000000;
        Delay2_reg[111] <= 34'sh000000000;
        Delay2_reg[112] <= 34'sh000000000;
        Delay2_reg[113] <= 34'sh000000000;
        Delay2_reg[114] <= 34'sh000000000;
        Delay2_reg[115] <= 34'sh000000000;
        Delay2_reg[116] <= 34'sh000000000;
        Delay2_reg[117] <= 34'sh000000000;
        Delay2_reg[118] <= 34'sh000000000;
        Delay2_reg[119] <= 34'sh000000000;
        Delay2_reg[120] <= 34'sh000000000;
        Delay2_reg[121] <= 34'sh000000000;
        Delay2_reg[122] <= 34'sh000000000;
        Delay2_reg[123] <= 34'sh000000000;
        Delay2_reg[124] <= 34'sh000000000;
        Delay2_reg[125] <= 34'sh000000000;
        Delay2_reg[126] <= 34'sh000000000;
        Delay2_reg[127] <= 34'sh000000000;
        Delay2_reg[128] <= 34'sh000000000;
        Delay2_reg[129] <= 34'sh000000000;
        Delay2_reg[130] <= 34'sh000000000;
        Delay2_reg[131] <= 34'sh000000000;
        Delay2_reg[132] <= 34'sh000000000;
        Delay2_reg[133] <= 34'sh000000000;
        Delay2_reg[134] <= 34'sh000000000;
        Delay2_reg[135] <= 34'sh000000000;
        Delay2_reg[136] <= 34'sh000000000;
        Delay2_reg[137] <= 34'sh000000000;
        Delay2_reg[138] <= 34'sh000000000;
        Delay2_reg[139] <= 34'sh000000000;
        Delay2_reg[140] <= 34'sh000000000;
        Delay2_reg[141] <= 34'sh000000000;
        Delay2_reg[142] <= 34'sh000000000;
        Delay2_reg[143] <= 34'sh000000000;
        Delay2_reg[144] <= 34'sh000000000;
        Delay2_reg[145] <= 34'sh000000000;
        Delay2_reg[146] <= 34'sh000000000;
        Delay2_reg[147] <= 34'sh000000000;
        Delay2_reg[148] <= 34'sh000000000;
        Delay2_reg[149] <= 34'sh000000000;
        Delay2_reg[150] <= 34'sh000000000;
        Delay2_reg[151] <= 34'sh000000000;
        Delay2_reg[152] <= 34'sh000000000;
        Delay2_reg[153] <= 34'sh000000000;
        Delay2_reg[154] <= 34'sh000000000;
        Delay2_reg[155] <= 34'sh000000000;
        Delay2_reg[156] <= 34'sh000000000;
        Delay2_reg[157] <= 34'sh000000000;
        Delay2_reg[158] <= 34'sh000000000;
        Delay2_reg[159] <= 34'sh000000000;
        Delay2_reg[160] <= 34'sh000000000;
        Delay2_reg[161] <= 34'sh000000000;
        Delay2_reg[162] <= 34'sh000000000;
        Delay2_reg[163] <= 34'sh000000000;
        Delay2_reg[164] <= 34'sh000000000;
        Delay2_reg[165] <= 34'sh000000000;
        Delay2_reg[166] <= 34'sh000000000;
        Delay2_reg[167] <= 34'sh000000000;
        Delay2_reg[168] <= 34'sh000000000;
        Delay2_reg[169] <= 34'sh000000000;
        Delay2_reg[170] <= 34'sh000000000;
        Delay2_reg[171] <= 34'sh000000000;
        Delay2_reg[172] <= 34'sh000000000;
        Delay2_reg[173] <= 34'sh000000000;
        Delay2_reg[174] <= 34'sh000000000;
        Delay2_reg[175] <= 34'sh000000000;
        Delay2_reg[176] <= 34'sh000000000;
        Delay2_reg[177] <= 34'sh000000000;
        Delay2_reg[178] <= 34'sh000000000;
        Delay2_reg[179] <= 34'sh000000000;
        Delay2_reg[180] <= 34'sh000000000;
        Delay2_reg[181] <= 34'sh000000000;
        Delay2_reg[182] <= 34'sh000000000;
        Delay2_reg[183] <= 34'sh000000000;
        Delay2_reg[184] <= 34'sh000000000;
        Delay2_reg[185] <= 34'sh000000000;
        Delay2_reg[186] <= 34'sh000000000;
        Delay2_reg[187] <= 34'sh000000000;
        Delay2_reg[188] <= 34'sh000000000;
        Delay2_reg[189] <= 34'sh000000000;
        Delay2_reg[190] <= 34'sh000000000;
        Delay2_reg[191] <= 34'sh000000000;
        Delay2_reg[192] <= 34'sh000000000;
        Delay2_reg[193] <= 34'sh000000000;
        Delay2_reg[194] <= 34'sh000000000;
        Delay2_reg[195] <= 34'sh000000000;
        Delay2_reg[196] <= 34'sh000000000;
        Delay2_reg[197] <= 34'sh000000000;
        Delay2_reg[198] <= 34'sh000000000;
        Delay2_reg[199] <= 34'sh000000000;
        Delay2_reg[200] <= 34'sh000000000;
        Delay2_reg[201] <= 34'sh000000000;
      end
      else begin
        if (enb) begin
          Delay2_reg[0] <= Delay2_reg_next[0];
          Delay2_reg[1] <= Delay2_reg_next[1];
          Delay2_reg[2] <= Delay2_reg_next[2];
          Delay2_reg[3] <= Delay2_reg_next[3];
          Delay2_reg[4] <= Delay2_reg_next[4];
          Delay2_reg[5] <= Delay2_reg_next[5];
          Delay2_reg[6] <= Delay2_reg_next[6];
          Delay2_reg[7] <= Delay2_reg_next[7];
          Delay2_reg[8] <= Delay2_reg_next[8];
          Delay2_reg[9] <= Delay2_reg_next[9];
          Delay2_reg[10] <= Delay2_reg_next[10];
          Delay2_reg[11] <= Delay2_reg_next[11];
          Delay2_reg[12] <= Delay2_reg_next[12];
          Delay2_reg[13] <= Delay2_reg_next[13];
          Delay2_reg[14] <= Delay2_reg_next[14];
          Delay2_reg[15] <= Delay2_reg_next[15];
          Delay2_reg[16] <= Delay2_reg_next[16];
          Delay2_reg[17] <= Delay2_reg_next[17];
          Delay2_reg[18] <= Delay2_reg_next[18];
          Delay2_reg[19] <= Delay2_reg_next[19];
          Delay2_reg[20] <= Delay2_reg_next[20];
          Delay2_reg[21] <= Delay2_reg_next[21];
          Delay2_reg[22] <= Delay2_reg_next[22];
          Delay2_reg[23] <= Delay2_reg_next[23];
          Delay2_reg[24] <= Delay2_reg_next[24];
          Delay2_reg[25] <= Delay2_reg_next[25];
          Delay2_reg[26] <= Delay2_reg_next[26];
          Delay2_reg[27] <= Delay2_reg_next[27];
          Delay2_reg[28] <= Delay2_reg_next[28];
          Delay2_reg[29] <= Delay2_reg_next[29];
          Delay2_reg[30] <= Delay2_reg_next[30];
          Delay2_reg[31] <= Delay2_reg_next[31];
          Delay2_reg[32] <= Delay2_reg_next[32];
          Delay2_reg[33] <= Delay2_reg_next[33];
          Delay2_reg[34] <= Delay2_reg_next[34];
          Delay2_reg[35] <= Delay2_reg_next[35];
          Delay2_reg[36] <= Delay2_reg_next[36];
          Delay2_reg[37] <= Delay2_reg_next[37];
          Delay2_reg[38] <= Delay2_reg_next[38];
          Delay2_reg[39] <= Delay2_reg_next[39];
          Delay2_reg[40] <= Delay2_reg_next[40];
          Delay2_reg[41] <= Delay2_reg_next[41];
          Delay2_reg[42] <= Delay2_reg_next[42];
          Delay2_reg[43] <= Delay2_reg_next[43];
          Delay2_reg[44] <= Delay2_reg_next[44];
          Delay2_reg[45] <= Delay2_reg_next[45];
          Delay2_reg[46] <= Delay2_reg_next[46];
          Delay2_reg[47] <= Delay2_reg_next[47];
          Delay2_reg[48] <= Delay2_reg_next[48];
          Delay2_reg[49] <= Delay2_reg_next[49];
          Delay2_reg[50] <= Delay2_reg_next[50];
          Delay2_reg[51] <= Delay2_reg_next[51];
          Delay2_reg[52] <= Delay2_reg_next[52];
          Delay2_reg[53] <= Delay2_reg_next[53];
          Delay2_reg[54] <= Delay2_reg_next[54];
          Delay2_reg[55] <= Delay2_reg_next[55];
          Delay2_reg[56] <= Delay2_reg_next[56];
          Delay2_reg[57] <= Delay2_reg_next[57];
          Delay2_reg[58] <= Delay2_reg_next[58];
          Delay2_reg[59] <= Delay2_reg_next[59];
          Delay2_reg[60] <= Delay2_reg_next[60];
          Delay2_reg[61] <= Delay2_reg_next[61];
          Delay2_reg[62] <= Delay2_reg_next[62];
          Delay2_reg[63] <= Delay2_reg_next[63];
          Delay2_reg[64] <= Delay2_reg_next[64];
          Delay2_reg[65] <= Delay2_reg_next[65];
          Delay2_reg[66] <= Delay2_reg_next[66];
          Delay2_reg[67] <= Delay2_reg_next[67];
          Delay2_reg[68] <= Delay2_reg_next[68];
          Delay2_reg[69] <= Delay2_reg_next[69];
          Delay2_reg[70] <= Delay2_reg_next[70];
          Delay2_reg[71] <= Delay2_reg_next[71];
          Delay2_reg[72] <= Delay2_reg_next[72];
          Delay2_reg[73] <= Delay2_reg_next[73];
          Delay2_reg[74] <= Delay2_reg_next[74];
          Delay2_reg[75] <= Delay2_reg_next[75];
          Delay2_reg[76] <= Delay2_reg_next[76];
          Delay2_reg[77] <= Delay2_reg_next[77];
          Delay2_reg[78] <= Delay2_reg_next[78];
          Delay2_reg[79] <= Delay2_reg_next[79];
          Delay2_reg[80] <= Delay2_reg_next[80];
          Delay2_reg[81] <= Delay2_reg_next[81];
          Delay2_reg[82] <= Delay2_reg_next[82];
          Delay2_reg[83] <= Delay2_reg_next[83];
          Delay2_reg[84] <= Delay2_reg_next[84];
          Delay2_reg[85] <= Delay2_reg_next[85];
          Delay2_reg[86] <= Delay2_reg_next[86];
          Delay2_reg[87] <= Delay2_reg_next[87];
          Delay2_reg[88] <= Delay2_reg_next[88];
          Delay2_reg[89] <= Delay2_reg_next[89];
          Delay2_reg[90] <= Delay2_reg_next[90];
          Delay2_reg[91] <= Delay2_reg_next[91];
          Delay2_reg[92] <= Delay2_reg_next[92];
          Delay2_reg[93] <= Delay2_reg_next[93];
          Delay2_reg[94] <= Delay2_reg_next[94];
          Delay2_reg[95] <= Delay2_reg_next[95];
          Delay2_reg[96] <= Delay2_reg_next[96];
          Delay2_reg[97] <= Delay2_reg_next[97];
          Delay2_reg[98] <= Delay2_reg_next[98];
          Delay2_reg[99] <= Delay2_reg_next[99];
          Delay2_reg[100] <= Delay2_reg_next[100];
          Delay2_reg[101] <= Delay2_reg_next[101];
          Delay2_reg[102] <= Delay2_reg_next[102];
          Delay2_reg[103] <= Delay2_reg_next[103];
          Delay2_reg[104] <= Delay2_reg_next[104];
          Delay2_reg[105] <= Delay2_reg_next[105];
          Delay2_reg[106] <= Delay2_reg_next[106];
          Delay2_reg[107] <= Delay2_reg_next[107];
          Delay2_reg[108] <= Delay2_reg_next[108];
          Delay2_reg[109] <= Delay2_reg_next[109];
          Delay2_reg[110] <= Delay2_reg_next[110];
          Delay2_reg[111] <= Delay2_reg_next[111];
          Delay2_reg[112] <= Delay2_reg_next[112];
          Delay2_reg[113] <= Delay2_reg_next[113];
          Delay2_reg[114] <= Delay2_reg_next[114];
          Delay2_reg[115] <= Delay2_reg_next[115];
          Delay2_reg[116] <= Delay2_reg_next[116];
          Delay2_reg[117] <= Delay2_reg_next[117];
          Delay2_reg[118] <= Delay2_reg_next[118];
          Delay2_reg[119] <= Delay2_reg_next[119];
          Delay2_reg[120] <= Delay2_reg_next[120];
          Delay2_reg[121] <= Delay2_reg_next[121];
          Delay2_reg[122] <= Delay2_reg_next[122];
          Delay2_reg[123] <= Delay2_reg_next[123];
          Delay2_reg[124] <= Delay2_reg_next[124];
          Delay2_reg[125] <= Delay2_reg_next[125];
          Delay2_reg[126] <= Delay2_reg_next[126];
          Delay2_reg[127] <= Delay2_reg_next[127];
          Delay2_reg[128] <= Delay2_reg_next[128];
          Delay2_reg[129] <= Delay2_reg_next[129];
          Delay2_reg[130] <= Delay2_reg_next[130];
          Delay2_reg[131] <= Delay2_reg_next[131];
          Delay2_reg[132] <= Delay2_reg_next[132];
          Delay2_reg[133] <= Delay2_reg_next[133];
          Delay2_reg[134] <= Delay2_reg_next[134];
          Delay2_reg[135] <= Delay2_reg_next[135];
          Delay2_reg[136] <= Delay2_reg_next[136];
          Delay2_reg[137] <= Delay2_reg_next[137];
          Delay2_reg[138] <= Delay2_reg_next[138];
          Delay2_reg[139] <= Delay2_reg_next[139];
          Delay2_reg[140] <= Delay2_reg_next[140];
          Delay2_reg[141] <= Delay2_reg_next[141];
          Delay2_reg[142] <= Delay2_reg_next[142];
          Delay2_reg[143] <= Delay2_reg_next[143];
          Delay2_reg[144] <= Delay2_reg_next[144];
          Delay2_reg[145] <= Delay2_reg_next[145];
          Delay2_reg[146] <= Delay2_reg_next[146];
          Delay2_reg[147] <= Delay2_reg_next[147];
          Delay2_reg[148] <= Delay2_reg_next[148];
          Delay2_reg[149] <= Delay2_reg_next[149];
          Delay2_reg[150] <= Delay2_reg_next[150];
          Delay2_reg[151] <= Delay2_reg_next[151];
          Delay2_reg[152] <= Delay2_reg_next[152];
          Delay2_reg[153] <= Delay2_reg_next[153];
          Delay2_reg[154] <= Delay2_reg_next[154];
          Delay2_reg[155] <= Delay2_reg_next[155];
          Delay2_reg[156] <= Delay2_reg_next[156];
          Delay2_reg[157] <= Delay2_reg_next[157];
          Delay2_reg[158] <= Delay2_reg_next[158];
          Delay2_reg[159] <= Delay2_reg_next[159];
          Delay2_reg[160] <= Delay2_reg_next[160];
          Delay2_reg[161] <= Delay2_reg_next[161];
          Delay2_reg[162] <= Delay2_reg_next[162];
          Delay2_reg[163] <= Delay2_reg_next[163];
          Delay2_reg[164] <= Delay2_reg_next[164];
          Delay2_reg[165] <= Delay2_reg_next[165];
          Delay2_reg[166] <= Delay2_reg_next[166];
          Delay2_reg[167] <= Delay2_reg_next[167];
          Delay2_reg[168] <= Delay2_reg_next[168];
          Delay2_reg[169] <= Delay2_reg_next[169];
          Delay2_reg[170] <= Delay2_reg_next[170];
          Delay2_reg[171] <= Delay2_reg_next[171];
          Delay2_reg[172] <= Delay2_reg_next[172];
          Delay2_reg[173] <= Delay2_reg_next[173];
          Delay2_reg[174] <= Delay2_reg_next[174];
          Delay2_reg[175] <= Delay2_reg_next[175];
          Delay2_reg[176] <= Delay2_reg_next[176];
          Delay2_reg[177] <= Delay2_reg_next[177];
          Delay2_reg[178] <= Delay2_reg_next[178];
          Delay2_reg[179] <= Delay2_reg_next[179];
          Delay2_reg[180] <= Delay2_reg_next[180];
          Delay2_reg[181] <= Delay2_reg_next[181];
          Delay2_reg[182] <= Delay2_reg_next[182];
          Delay2_reg[183] <= Delay2_reg_next[183];
          Delay2_reg[184] <= Delay2_reg_next[184];
          Delay2_reg[185] <= Delay2_reg_next[185];
          Delay2_reg[186] <= Delay2_reg_next[186];
          Delay2_reg[187] <= Delay2_reg_next[187];
          Delay2_reg[188] <= Delay2_reg_next[188];
          Delay2_reg[189] <= Delay2_reg_next[189];
          Delay2_reg[190] <= Delay2_reg_next[190];
          Delay2_reg[191] <= Delay2_reg_next[191];
          Delay2_reg[192] <= Delay2_reg_next[192];
          Delay2_reg[193] <= Delay2_reg_next[193];
          Delay2_reg[194] <= Delay2_reg_next[194];
          Delay2_reg[195] <= Delay2_reg_next[195];
          Delay2_reg[196] <= Delay2_reg_next[196];
          Delay2_reg[197] <= Delay2_reg_next[197];
          Delay2_reg[198] <= Delay2_reg_next[198];
          Delay2_reg[199] <= Delay2_reg_next[199];
          Delay2_reg[200] <= Delay2_reg_next[200];
          Delay2_reg[201] <= Delay2_reg_next[201];
        end
      end
    end

  assign CUT = Delay2_reg[201];
  assign Delay2_reg_next[0] = SQR_LAW;
  assign Delay2_reg_next[1] = Delay2_reg[0];
  assign Delay2_reg_next[2] = Delay2_reg[1];
  assign Delay2_reg_next[3] = Delay2_reg[2];
  assign Delay2_reg_next[4] = Delay2_reg[3];
  assign Delay2_reg_next[5] = Delay2_reg[4];
  assign Delay2_reg_next[6] = Delay2_reg[5];
  assign Delay2_reg_next[7] = Delay2_reg[6];
  assign Delay2_reg_next[8] = Delay2_reg[7];
  assign Delay2_reg_next[9] = Delay2_reg[8];
  assign Delay2_reg_next[10] = Delay2_reg[9];
  assign Delay2_reg_next[11] = Delay2_reg[10];
  assign Delay2_reg_next[12] = Delay2_reg[11];
  assign Delay2_reg_next[13] = Delay2_reg[12];
  assign Delay2_reg_next[14] = Delay2_reg[13];
  assign Delay2_reg_next[15] = Delay2_reg[14];
  assign Delay2_reg_next[16] = Delay2_reg[15];
  assign Delay2_reg_next[17] = Delay2_reg[16];
  assign Delay2_reg_next[18] = Delay2_reg[17];
  assign Delay2_reg_next[19] = Delay2_reg[18];
  assign Delay2_reg_next[20] = Delay2_reg[19];
  assign Delay2_reg_next[21] = Delay2_reg[20];
  assign Delay2_reg_next[22] = Delay2_reg[21];
  assign Delay2_reg_next[23] = Delay2_reg[22];
  assign Delay2_reg_next[24] = Delay2_reg[23];
  assign Delay2_reg_next[25] = Delay2_reg[24];
  assign Delay2_reg_next[26] = Delay2_reg[25];
  assign Delay2_reg_next[27] = Delay2_reg[26];
  assign Delay2_reg_next[28] = Delay2_reg[27];
  assign Delay2_reg_next[29] = Delay2_reg[28];
  assign Delay2_reg_next[30] = Delay2_reg[29];
  assign Delay2_reg_next[31] = Delay2_reg[30];
  assign Delay2_reg_next[32] = Delay2_reg[31];
  assign Delay2_reg_next[33] = Delay2_reg[32];
  assign Delay2_reg_next[34] = Delay2_reg[33];
  assign Delay2_reg_next[35] = Delay2_reg[34];
  assign Delay2_reg_next[36] = Delay2_reg[35];
  assign Delay2_reg_next[37] = Delay2_reg[36];
  assign Delay2_reg_next[38] = Delay2_reg[37];
  assign Delay2_reg_next[39] = Delay2_reg[38];
  assign Delay2_reg_next[40] = Delay2_reg[39];
  assign Delay2_reg_next[41] = Delay2_reg[40];
  assign Delay2_reg_next[42] = Delay2_reg[41];
  assign Delay2_reg_next[43] = Delay2_reg[42];
  assign Delay2_reg_next[44] = Delay2_reg[43];
  assign Delay2_reg_next[45] = Delay2_reg[44];
  assign Delay2_reg_next[46] = Delay2_reg[45];
  assign Delay2_reg_next[47] = Delay2_reg[46];
  assign Delay2_reg_next[48] = Delay2_reg[47];
  assign Delay2_reg_next[49] = Delay2_reg[48];
  assign Delay2_reg_next[50] = Delay2_reg[49];
  assign Delay2_reg_next[51] = Delay2_reg[50];
  assign Delay2_reg_next[52] = Delay2_reg[51];
  assign Delay2_reg_next[53] = Delay2_reg[52];
  assign Delay2_reg_next[54] = Delay2_reg[53];
  assign Delay2_reg_next[55] = Delay2_reg[54];
  assign Delay2_reg_next[56] = Delay2_reg[55];
  assign Delay2_reg_next[57] = Delay2_reg[56];
  assign Delay2_reg_next[58] = Delay2_reg[57];
  assign Delay2_reg_next[59] = Delay2_reg[58];
  assign Delay2_reg_next[60] = Delay2_reg[59];
  assign Delay2_reg_next[61] = Delay2_reg[60];
  assign Delay2_reg_next[62] = Delay2_reg[61];
  assign Delay2_reg_next[63] = Delay2_reg[62];
  assign Delay2_reg_next[64] = Delay2_reg[63];
  assign Delay2_reg_next[65] = Delay2_reg[64];
  assign Delay2_reg_next[66] = Delay2_reg[65];
  assign Delay2_reg_next[67] = Delay2_reg[66];
  assign Delay2_reg_next[68] = Delay2_reg[67];
  assign Delay2_reg_next[69] = Delay2_reg[68];
  assign Delay2_reg_next[70] = Delay2_reg[69];
  assign Delay2_reg_next[71] = Delay2_reg[70];
  assign Delay2_reg_next[72] = Delay2_reg[71];
  assign Delay2_reg_next[73] = Delay2_reg[72];
  assign Delay2_reg_next[74] = Delay2_reg[73];
  assign Delay2_reg_next[75] = Delay2_reg[74];
  assign Delay2_reg_next[76] = Delay2_reg[75];
  assign Delay2_reg_next[77] = Delay2_reg[76];
  assign Delay2_reg_next[78] = Delay2_reg[77];
  assign Delay2_reg_next[79] = Delay2_reg[78];
  assign Delay2_reg_next[80] = Delay2_reg[79];
  assign Delay2_reg_next[81] = Delay2_reg[80];
  assign Delay2_reg_next[82] = Delay2_reg[81];
  assign Delay2_reg_next[83] = Delay2_reg[82];
  assign Delay2_reg_next[84] = Delay2_reg[83];
  assign Delay2_reg_next[85] = Delay2_reg[84];
  assign Delay2_reg_next[86] = Delay2_reg[85];
  assign Delay2_reg_next[87] = Delay2_reg[86];
  assign Delay2_reg_next[88] = Delay2_reg[87];
  assign Delay2_reg_next[89] = Delay2_reg[88];
  assign Delay2_reg_next[90] = Delay2_reg[89];
  assign Delay2_reg_next[91] = Delay2_reg[90];
  assign Delay2_reg_next[92] = Delay2_reg[91];
  assign Delay2_reg_next[93] = Delay2_reg[92];
  assign Delay2_reg_next[94] = Delay2_reg[93];
  assign Delay2_reg_next[95] = Delay2_reg[94];
  assign Delay2_reg_next[96] = Delay2_reg[95];
  assign Delay2_reg_next[97] = Delay2_reg[96];
  assign Delay2_reg_next[98] = Delay2_reg[97];
  assign Delay2_reg_next[99] = Delay2_reg[98];
  assign Delay2_reg_next[100] = Delay2_reg[99];
  assign Delay2_reg_next[101] = Delay2_reg[100];
  assign Delay2_reg_next[102] = Delay2_reg[101];
  assign Delay2_reg_next[103] = Delay2_reg[102];
  assign Delay2_reg_next[104] = Delay2_reg[103];
  assign Delay2_reg_next[105] = Delay2_reg[104];
  assign Delay2_reg_next[106] = Delay2_reg[105];
  assign Delay2_reg_next[107] = Delay2_reg[106];
  assign Delay2_reg_next[108] = Delay2_reg[107];
  assign Delay2_reg_next[109] = Delay2_reg[108];
  assign Delay2_reg_next[110] = Delay2_reg[109];
  assign Delay2_reg_next[111] = Delay2_reg[110];
  assign Delay2_reg_next[112] = Delay2_reg[111];
  assign Delay2_reg_next[113] = Delay2_reg[112];
  assign Delay2_reg_next[114] = Delay2_reg[113];
  assign Delay2_reg_next[115] = Delay2_reg[114];
  assign Delay2_reg_next[116] = Delay2_reg[115];
  assign Delay2_reg_next[117] = Delay2_reg[116];
  assign Delay2_reg_next[118] = Delay2_reg[117];
  assign Delay2_reg_next[119] = Delay2_reg[118];
  assign Delay2_reg_next[120] = Delay2_reg[119];
  assign Delay2_reg_next[121] = Delay2_reg[120];
  assign Delay2_reg_next[122] = Delay2_reg[121];
  assign Delay2_reg_next[123] = Delay2_reg[122];
  assign Delay2_reg_next[124] = Delay2_reg[123];
  assign Delay2_reg_next[125] = Delay2_reg[124];
  assign Delay2_reg_next[126] = Delay2_reg[125];
  assign Delay2_reg_next[127] = Delay2_reg[126];
  assign Delay2_reg_next[128] = Delay2_reg[127];
  assign Delay2_reg_next[129] = Delay2_reg[128];
  assign Delay2_reg_next[130] = Delay2_reg[129];
  assign Delay2_reg_next[131] = Delay2_reg[130];
  assign Delay2_reg_next[132] = Delay2_reg[131];
  assign Delay2_reg_next[133] = Delay2_reg[132];
  assign Delay2_reg_next[134] = Delay2_reg[133];
  assign Delay2_reg_next[135] = Delay2_reg[134];
  assign Delay2_reg_next[136] = Delay2_reg[135];
  assign Delay2_reg_next[137] = Delay2_reg[136];
  assign Delay2_reg_next[138] = Delay2_reg[137];
  assign Delay2_reg_next[139] = Delay2_reg[138];
  assign Delay2_reg_next[140] = Delay2_reg[139];
  assign Delay2_reg_next[141] = Delay2_reg[140];
  assign Delay2_reg_next[142] = Delay2_reg[141];
  assign Delay2_reg_next[143] = Delay2_reg[142];
  assign Delay2_reg_next[144] = Delay2_reg[143];
  assign Delay2_reg_next[145] = Delay2_reg[144];
  assign Delay2_reg_next[146] = Delay2_reg[145];
  assign Delay2_reg_next[147] = Delay2_reg[146];
  assign Delay2_reg_next[148] = Delay2_reg[147];
  assign Delay2_reg_next[149] = Delay2_reg[148];
  assign Delay2_reg_next[150] = Delay2_reg[149];
  assign Delay2_reg_next[151] = Delay2_reg[150];
  assign Delay2_reg_next[152] = Delay2_reg[151];
  assign Delay2_reg_next[153] = Delay2_reg[152];
  assign Delay2_reg_next[154] = Delay2_reg[153];
  assign Delay2_reg_next[155] = Delay2_reg[154];
  assign Delay2_reg_next[156] = Delay2_reg[155];
  assign Delay2_reg_next[157] = Delay2_reg[156];
  assign Delay2_reg_next[158] = Delay2_reg[157];
  assign Delay2_reg_next[159] = Delay2_reg[158];
  assign Delay2_reg_next[160] = Delay2_reg[159];
  assign Delay2_reg_next[161] = Delay2_reg[160];
  assign Delay2_reg_next[162] = Delay2_reg[161];
  assign Delay2_reg_next[163] = Delay2_reg[162];
  assign Delay2_reg_next[164] = Delay2_reg[163];
  assign Delay2_reg_next[165] = Delay2_reg[164];
  assign Delay2_reg_next[166] = Delay2_reg[165];
  assign Delay2_reg_next[167] = Delay2_reg[166];
  assign Delay2_reg_next[168] = Delay2_reg[167];
  assign Delay2_reg_next[169] = Delay2_reg[168];
  assign Delay2_reg_next[170] = Delay2_reg[169];
  assign Delay2_reg_next[171] = Delay2_reg[170];
  assign Delay2_reg_next[172] = Delay2_reg[171];
  assign Delay2_reg_next[173] = Delay2_reg[172];
  assign Delay2_reg_next[174] = Delay2_reg[173];
  assign Delay2_reg_next[175] = Delay2_reg[174];
  assign Delay2_reg_next[176] = Delay2_reg[175];
  assign Delay2_reg_next[177] = Delay2_reg[176];
  assign Delay2_reg_next[178] = Delay2_reg[177];
  assign Delay2_reg_next[179] = Delay2_reg[178];
  assign Delay2_reg_next[180] = Delay2_reg[179];
  assign Delay2_reg_next[181] = Delay2_reg[180];
  assign Delay2_reg_next[182] = Delay2_reg[181];
  assign Delay2_reg_next[183] = Delay2_reg[182];
  assign Delay2_reg_next[184] = Delay2_reg[183];
  assign Delay2_reg_next[185] = Delay2_reg[184];
  assign Delay2_reg_next[186] = Delay2_reg[185];
  assign Delay2_reg_next[187] = Delay2_reg[186];
  assign Delay2_reg_next[188] = Delay2_reg[187];
  assign Delay2_reg_next[189] = Delay2_reg[188];
  assign Delay2_reg_next[190] = Delay2_reg[189];
  assign Delay2_reg_next[191] = Delay2_reg[190];
  assign Delay2_reg_next[192] = Delay2_reg[191];
  assign Delay2_reg_next[193] = Delay2_reg[192];
  assign Delay2_reg_next[194] = Delay2_reg[193];
  assign Delay2_reg_next[195] = Delay2_reg[194];
  assign Delay2_reg_next[196] = Delay2_reg[195];
  assign Delay2_reg_next[197] = Delay2_reg[196];
  assign Delay2_reg_next[198] = Delay2_reg[197];
  assign Delay2_reg_next[199] = Delay2_reg[198];
  assign Delay2_reg_next[200] = Delay2_reg[199];
  assign Delay2_reg_next[201] = Delay2_reg[200];



endmodule  // CUT_HDL

