query,design,instance_path,locations
Cwe1234,cv32e40p_fp_wrapper,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4699-4703,4740-4741,4743-4745,4751-4768] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4694] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4695] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4698] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v:[4698]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65394-65396,65398-65400,65410,65424] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65414,65419] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65420] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65413] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65413]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65213-65215,65217-65219,65229,65243] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65233,65238] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65239] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65232] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65232]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64864-64866,64968,65012-65014,65016-65018,65028,65042] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65032,65037] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[65038] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64951,65031] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64951,65031]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64245-64247,64349,64393-64395,64397-64399,64409,64423] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64413,64418] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64419] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64332,64412] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64332,64412]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64594-64596,64598-64600,64610,64624] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64614,64619] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64620] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64613] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64613]"
Cwe1234,soc_interconnect_wrap,cwe1234,"locked_register@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64775-64777,64779-64781,64791,64805] | not_gate@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64795,64800] | rec_or@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64801] | top_and@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64794] | unlock_logic@/home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v:[64794]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60513,60515-60517,60531-60536,60544,60558] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60548,60553] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60554] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60512,60547] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[60512,60547]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59596,59598-59600,59614-59619,59627,59640] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59631,59636] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59637] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59595,59630] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[59595,59630]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52996-52998,53000-53002,53012,53026] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53016,53021] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53022] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53015] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53015]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64935,64937-64939,64953-64958,64966,64980] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64970,64975] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64976] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64934,64969] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64934,64969]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70945,70947-70949,70963-70968,70976,70990] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70980,70985] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70986] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70944,70979] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70944,70979]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65027,65029-65031,65045-65050,65058,65072] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65062,65067] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65068] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65026,65061] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[65026,65061]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62919-62924,63015-63016] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[63060] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62666] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62999] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[62999]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57957,57959-57961,57979-57984,57992,58006] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57996,58001] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[58002] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57956,57995] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[57956,57995]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64282,64284-64286,64300-64305,64313,64327] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64317,64322] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64323] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64281,64316] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[64281,64316]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52964-52966,52968-52970,52980,52994,53153-53155,53160] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52984,52989] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52990] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52983,53159] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[52983,53159]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68146,68148-68150,68168-68173,68181,68195] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68185,68190] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68191] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68145,68184] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68145,68184]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53027-53032,53040,53054] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53044,53049] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53050] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53043] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[53043]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68268,68270-68272,68290-68295,68303,68317] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68307,68312] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68313] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68267,68306] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68267,68306]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68390,68392-68394,68412-68417,68425,68439] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68429,68434] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68435] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68389,68428] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[68389,68428]"
Cwe1234,soc_peripherals,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70853,70855-70857,70871-70876,70884,70898] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70888,70893] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70894] | top_and@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70852,70887] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v:[70852,70887]"
Cwe1234,tile,cwe1234,"locked_register@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[152907-152968,153176-153199] | not_gate@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112600] | rec_or@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112599-112600] | top_and@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112937-112938] | unlock_logic@examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v:[112937-112938]"

=== Merged Finding: Cwe1234 | cv32e40p_fp_wrapper ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/cv32e40p_fp_wrapper_netlist.v
  [Sub-component: locked_register] Lines: 4699-4703,4740-4741,4743-4745,4751-4768
    4699 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6513$4908  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][NV]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV] ;
    4700 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6514$4909  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][DZ]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ] ;
    4701 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6515$4910  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][OF]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF] ;
    4702 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6516$4911  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][UF]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF] ;
    4703 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6517$4912  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[0][NX]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX] ;
    4740 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6634$5013  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[0]  : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1] ;
    4741 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6636$5014  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  ? { 3'h0, \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.dst_fmt , \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.op_is_vsum  } : \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1] ;
    4743 |   always @(posedge clk_i, negedge rst_ni)
    4744 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1]  <= 7'h00;
    4745 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_aux_q[1]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6636$5014 ;
    4751 |   always @(posedge clk_i, negedge rst_ni)
    4752 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1]  <= 32'd0;
    4753 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_result_q[1]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6634$5013 ;
    4754 |   always @(posedge clk_i, negedge rst_ni)
    4755 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ]  <= 1'h0;
    4756 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][DZ]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6514$4909 ;
    4757 |   always @(posedge clk_i, negedge rst_ni)
    4758 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV]  <= 1'h0;
    4759 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NV]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6513$4908 ;
    4760 |   always @(posedge clk_i, negedge rst_ni)
    4761 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX]  <= 1'h0;
    4762 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][NX]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6517$4912 ;
    4763 |   always @(posedge clk_i, negedge rst_ni)
    4764 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF]  <= 1'h0;
    4765 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][OF]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6515$4910 ;
    4766 |   always @(posedge clk_i, negedge rst_ni)
    4767 |     if (!rst_ni) \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF]  <= 1'h0;
    4768 |     else \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_status_q[1][UF]  <= \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6516$4911 ;
  [Sub-component: not_gate] Lines: 4694
    4694 |   assign \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6351$4900  = ~ \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.out_pipe_valid_q [1];
  [Sub-component: rec_or] Lines: 4695
    4695 |   assign \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.in_ready_o  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.i_arbiter.gnt_o [0] | \$flatten\i_fpnew_bulk.\gen_operation_groups[0].i_opgroup_block.\gen_merged_slice.i_multifmt_slice.\gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.$verific$n6351$4900 ;
  [Sub-component: top_and] Lines: 4698
    4698 |   assign \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.in_ready_o  & \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.in_valid ;
  [Sub-component: unlock_logic] Lines: 4698
    4698 |   assign \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.gen_output_pipeline[0].reg_ena  = \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fpnew_fma_multi.in_ready_o  & \i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.in_valid ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 64864-64866,64968,65012-65014,65016-65018,65028,65042
    64864 |   always @(posedge clk_i, negedge rst_ni)
    64865 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= 4'h0;
    64866 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n286$110074 ;
    64968 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q ;
    65012 |   always @(posedge clk_i, negedge rst_ni)
    65013 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= 72'h000000000000000000;
    65014 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949 ;
    65016 |   always @(posedge clk_i, negedge rst_ni)
    65017 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65018 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934 ;
    65028 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n303$110932  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
    65042 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 65032,65037
    65032 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.b_full_q ;
    65037 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 65038
    65038 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939 ;
  [Sub-component: top_and] Lines: 64951,65031
    64951 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    65031 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;
  [Sub-component: unlock_logic] Lines: 64951,65031
    64951 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    65031 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 65213-65215,65217-65219,65229,65243
    65213 |   always @(posedge clk_i, negedge rst_ni)
    65214 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= 78'h00000000000000000000;
    65215 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008 ;
    65217 |   always @(posedge clk_i, negedge rst_ni)
    65218 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65219 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993 ;
    65229 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n327$110991  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
    65243 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.atop , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[atop] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 65233,65238
    65233 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.b_full_q ;
    65238 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 65239
    65239 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998 ;
  [Sub-component: top_and] Lines: 65232
    65232 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;
  [Sub-component: unlock_logic] Lines: 65232
    65232 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 64775-64777,64779-64781,64791,64805
    64775 |   always @(posedge clk_i, negedge rst_ni)
    64776 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= 43'h00000000000;
    64777 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085 ;
    64779 |   always @(posedge clk_i, negedge rst_ni)
    64780 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64781 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070 ;
    64791 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n187$111068  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
    64805 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.data , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.strb , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.last , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.data_i.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[data] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[strb] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[last] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 64795,64800
    64795 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.b_full_q ;
    64800 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 64801
    64801 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075 ;
  [Sub-component: top_and] Lines: 64794
    64794 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;
  [Sub-component: unlock_logic] Lines: 64794
    64794 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 65394-65396,65398-65400,65410,65424
    65394 |   always @(posedge clk_i, negedge rst_ni)
    65395 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= 43'h00000000000;
    65396 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111094  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085 ;
    65398 |   always @(posedge clk_i, negedge rst_ni)
    65399 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    65400 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070 ;
    65410 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n189$111070  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n187$111068  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
    65424 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n95$111085  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.data , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.strb , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.last , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.data_i.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[data] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[strb] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[last] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 65414,65419
    65414 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.b_full_q ;
    65419 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 65420
    65420 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n388$111080  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[1].i_axi_mux.\gen_mux.i_w_spill_reg.$verific$n380$111075 ;
  [Sub-component: top_and] Lines: 65413
    65413 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;
  [Sub-component: unlock_logic] Lines: 65413
    65413 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[1].i_axi_mux.gen_mux.i_w_spill_reg.ready_o ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 64245-64247,64349,64393-64395,64397-64399,64409,64423
    64245 |   always @(posedge clk_i, negedge rst_ni)
    64246 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= 4'h0;
    64247 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n286$110074 ;
    64349 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gen_arbiter.rr_q ;
    64393 |   always @(posedge clk_i, negedge rst_ni)
    64394 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= 72'h000000000000000000;
    64395 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$110958  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949 ;
    64397 |   always @(posedge clk_i, negedge rst_ni)
    64398 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64399 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934 ;
    64409 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n305$110934  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n303$110932  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
    64423 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n153$110949  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 64413,64418
    64413 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.b_full_q ;
    64418 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 64419
    64419 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n620$110944  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_spill_reg.$verific$n612$110939 ;
  [Sub-component: top_and] Lines: 64332,64412
    64332 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    64412 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;
  [Sub-component: unlock_logic] Lines: 64332,64412
    64332 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_ar_arbiter.$verific$n257$109985  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o ;
    64412 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.req_o  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_ar_arbiter.gnt_i ;

=== Merged Finding: Cwe1234 | soc_interconnect_wrap ===
Instance Path: cwe1234
Source File: /home/nick/Projects/svql/examples/fixtures/larger_designs/verilog/hackatdac18/soc_interconnect_wrap_netlist.v
  [Sub-component: locked_register] Lines: 64594-64596,64598-64600,64610,64624
    64594 |   always @(posedge clk_i, negedge rst_ni)
    64595 |     if (!rst_ni) \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= 78'h00000000000000000000;
    64596 |     else \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$111017  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008 ;
    64598 |   always @(posedge clk_i, negedge rst_ni)
    64599 |     if (!rst_ni) \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= 1'h0;
    64600 |     else \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q  <= \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993 ;
    64610 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n329$110993  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n327$110991  ? \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  : \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
    64624 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n165$111008  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  ? { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.id , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.addr , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.len , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.size , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.burst , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.lock , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.cache , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.prot , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.qos , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.region , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.atop , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_arbiter.data_o.user  } : { \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[id] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[addr] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[len] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[size] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[burst] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[lock] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[cache] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[prot] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[qos] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[region] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[atop] , \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_data_q[user]  };
  [Sub-component: not_gate] Lines: 64614,64619
    64614 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.b_full_q ;
    64619 |   assign \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  = ~ \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 64620
    64620 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o  = \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n668$111003  | \$flatten\i_soc_interconnect.\i_axi_xbar.\i_xbar.\gen_mst_port_mux[0].i_axi_mux.\gen_mux.i_aw_spill_reg.$verific$n660$110998 ;
  [Sub-component: top_and] Lines: 64613
    64613 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;
  [Sub-component: unlock_logic] Lines: 64613
    64613 |   assign \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.gen_spill_reg.a_fill  = \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.valid_i  & \i_soc_interconnect.i_axi_xbar.i_xbar.gen_mst_port_mux[0].i_axi_mux.gen_mux.i_aw_spill_reg.ready_o ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 64282,64284-64286,64300-64305,64313,64327
    64282 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    64284 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64285 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    64286 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    64300 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64301 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    64302 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    64303 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64304 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    64305 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    64313 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    64327 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 64317,64322
    64317 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    64322 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 64323
    64323 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;
  [Sub-component: top_and] Lines: 64281,64316
    64281 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    64316 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 64281,64316
    64281 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    64316 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 52996-52998,53000-53002,53012,53026
    52996 |   always @(posedge clk_i, negedge rst_ni)
    52997 |     if (!rst_ni) \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28709  <= 34'h000000000;
    52998 |     else \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28709  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n77$28700 ;
    53000 |   always @(posedge clk_i, negedge rst_ni)
    53001 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q  <= 1'h0;
    53002 |     else \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n153$28685 ;
    53012 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n153$28685  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n151$28683  ? \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q ;
    53026 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n77$28700  = \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  ? { \i_axi_lite_to_apb.apb_rresp[data] , \i_axi_lite_to_apb.apb_rresp[resp]  } : { \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_data_q[data] , \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_data_q[resp]  };
  [Sub-component: not_gate] Lines: 53016,53021
    53016 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n308$28690  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.b_full_q ;
    53021 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n316$28695  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 53022
    53022 |   assign \i_axi_lite_to_apb.apb_rresp_ready  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n316$28695  | \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_read_resp_spill.$verific$n308$28690 ;
  [Sub-component: top_and] Lines: 53015
    53015 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_rresp_valid  & \i_axi_lite_to_apb.apb_rresp_ready ;
  [Sub-component: unlock_logic] Lines: 53015
    53015 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_read_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_rresp_valid  & \i_axi_lite_to_apb.apb_rresp_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 65027,65029-65031,65045-65050,65058,65072
    65027 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    65029 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65030 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    65031 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    65045 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65046 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    65047 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    65048 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.clk_tx_i , negedge rst_ni)
    65049 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    65050 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    65058 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    65072 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 65062,65067
    65062 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    65067 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 65068
    65068 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;
  [Sub-component: top_and] Lines: 65026,65061
    65026 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    65061 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 65026,65061
    65026 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    65061 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 57957,57959-57961,57979-57984,57992,58006
    57957 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q ;
    57959 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57960 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    57961 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    57979 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57980 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    57981 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    57982 |   always @(posedge \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.i_edge_detect.i_sync_wedge.i_pulp_clock_gating.clk_i , negedge rst_ni)
    57983 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    57984 |     else \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    57992 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    58006 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 57996,58001
    57996 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    58001 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 58002
    58002 |   assign \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 57956,57995
    57956 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;
    57995 |   assign \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 57956,57995
    57956 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\cpi[0].i_udma_cpi_wrap.\i_camera_if.\u_dc_fifo.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;
    57995 |   assign \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.cpi[0].i_udma_cpi_wrap.i_camera_if.u_dc_fifo.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 60513,60515-60517,60531-60536,60544,60558
    60513 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    60515 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60516 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    60517 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    60531 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60532 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    60533 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    60534 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.error_int_sync.clk_i , negedge rst_ni)
    60535 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    60536 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    60544 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    60558 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 60548,60553
    60548 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    60553 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 60554
    60554 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 60512,60547
    60512 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    60547 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 60512,60547
    60512 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    60547 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 70945,70947-70949,70963-70968,70976,70990
    70945 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    70947 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70948 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    70949 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    70963 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70964 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    70965 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    70966 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_per.i_clk_gate.clk_o , negedge rst_ni)
    70967 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    70968 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    70976 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    70990 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 70980,70985
    70980 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    70985 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 70986
    70986 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;
  [Sub-component: top_and] Lines: 70944,70979
    70944 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    70979 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 70944,70979
    70944 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    70979 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 68390,68392-68394,68412-68417,68425,68439
    68390 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q ;
    68392 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68393 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68394 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68412 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68413 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68414 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68415 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68416 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68417 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68425 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68439 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 68429,68434
    68429 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68434 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 68435
    68435 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 68389,68428
    68389 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;
    68428 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 68389,68428
    68389 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_tx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;
    68428 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_tx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 68146,68148-68150,68168-68173,68181,68195
    68146 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q ;
    68148 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68149 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68150 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68168 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68169 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68170 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68171 |   always @(posedge \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.genblk1[0].u_eot_ep.u_sync_clkb.clk_i , negedge rst_ni)
    68172 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68173 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68181 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68195 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 68185,68190
    68185 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68190 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 68191
    68191 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 68145,68184
    68145 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    68184 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 68145,68184
    68145 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    68184 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 70853,70855-70857,70871-70876,70884,70898
    70853 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  ? { \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q ;
    70855 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70856 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    70857 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n49$58454 ;
    70871 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70872 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 8'h00;
    70873 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631 ;
    70874 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[0].i_clk_gate_sys.clk_o , negedge \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni )
    70875 |     if (!\i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_rst_ni ) \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    70876 |     else \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616 ;
    70884 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n49$58616  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n47$58614  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    70898 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n25$58631  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 70888,70893
    70888 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    70893 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  = ~ \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 70894
    70894 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n108$58626  | \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n100$58621 ;
  [Sub-component: top_and] Lines: 70852,70887
    70852 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    70887 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 70852,70887
    70852 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\uart[0].i_udma_uart_wrap.\i_udma_uart_top.\u_dc_fifo_rx.\i_cdc_fifo.\i_dst.$verific$n44$58448  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;
    70887 |   assign \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.uart[0].i_udma_uart_wrap.i_udma_uart_top.u_dc_fifo_rx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 62919-62924,63015-63016
    62919 |   always @(posedge \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.ddr_clk.r_clk0_o , negedge rst_ni)
    62920 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q  <= 5'h00;
    62921 |     else \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2346$51015 ;
    62922 |   always @(posedge \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.ddr_clk.r_clk0_o , negedge rst_ni)
    62923 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q  <= 5'h00;
    62924 |     else \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2352$51016 ;
    63015 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2346$51015  = \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  ? \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_d  : \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_q ;
    63016 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2352$51016  = \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  ? { \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_bin_d [4], \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_d [3:0] } : \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_rptr_gray_q ;
  [Sub-component: not_gate] Lines: 63060
    63060 |   assign \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.rx_ready_i  = ~ \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.u_dc_rx.u_din.full.full ;
  [Sub-component: rec_or] Lines: 62666
    62666 |   assign \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_ready_i  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.rx_ready_i  | \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.read_fifo_rst ;
  [Sub-component: top_and] Lines: 62999
    62999 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_valid_o  & \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_ready_i ;
  [Sub-component: unlock_logic] Lines: 62999
    62999 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\hyper[0].i_udma_hyper_wrap.\i_udma_hyper_top.\udma_hyperbus_i.\phy_i.\i_read_clk_rwds.\i_cdc_fifo_hyper.$verific$n2333$51000  = \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_valid_o  & \i_pulp_io.i_udma_subsystem.hyper[0].i_udma_hyper_wrap.i_udma_hyper_top.udma_hyperbus_i.phy_i.i_read_clk_rwds.i_cdc_fifo_hyper.dst_ready_i ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 59596,59598-59600,59614-59619,59627,59640
    59596 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q ;
    59598 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59599 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    59600 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    59614 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59615 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    59616 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    59617 |   always @(posedge \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_clk_i , negedge rst_ni)
    59618 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    59619 |     else \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    59627 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    59640 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 59631,59636
    59631 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    59636 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 59637
    59637 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 59595,59630
    59595 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    59630 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 59595,59630
    59595 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\gen_sdio[0].i_udma_sdio_wrap.\i_udma_sdio_top.\i_dc_fifo_tx.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;
    59630 |   assign \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.gen_sdio[0].i_udma_sdio_wrap.i_udma_sdio_top.i_dc_fifo_tx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 68268,68270-68272,68290-68295,68303,68317
    68268 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n103$40271  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n97$40265  ? { \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_rptr_b2g.A [3], \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_rptr_b2g.Z [2:0] } : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q ;
    68270 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68271 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q  <= 4'h0;
    68272 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n103$40271 ;
    68290 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68291 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    68292 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    68293 |   always @(posedge \i_pulp_io.i_udma_subsystem.i_udmacore.genblk1[1].i_clk_gate_sys.clk_o , negedge rst_ni)
    68294 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    68295 |     else \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    68303 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    68317 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 68307,68312
    68307 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    68312 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 68313
    68313 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 68267,68306
    68267 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;
    68306 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 68267,68306
    68267 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\qspi[0].i_udma_qspi_wrap.\i_udma_spim_top.\u_dc_rx.\i_cdc_fifo.\i_dst.$verific$n97$40265  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;
    68306 |   assign \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.qspi[0].i_udma_qspi_wrap.i_udma_spim_top.u_dc_rx.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 52964-52966,52968-52970,52980,52994,53153-53155,53160
    52964 |   always @(posedge clk_i, negedge rst_ni)
    52965 |     if (!rst_ni) \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28650  <= 72'h000000000000000000;
    52966 |     else \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$gen_spill_reg.a_data_q_reg$ips/pulp_soc/.bender/git/checkouts/fpnew-698436714a46d849/src/common_cells/src/spill_register.sv:46$28650  <= \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n153$28641 ;
    52968 |   always @(posedge clk_i, negedge rst_ni)
    52969 |     if (!rst_ni) \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q  <= 1'h0;
    52970 |     else \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n305$28626 ;
    52980 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n305$28626  = \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n303$28624  ? \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q ;
    52994 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n153$28641  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  ? { \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.addr , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.prot , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.data , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.strb , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.data_i.write  } : { \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[addr] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[prot] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[data] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[strb] , \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_data_q[write]  };
    53153 |   always @(posedge clk_i, negedge rst_ni)
    53154 |     if (!rst_ni) \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q  <= 1'h0;
    53155 |     else \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q  <= \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n143$23866 ;
    53160 |   assign \i_axi_lite_to_apb.i_req_arb.gen_arbiter.gen_int_rr.rr_d  = \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n134$23863  ? \i_axi_lite_to_apb.i_req_arb.gen_arbiter.gen_int_rr.gen_fair_arb.next_idx  : \i_axi_lite_to_apb.i_req_arb.gen_arbiter.rr_q ;
  [Sub-component: not_gate] Lines: 52984,52989
    52984 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n612$28631  = ~ \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.b_full_q ;
    52989 |   assign \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n620$28636  = ~ \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 52990
    52990 |   assign \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o  = \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n620$28636  | \$flatten\i_axi_lite_to_apb.\gen_req_spill.i_req_spill.$verific$n612$28631 ;
  [Sub-component: top_and] Lines: 52983,53159
    52983 |   assign \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o ;
    53159 |   assign \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n134$23863  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i ;
  [Sub-component: unlock_logic] Lines: 52983,53159
    52983 |   assign \i_axi_lite_to_apb.gen_req_spill.i_req_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o ;
    53159 |   assign \$flatten\i_axi_lite_to_apb.\i_req_arb.$verific$n134$23863  = \i_axi_lite_to_apb.gen_req_spill.i_req_spill.ready_o  & \i_axi_lite_to_apb.gen_req_spill.i_req_spill.valid_i ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 53027-53032,53040,53054
    53027 |   always @(posedge clk_i, negedge rst_ni)
    53028 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q  <= 2'h0;
    53029 |     else \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n13$28759 ;
    53030 |   always @(posedge clk_i, negedge rst_ni)
    53031 |     if (!rst_ni) \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q  <= 1'h0;
    53032 |     else \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q  <= \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n25$28744 ;
    53040 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n25$28744  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n23$28742  ? \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  : \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q ;
    53054 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n13$28759  = \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  ? \i_axi_lite_to_apb.apb_wresp  : \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 53044,53049
    53044 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n52$28749  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.b_full_q ;
    53049 |   assign \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n60$28754  = ~ \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 53050
    53050 |   assign \i_axi_lite_to_apb.apb_wresp_ready  = \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n60$28754  | \$flatten\i_axi_lite_to_apb.\gen_resp_spill.i_write_resp_spill.$verific$n52$28749 ;
  [Sub-component: top_and] Lines: 53043
    53043 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_wresp_valid  & \i_axi_lite_to_apb.apb_wresp_ready ;
  [Sub-component: unlock_logic] Lines: 53043
    53043 |   assign \i_axi_lite_to_apb.gen_resp_spill.i_write_resp_spill.gen_spill_reg.a_fill  = \i_axi_lite_to_apb.apb_wresp_valid  & \i_axi_lite_to_apb.apb_wresp_ready ;

=== Merged Finding: Cwe1234 | soc_peripherals ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac18/soc_peripherals_netlist.v
  [Sub-component: locked_register] Lines: 64935,64937-64939,64953-64958,64966,64980
    64935 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$58108  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n92$58102  ? { \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.A [2], \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_rptr_b2g.Z [1:0] } : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q ;
    64937 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64938 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= 3'h0;
    64939 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.rptr_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n97$58108 ;
    64953 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64954 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= 32'd0;
    64955 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554 ;
    64956 |   always @(posedge \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.genblk1[0].i_event_sync.u_sync_clkb.clk_i , negedge rst_ni)
    64957 |     if (!rst_ni) \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= 1'h0;
    64958 |     else \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q  <= \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539 ;
    64966 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n145$40539  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n143$40537  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
    64980 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n73$40554  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  ? \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_data  : \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_data_q ;
  [Sub-component: not_gate] Lines: 64970,64975
    64970 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.b_full_q ;
    64975 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  = ~ \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_full_q ;
  [Sub-component: rec_or] Lines: 64976
    64976 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready  = \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n300$40549  | \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.\i_spill_register.$verific$n292$40544 ;
  [Sub-component: top_and] Lines: 64934,64969
    64934 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    64969 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
  [Sub-component: unlock_logic] Lines: 64934,64969
    64934 |   assign \$flatten\i_pulp_io.\i_udma_subsystem.\i2c[0].i_udma_i2c_wrap.\i_i2c.\u_dc_cmd.\i_cdc_fifo.\i_dst.$verific$n92$58102  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;
    64969 |   assign \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.i_spill_register.gen_spill_reg.a_fill  = \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_valid  & \i_pulp_io.i_udma_subsystem.i2c[0].i_udma_i2c_wrap.i_i2c.u_dc_cmd.i_cdc_fifo.i_dst.dst_ready ;

=== Merged Finding: Cwe1234 | tile ===
Instance Path: cwe1234
Source File: examples/fixtures/larger_designs/verilog/hackatdac21/openpiton_tile.v
  [Sub-component: locked_register] Lines: 152907-152968,153176-153199
    152907 | always @ (posedge clk)
    152908 | begin
    152909 |    if (!rst_n)
    152910 |    begin
    152911 |       command_buffer[0] <= 0;
    152912 | command_buffer_val[0] <= 0;
    152913 | command_buffer[1] <= 0;
    152914 | command_buffer_val[1] <= 0;
    152915 | command_buffer[2] <= 0;
    152916 | command_buffer_val[2] <= 0;
    152917 | command_buffer[3] <= 0;
    152918 | command_buffer_val[3] <= 0;
    152919 | command_buffer[4] <= 0;
    152920 | command_buffer_val[4] <= 0;
    152921 | command_buffer[5] <= 0;
    152922 | command_buffer_val[5] <= 0;
    152923 | command_buffer[6] <= 0;
    152924 | command_buffer_val[6] <= 0;
    152925 | command_buffer[7] <= 0;
    152926 | command_buffer_val[7] <= 0;
    152927 | data_buffer[0] <= 0;
    152928 | data_buffer[1] <= 0;
    152929 | 
    152930 |       data_wrindex <= 0;
    152931 |       command_wrindex <= 0;
    152932 |       command_rdindex <= 0;
    152933 |    end
    152934 |    else
    152935 |    begin
    152936 |       // for (i = 0; i < `NOC1_BUFFER_NUM_SLOTS; i = i + 1)
    152937 |       // begin
    152938 |       //     command_buffer[i] <= command_buffer_next[i];
    152939 |       //     command_buffer_val[i] <= command_buffer_val_next[i];
    152940 |       // end
    152941 |       // for (i = 0; i < `NOC1_BUFFER_NUM_DATA_SLOTS; i = i + 1)
    152942 |       // begin
    152943 |       //     data_buffer[i] <= data_buffer_next[i];
    152944 |       // end
    152945 |       command_buffer[0] <= command_buffer_next[0];
    152946 | command_buffer_val[0] <= command_buffer_val_next[0];
    152947 | command_buffer[1] <= command_buffer_next[1];
    152948 | command_buffer_val[1] <= command_buffer_val_next[1];
    152949 | command_buffer[2] <= command_buffer_next[2];
    152950 | command_buffer_val[2] <= command_buffer_val_next[2];
    152951 | command_buffer[3] <= command_buffer_next[3];
    152952 | command_buffer_val[3] <= command_buffer_val_next[3];
    152953 | command_buffer[4] <= command_buffer_next[4];
    152954 | command_buffer_val[4] <= command_buffer_val_next[4];
    152955 | command_buffer[5] <= command_buffer_next[5];
    152956 | command_buffer_val[5] <= command_buffer_val_next[5];
    152957 | command_buffer[6] <= command_buffer_next[6];
    152958 | command_buffer_val[6] <= command_buffer_val_next[6];
    152959 | command_buffer[7] <= command_buffer_next[7];
    152960 | command_buffer_val[7] <= command_buffer_val_next[7];
    152961 | data_buffer[0] <= data_buffer_next[0];
    152962 | data_buffer[1] <= data_buffer_next[1];
    152963 | 
    152964 |       data_wrindex <= data_wrindex_next;
    152965 |       command_wrindex <= command_wrindex_next;
    152966 |       command_rdindex <= command_rdindex_next;
    152967 |    end
    152968 | end
    153176 |    if (noc1encoder_noc1buffer_req_ack == 1'b1)
    153177 |    begin
    153178 |       command_rdindex_next = command_rdindex_plus1;
    153179 |       case (noc1buffer_noc1encoder_req_type)
    153180 |          5'd4,
    153181 |          5'd8,
    153182 |          5'd10,
    153183 |          5'd11,
    153184 |          5'd12,
    153185 |          5'd13,
    153186 |          5'd14,
    153187 |          5'd15,
    153188 |          5'd16,
    153189 |          5'd17,
    153190 |          5'd9:
    153191 |          begin
    153192 |             noc1buffer_l15_req_data_sent = 2'd1;
    153193 |          end
    153194 |          5'd7:
    153195 |          begin
    153196 |             noc1buffer_l15_req_data_sent = 2'd2;
    153197 |          end
    153198 |       endcase
    153199 |    end
  [Sub-component: not_gate] Lines: 112600
    112600 |          csm_noc1encoder_req_val == 1'b0)
  [Sub-component: rec_or] Lines: 112599-112600
    112599 |    if ((last_req_source == 1'b0 && (flit_state != 0)) ||
    112600 |          csm_noc1encoder_req_val == 1'b0)
  [Sub-component: top_and] Lines: 112937-112938
    112937 |    if (noc1buffer_noc1encoder_req_val && (flit_state == msg_length) && noc1out_ready
    112938 |    && (req_source == 1'b0))
  [Sub-component: unlock_logic] Lines: 112937-112938
    112937 |    if (noc1buffer_noc1encoder_req_val && (flit_state == msg_length) && noc1out_ready
    112938 |    && (req_source == 1'b0))

========================================
EXECUTION SUMMARY
========================================
Query                | Design                         | Matches
-----------------------------------------------------------------
Cwe1234              | cv32e40p_fp_wrapper            | 1
Cwe1280              | cv32e40p_fp_wrapper            | 0
Cwe1234              | soc_interconnect_wrap          | 6
Cwe1280              | soc_interconnect_wrap          | 0
Cwe1234              | soc_peripherals                | 15
Cwe1280              | soc_peripherals                | 0
Cwe1234              | udma_core                      | 0
Cwe1280              | udma_core                      | 0
Cwe1234              | tile                           | 1
Cwe1280              | tile                           | 0
Cwe1234              | e203_soc_top                   | 0
Cwe1280              | e203_soc_top                   | 0
