###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Tue Dec  6 15:30:30 2022
#  Design:            ToVerilog
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix ToVerilog_postRoute -outDir timingReports_postRoute
###############################################################
Path 1: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.958
  Arrival Time                  0.980
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   v   | DataIn[1]                                          |            |       |   0.500 |    0.479 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[1]                                          | BU_5VX2    | 0.001 |   0.501 |    0.480 | 
     | _77_38/FE_PHC365_DataIn_1_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.181 |   0.682 |    0.660 | 
     | _77_38/FE_PHC365_DataIn_1_/Q                       |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.682 |    0.660 | 
     | _77_38/g429/B                                      |       | _77_38/FE_PHN365_DataIn_1_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | FA_5VX1    | 0.298 |   0.980 |    0.958 | 
     | _77_38/g429/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[5] | DFRRQ_5VX2 | 0.000 |   0.980 |    0.958 | 
     | 5]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.021 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.022 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.302 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.304 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.480 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.482 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.627 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.629 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.705 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.684 |    0.705 | 
     | 5]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  0.983
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   v   | DataIn[0]                                          |            |       |   0.500 |    0.477 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[0]                                          | BU_5VX1    | 0.000 |   0.500 |    0.477 | 
     | _77_38/FE_PHC364_DataIn_0_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX1    | 0.213 |   0.713 |    0.690 | 
     | _77_38/FE_PHC364_DataIn_0_/Q                       |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | HA_5VX1    | 0.000 |   0.713 |    0.690 | 
     | _77_38/g430/B                                      |       | _77_38/FE_PHN364_DataIn_0_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | HA_5VX1    | 0.270 |   0.983 |    0.960 | 
     | _77_38/g430/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[4] | DFRRQ_5VX2 | 0.000 |   0.983 |    0.960 | 
     | 4]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.023 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.024 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.303 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.306 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.482 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.484 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.629 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.630 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.706 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.001 |   0.684 |    0.707 | 
     | 4]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[15]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[15]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[11]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  0.983
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[11]                                         |   v   | DataIn[11]                                         |            |       |   0.500 |    0.474 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[11]                                         | BU_5VX2    | 0.001 |   0.501 |    0.476 | 
     | _77_38/FE_PHC356_DataIn_11_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.178 |   0.679 |    0.654 | 
     | _77_38/FE_PHC356_DataIn_11_/Q                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.679 |    0.654 | 
     | _77_38/g419/B                                      |       | _77_38/FE_PHN356_DataIn_11_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | FA_5VX1    | 0.303 |   0.983 |    0.957 | 
     | _77_38/g419/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[15 | DFRRQ_5VX1 | 0.000 |   0.983 |    0.957 | 
     | 15]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.026 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.027 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.306 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.308 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.484 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.489 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.633 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.635 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.707 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.707 | 
     | 15]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  0.990
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |    0.472 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[2]                                          | BU_5VX2    | 0.001 |   0.501 |    0.473 | 
     | _77_38/FE_PHC363_DataIn_2_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.190 |   0.691 |    0.663 | 
     | _77_38/FE_PHC363_DataIn_2_/Q                       |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.691 |    0.663 | 
     | _77_38/g428/B                                      |       | _77_38/FE_PHN363_DataIn_2_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | FA_5VX1    | 0.299 |   0.990 |    0.962 | 
     | _77_38/g428/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[6] | DFRRQ_5VX2 | 0.000 |   0.990 |    0.962 | 
     | 6]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.028 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.029 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.308 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.311 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.487 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.490 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.641 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.643 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.714 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.002 |   0.688 |    0.716 | 
     | 6]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  0.997
  Slack Time                    0.033
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |    0.467 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[3]                                          | BU_5VX2    | 0.001 |   0.501 |    0.468 | 
     | _77_38/FE_PHC362_DataIn_3_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.661 | 
     | _77_38/FE_PHC362_DataIn_3_/Q                       |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.661 | 
     | _77_38/g427/B                                      |       | _77_38/FE_PHN362_DataIn_3_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | FA_5VX1    | 0.303 |   0.997 |    0.964 | 
     | _77_38/g427/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[7] | DFRRQ_5VX1 | 0.000 |   0.997 |    0.964 | 
     | 7]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.033 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.035 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.314 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.316 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.492 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.495 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.647 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.649 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.720 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.722 | 
     | 7]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[16]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[16]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  0.989
  Slack Time                    0.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.466 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.468 | 
     | _77_38/FE_PHC368_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.184 |   0.686 |    0.651 | 
     | _77_38/FE_PHC368_DataIn_12_/Q                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.686 |    0.651 | 
     | _77_38/g418/B                                      |       | _77_38/FE_PHN368_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | FA_5VX1    | 0.304 |   0.989 |    0.955 | 
     | _77_38/g418/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[16 | DFRRQ_5VX2 | 0.000 |   0.989 |    0.955 | 
     | 16]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.034 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.036 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.315 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.317 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.493 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.498 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.642 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.644 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.715 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.681 |    0.716 | 
     | 16]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[4]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  0.993
  Slack Time                    0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[4]                                          |   v   | DataIn[4]                                          |            |       |   0.500 |    0.464 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[4]                                          | BU_5VX2    | 0.001 |   0.501 |    0.465 | 
     | _77_38/FE_PHC359_DataIn_4_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.193 |   0.694 |    0.658 | 
     | _77_38/FE_PHC359_DataIn_4_/Q                       |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.694 |    0.658 | 
     | _77_38/g426/B                                      |       | _77_38/FE_PHN359_DataIn_4_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | FA_5VX1    | 0.299 |   0.993 |    0.957 | 
     | _77_38/g426/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[8] | DFRRQ_5VX1 | 0.000 |   0.993 |    0.957 | 
     | 8]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.036 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.037 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.316 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.319 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.495 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.499 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.644 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.645 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.717 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.717 | 
     | 8]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  0.997
  Slack Time                    0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   v   | DataIn[8]                                          |            |       |   0.500 |    0.459 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[8]                                          | BU_5VX2    | 0.001 |   0.500 |    0.460 | 
     | _77_38/FE_PHC358_DataIn_8_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.187 |   0.688 |    0.647 | 
     | _77_38/FE_PHC358_DataIn_8_/Q                       |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.688 |    0.647 | 
     | _77_38/g422/B                                      |       | _77_38/FE_PHN358_DataIn_8_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | FA_5VX1    | 0.310 |   0.997 |    0.956 | 
     | _77_38/g422/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[12 | DFRRQ_5VX1 | 0.000 |   0.997 |    0.956 | 
     | 12]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.041 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.042 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.321 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.323 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.499 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.504 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.648 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.650 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.722 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.722 | 
     | 12]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.957
  Arrival Time                  1.004
  Slack Time                    0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   v   | DataIn[5]                                          |            |       |   0.500 |    0.453 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[5]                                          | BU_5VX2    | 0.001 |   0.501 |    0.454 | 
     | _77_38/FE_PHC361_DataIn_5_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.196 |   0.697 |    0.650 | 
     | _77_38/FE_PHC361_DataIn_5_/Q                       |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.697 |    0.650 | 
     | _77_38/g425/B                                      |       | _77_38/FE_PHN361_DataIn_5_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | FA_5VX1    | 0.307 |   1.004 |    0.957 | 
     | _77_38/g425/S                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[9] | DFRRQ_5VX1 | 0.000 |   1.004 |    0.957 | 
     | 9]/D                                               |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.048 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.049 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.328 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.330 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.506 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.511 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.655 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.657 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.728 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.729 | 
     | 9]/C                                               |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[14]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[14]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.003
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |    0.450 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[10]                                         | BU_5VX2    | 0.001 |   0.501 |    0.451 | 
     | _77_38/FE_PHC357_DataIn_10_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.180 |   0.682 |    0.632 | 
     | _77_38/FE_PHC357_DataIn_10_/Q                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.682 |    0.632 | 
     | _77_38/g420/B                                      |       | _77_38/FE_PHN357_DataIn_10_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | FA_5VX1    | 0.322 |   1.003 |    0.953 | 
     | _77_38/g420/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[14 | DFRRQ_5VX2 | 0.000 |   1.003 |    0.953 | 
     | 14]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.050 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.051 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.330 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.333 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.509 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.513 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.658 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.659 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.731 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX2 | 0.000 |   0.681 |    0.731 | 
     | 14]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[7]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.681
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.011
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[7]                                          |   v   | DataIn[7]                                          |            |       |   0.500 |    0.444 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[7]                                          | BU_5VX2    | 0.000 |   0.500 |    0.445 | 
     | _77_38/FE_PHC360_DataIn_7_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.189 |   0.689 |    0.634 | 
     | _77_38/FE_PHC360_DataIn_7_/Q                       |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.689 |    0.634 | 
     | _77_38/g423/B                                      |       | _77_38/FE_PHN360_DataIn_7_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | FA_5VX1    | 0.322 |   1.011 |    0.956 | 
     | _77_38/g423/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[11 | DFRRQ_5VX1 | 0.000 |   1.011 |    0.956 | 
     | 11]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.056 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.057 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.336 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.338 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.514 | 
     | clk__L3_I2/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.004 |   0.463 |    0.519 | 
     | clk__L3_I2/Q                                       |   v   | clk__L3_N2 | BU_5VX12   | 0.145 |   0.608 |    0.663 | 
     | clk__L4_I4/A                                       |   v   | clk__L3_N2 | IN_5VX6    | 0.002 |   0.609 |    0.665 | 
     | clk__L4_I4/Q                                       |   ^   | clk__L4_N4 | IN_5VX6    | 0.072 |   0.681 |    0.736 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N4 | DFRRQ_5VX1 | 0.000 |   0.681 |    0.737 | 
     | 11]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[13]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[13]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.960
  Arrival Time                  1.054
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |    0.406 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[9]                                          | BU_5VX2    | 0.001 |   0.501 |    0.407 | 
     | _77_38/FE_PHC367_DataIn_9_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.196 |   0.696 |    0.603 | 
     | _77_38/FE_PHC367_DataIn_9_/Q                       |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.696 |    0.603 | 
     | _77_38/g421/B                                      |       | _77_38/FE_PHN367_DataIn_9_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | FA_5VX1    | 0.358 |   1.054 |    0.960 | 
     | _77_38/g421/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[13 | DFRRQ_5VX1 | 0.000 |   1.054 |    0.960 | 
     | 13]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.094 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.095 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.374 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.376 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.553 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.556 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.707 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.709 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.780 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.782 | 
     | 13]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                               (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.684
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.954
  Arrival Time                  1.068
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   v   | DataIn[6]                                          |            |       |   0.500 |    0.386 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[6]                                          | BU_5VX2    | 0.001 |   0.501 |    0.386 | 
     | _77_38/FE_PHC366_DataIn_6_/A                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.192 |   0.692 |    0.578 | 
     | _77_38/FE_PHC366_DataIn_6_/Q                       |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.692 |    0.578 | 
     | _77_38/g424/B                                      |       | _77_38/FE_PHN366_DataIn_6_                         |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | FA_5VX1    | 0.376 |   1.068 |    0.954 | 
     | _77_38/g424/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[10 | DFRRQ_5VX2 | 0.000 |   1.068 |    0.954 | 
     | 10]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.114 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.115 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.395 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.397 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.573 | 
     | clk__L3_I3/A                                       |   v   | clk__L2_N0 | BU_5VX12   | 0.002 |   0.461 |    0.575 | 
     | clk__L3_I3/Q                                       |   v   | clk__L3_N3 | BU_5VX12   | 0.145 |   0.606 |    0.720 | 
     | clk__L4_I5/A                                       |   v   | clk__L3_N3 | IN_5VX6    | 0.002 |   0.607 |    0.722 | 
     | clk__L4_I5/Q                                       |   ^   | clk__L4_N5 | IN_5VX6    | 0.076 |   0.683 |    0.798 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N5 | DFRRQ_5VX2 | 0.000 |   0.684 |    0.798 | 
     | 10]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[19]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[19]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.083
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.382 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.384 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.657 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.657 | 
     | _77_38/g415/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | FA_5VX1    | 0.307 |   1.083 |    0.964 | 
     | _77_38/g415/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[19 | DFRRQ_5VX1 | 0.000 |   1.083 |    0.964 | 
     | 19]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.118 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.120 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.399 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.401 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.577 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.580 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.732 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.734 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.805 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.002 |   0.688 |    0.806 | 
     | 19]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[17]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[17]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.962
  Arrival Time                  1.082
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.380 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.382 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.655 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.655 | 
     | _77_38/g417/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | FA_5VX1    | 0.307 |   1.082 |    0.962 | 
     | _77_38/g417/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[17 | DFRRQ_5VX2 | 0.000 |   1.082 |    0.962 | 
     | 17]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.120 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.122 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.401 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.403 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.579 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.582 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.734 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.736 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.807 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX2 | 0.001 |   0.688 |    0.808 | 
     | 17]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[18]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[18]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.963
  Arrival Time                  1.091
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.372 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.374 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.647 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | FA_5VX1    | 0.000 |   0.775 |    0.647 | 
     | _77_38/g416/B                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | FA_5VX1    | 0.316 |   1.091 |    0.963 | 
     | _77_38/g416/S                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[18 | DFRRQ_5VX1 | 0.000 |   1.091 |    0.963 | 
     | 18]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.128 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.129 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.408 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.411 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.587 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.590 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.741 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.743 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.814 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.688 |    0.816 | 
     | 18]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_
reg[20]/C 
Endpoint:   u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[20]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[12]                                              (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.688
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.964
  Arrival Time                  1.156
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[12]                                         |   v   | DataIn[12]                                         |            |       |   0.500 |    0.307 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | DataIn[12]                                         | BU_5VX2    | 0.002 |   0.502 |    0.309 | 
     | _77_38/FE_PHC355_DataIn_12_/A                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | BU_5VX2    | 0.273 |   0.775 |    0.582 | 
     | _77_38/FE_PHC355_DataIn_12_/Q                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add | EO3_5VX1   | 0.000 |   0.775 |    0.582 | 
     | _77_38/g414/C                                      |       | _77_38/FE_PHN355_DataIn_12_                        |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/final_adder_add |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | EO3_5VX1   | 0.382 |   1.156 |    0.964 | 
     | _77_38/g414/Q                                      |       | ]                                                  |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/Sum_add_temp[20 | DFRRQ_5VX1 | 0.000 |   1.156 |    0.964 | 
     | 20]/D                                              |       | ]                                                  |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.194 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.473 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.475 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.651 | 
     | clk__L3_I1/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.003 |   0.462 |    0.655 | 
     | clk__L3_I1/Q                                       |   v   | clk__L3_N1 | BU_5VX16   | 0.151 |   0.613 |    0.806 | 
     | clk__L4_I2/A                                       |   v   | clk__L3_N1 | IN_5VX8    | 0.002 |   0.615 |    0.808 | 
     | clk__L4_I2/Q                                       |   ^   | clk__L4_N2 | IN_5VX8    | 0.071 |   0.686 |    0.879 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/Delay_out1_reg[ |   ^   | clk__L4_N2 | DFRRQ_5VX1 | 0.001 |   0.688 |    0.881 | 
     | 20]/C                                              |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[6]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.956
  Arrival Time                  1.478
  Slack Time                    0.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.022 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.021 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.067 |   0.567 |    0.045 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.567 |    0.045 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.125 |   0.692 |    0.170 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.692 |    0.170 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.186 |   0.878 |    0.356 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.878 |    0.356 | 
     | _40_groupi/g5036/A                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.110 |   0.989 |    0.467 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.989 |    0.467 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1  | 0.252 |   1.241 |    0.719 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   v   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8    | 0.000 |   1.241 |    0.719 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   v   | DC_Out[6]                                          | BU_5VX8    | 0.233 |   1.474 |    0.951 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   v   | DC_Out[6]                                          | DFRRQ_5VX1 | 0.005 |   1.478 |    0.956 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.522 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.523 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.802 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.805 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    0.981 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    0.986 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.140 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.141 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.207 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[6] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.208 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[1]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.573
  Slack Time                    0.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -0.118 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.118 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.645 |    0.027 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.645 |    0.027 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.120 |   0.764 |    0.147 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.764 |    0.147 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.170 |   0.934 |    0.316 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.934 |    0.316 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.091 |   1.025 |    0.407 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0   | 0.000 |   1.025 |    0.407 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0   | 0.276 |   1.301 |    0.683 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   v   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6    | 0.000 |   1.301 |    0.683 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   v   | DC_Out[1]                                          | BU_5VX6    | 0.262 |   1.563 |    0.945 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   v   | DC_Out[1]                                          | DFRRQ_5VX1 | 0.010 |   1.573 |    0.955 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.618 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.619 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.898 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.901 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.077 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    1.082 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.236 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.237 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.303 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[1] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.304 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[3]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[2]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.946
  Arrival Time                  1.624
  Slack Time                    0.678
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |            |       |   0.500 |   -0.178 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1  | 0.001 |   0.501 |   -0.177 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.253 |   0.754 |    0.076 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.001 |   0.755 |    0.077 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.899 |    0.221 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.899 |    0.221 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.083 |   0.981 |    0.303 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.981 |    0.303 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.182 |   1.163 |    0.485 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.163 |    0.485 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4   | 0.131 |   1.294 |    0.616 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1    | 0.002 |   1.296 |    0.618 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1    | 0.327 |   1.623 |    0.945 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   v   | DC_Out[3]                                          | DFRRQ_5VX1 | 0.001 |   1.624 |    0.946 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.678 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.679 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    0.958 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    0.960 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.137 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    1.141 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.295 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.297 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.363 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[3] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.364 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[12]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[10]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.953
  Arrival Time                  1.696
  Slack Time                    0.742
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |            |       |   0.500 |   -0.242 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1   | 0.002 |   0.502 |   -0.241 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.119 |   0.621 |   -0.121 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.621 |   -0.121 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.109 |   0.730 |   -0.012 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.730 |   -0.012 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.163 |   0.893 |    0.150 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.000 |   0.893 |    0.150 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1  | 0.090 |   0.983 |    0.240 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1   | 0.000 |   0.983 |    0.240 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1   | 0.282 |   1.265 |    0.523 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   v   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6    | 0.000 |   1.265 |    0.523 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6    | 0.180 |   1.446 |    0.703 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   v   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1    | 0.000 |   1.446 |    0.703 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1    | 0.250 |   1.696 |    0.953 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   v   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | DFRRQ_5VX1 | 0.000 |   1.696 |    0.953 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.742 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.744 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.023 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.025 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.201 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    1.206 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.360 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.362 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.427 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[12 |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.428 | 
     | ]/C                                                |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[0]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[0]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.937
  Arrival Time                  1.750
  Slack Time                    0.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -0.314 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -0.313 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.645 |   -0.169 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.645 |   -0.169 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.209 |   0.854 |    0.041 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.854 |    0.041 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.145 |   0.999 |    0.186 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.999 |    0.186 | 
     | _40_groupi/g5090/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.161 |   1.160 |    0.347 | 
     | _40_groupi/g5090/Q                                 |       | _40_groupi/n_109                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.160 |    0.347 | 
     | _40_groupi/g5025/A                                 |       | _40_groupi/n_109                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.184 |   1.344 |    0.531 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.344 |    0.531 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DC_Out[0]                                          | EN2_5VX4   | 0.400 |   1.744 |    0.930 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   v   | DC_Out[0]                                          | DFRRQ_5VX1 | 0.006 |   1.750 |    0.937 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.814 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.815 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.094 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.096 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.272 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    1.277 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.431 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.433 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.499 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[0] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.500 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[11]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.937
  Arrival Time                  1.761
  Slack Time                    0.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |            |       |   0.500 |   -0.325 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1   | 0.002 |   0.502 |   -0.323 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.096 |   0.597 |   -0.227 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.597 |   -0.227 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.112 |   0.709 |   -0.115 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.709 |   -0.115 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.101 |   0.811 |   -0.014 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.811 |   -0.014 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.112 |   0.923 |    0.098 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.923 |    0.098 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.258 |   1.181 |    0.357 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8    | 0.000 |   1.181 |    0.357 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8    | 0.079 |   1.261 |    0.436 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1    | 0.000 |   1.261 |    0.436 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1    | 0.498 |   1.759 |    0.934 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   v   | FE_OCPN184_DC_Out_11_                              | DFRRQ_5VX1 | 0.002 |   1.761 |    0.937 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.825 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.826 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    1.105 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    1.108 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    1.287 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.466 |    1.290 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    1.451 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    1.455 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.518 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[11 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.519 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[4]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.949
  Arrival Time                  1.809
  Slack Time                    0.860
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |   -0.360 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[3]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.359 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.122 |   0.623 |   -0.237 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.623 |   -0.237 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.122 |   0.745 |   -0.115 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.745 |   -0.115 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.174 |   0.919 |    0.059 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.919 |    0.059 | 
     | _40_groupi/g5032/B                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.141 |   1.059 |    0.200 | 
     | _40_groupi/g5032/Q                                 |       | _40_groupi/n_148                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.059 |    0.200 | 
     | _40_groupi/FE_RC_1123_0/B                          |       | _40_groupi/n_148                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2  | 0.248 |   1.308 |    0.448 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   v   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8    | 0.000 |   1.308 |    0.448 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8    | 0.185 |   1.493 |    0.634 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   v   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2    | 0.001 |   1.494 |    0.635 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   v   | DC_Out[4]                                          | BU_5VX2    | 0.314 |   1.808 |    0.948 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   v   | DC_Out[4]                                          | DFRRQ_5VX1 | 0.001 |   1.809 |    0.949 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.860 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.861 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.140 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.142 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.318 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    1.323 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.477 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.479 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.545 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[4] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.545 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[10]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[9]                                             (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.694
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.913
  Arrival Time                  1.887
  Slack Time                    0.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |            |       |   0.500 |   -0.474 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1   | 0.002 |   0.502 |   -0.472 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.112 |   0.614 |   -0.360 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.614 |   -0.360 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.098 |   0.712 |   -0.262 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.712 |   -0.262 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.160 |   0.872 |   -0.102 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.872 |   -0.102 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.074 |   0.946 |   -0.028 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2   | 0.000 |   0.946 |   -0.028 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2   | 0.183 |   1.129 |    0.155 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   v   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1    | 0.000 |   1.129 |    0.155 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   v   | DC_Out[10]                                         | BU_5VX1    | 0.755 |   1.884 |    0.910 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   v   | DC_Out[10]                                         | DFRRQ_5VX1 | 0.003 |   1.887 |    0.913 | 
     | ]/D                                                |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |             |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+-------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk         |            |       |   0.000 |    0.974 | 
     | clk__L1_I0/A                                       |   ^   | clk         | IN_5VX16   | 0.001 |   0.001 |    0.975 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0  | IN_5VX16   | 0.279 |   0.280 |    1.254 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0  | BU_5VX16   | 0.003 |   0.283 |    1.257 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.180 |   0.463 |    1.437 | 
     | clk__L3_I6/A                                       |   v   | clk__L2_N1  | BU_5VX16   | 0.003 |   0.465 |    1.439 | 
     | clk__L3_I6/Q                                       |   v   | clk__L3_N6  | BU_5VX16   | 0.161 |   0.626 |    1.600 | 
     | clk__L4_I10/A                                      |   v   | clk__L3_N6  | IN_5VX8    | 0.004 |   0.630 |    1.604 | 
     | clk__L4_I10/Q                                      |   ^   | clk__L4_N10 | IN_5VX8    | 0.064 |   0.694 |    1.668 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[10 |   ^   | clk__L4_N10 | DFRRQ_5VX1 | 0.000 |   0.694 |    1.668 | 
     | ]/C                                                |       |             |            |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[5]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[3]                                            (v) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.937
  Arrival Time                  1.933
  Slack Time                    0.995
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[3]                                          |   v   | DataIn[3]                                          |            |       |   0.500 |   -0.495 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[3]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.494 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.122 |   0.623 |   -0.372 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.623 |   -0.372 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.122 |   0.745 |   -0.251 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.745 |   -0.251 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.174 |   0.919 |   -0.077 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   0.919 |   -0.077 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.093 |   1.011 |    0.016 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.011 |    0.016 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2  | 0.300 |   1.312 |    0.316 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   v   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1    | 0.001 |   1.313 |    0.318 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    | 0.219 |   1.532 |    0.536 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   v   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1    | 0.000 |   1.532 |    0.536 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   v   | DC_Out[5]                                          | BU_5VX1    | 0.400 |   1.931 |    0.936 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   v   | DC_Out[5]                                          | DFRRQ_5VX1 | 0.001 |   1.933 |    0.937 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    0.995 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    0.996 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.276 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.278 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.454 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    1.459 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.613 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.614 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.680 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[5] |   ^   | clk__L4_N1 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.681 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[8]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[6]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.695
+ Hold                          0.066
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.961
  Arrival Time                  1.963
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -0.502 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.001 |   0.501 |   -0.501 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.310 |   0.810 |   -0.191 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.810 |   -0.191 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.132 |   0.942 |   -0.060 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.942 |   -0.060 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.159 |   1.101 |    0.099 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.000 |   1.101 |    0.099 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.095 |   1.196 |    0.194 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.196 |    0.194 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.124 |   1.319 |    0.317 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    | 0.000 |   1.319 |    0.317 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    | 0.092 |   1.411 |    0.409 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    | 0.000 |   1.411 |    0.409 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    | 0.267 |   1.678 |    0.676 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | 0.001 |   1.679 |    0.677 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    | 0.284 |   1.963 |    0.961 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   v   | DC_Out[8]                                          | DFRRQ_5VX1 | 0.000 |   1.963 |    0.961 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.003 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.282 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    1.285 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    1.465 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.003 |   0.466 |    1.468 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.161 |   0.627 |    1.628 | 
     | clk__L4_I9/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.004 |   0.631 |    1.633 | 
     | clk__L4_I9/Q                                       |   ^   | clk__L4_N9 | IN_5VX8    | 0.064 |   0.694 |    1.696 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[8] |   ^   | clk__L4_N9 | DFRRQ_5VX1 | 0.000 |   0.695 |    1.697 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[2]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[1]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.955
  Arrival Time                  1.963
  Slack Time                    1.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |       |   0.500 |   -0.508 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.508 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.100 |   0.601 |   -0.407 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.601 |   -0.407 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.176 |   0.777 |   -0.232 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.777 |   -0.232 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.197 |   0.973 |   -0.035 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.000 |   0.973 |   -0.035 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.076 |   1.049 |    0.041 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.049 |    0.041 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  | 0.237 |   1.286 |    0.278 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | 0.000 |   1.286 |    0.278 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    | 0.199 |   1.486 |    0.477 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    | 0.004 |   1.489 |    0.481 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.224 |   1.713 |    0.705 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.000 |   1.713 |    0.705 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    | 0.250 |   1.963 |    0.955 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   v   | DC_Out[2]                                          | DFRRQ_5VX1 | 0.000 |   1.963 |    0.955 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.008 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.010 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.289 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.291 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.467 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.463 |    1.472 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.626 | 
     | clk__L4_I0/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.628 | 
     | clk__L4_I0/Q                                       |   ^   | clk__L4_N0 | IN_5VX8    | 0.066 |   0.685 |    1.694 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[2] |   ^   | clk__L4_N0 | DFRRQ_5VX1 | 0.001 |   0.686 |    1.694 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[7]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[5]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.686
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.907
  Arrival Time                  1.969
  Slack Time                    1.062
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |            |       |   0.500 |   -0.562 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1   | 0.001 |   0.501 |   -0.561 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.067 |   0.567 |   -0.494 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.567 |   -0.494 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.125 |   0.692 |   -0.369 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.692 |   -0.369 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.186 |   0.878 |   -0.183 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.878 |   -0.183 | 
     | _40_groupi/FE_RC_924_0/B                           |       | _40_groupi/n_112                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.095 |   0.973 |   -0.088 | 
     | _40_groupi/FE_RC_924_0/Q                           |       | _40_groupi/FE_RN_669_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.973 |   -0.088 | 
     | _40_groupi/FE_RC_923_0/B                           |       | _40_groupi/FE_RN_669_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.154 |   1.128 |    0.066 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2   | 0.000 |   1.128 |    0.066 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2   | 0.223 |   1.351 |    0.289 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6    | 0.000 |   1.351 |    0.289 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6    | 0.154 |   1.505 |    0.444 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1    | 0.000 |   1.505 |    0.444 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1    | 0.460 |   1.966 |    0.904 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   v   | DC_Out[7]                                          | DFRRQ_5VX4 | 0.003 |   1.969 |    0.907 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.062 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.063 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.342 | 
     | clk__L2_I0/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.002 |   0.283 |    1.344 | 
     | clk__L2_I0/Q                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.176 |   0.459 |    1.520 | 
     | clk__L3_I0/A                                       |   v   | clk__L2_N0 | BU_5VX16   | 0.005 |   0.464 |    1.525 | 
     | clk__L3_I0/Q                                       |   v   | clk__L3_N0 | BU_5VX16   | 0.154 |   0.618 |    1.679 | 
     | clk__L4_I1/A                                       |   v   | clk__L3_N0 | IN_5VX8    | 0.002 |   0.619 |    1.681 | 
     | clk__L4_I1/Q                                       |   ^   | clk__L4_N1 | IN_5VX8    | 0.066 |   0.685 |    1.747 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[7] |   ^   | clk__L4_N1 | DFRRQ_5VX4 | 0.001 |   0.686 |    1.747 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_FI_Full1/u_GilbertTransformer/Delay1_out1_
reg[9]/C 
Endpoint:   u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9]/D (v) checked 
with  leading edge of 'Clock'
Beginpoint: DataIn[8]                                            (^) triggered 
by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.707
+ Hold                          0.042
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                 0.949
  Arrival Time                  2.485
  Slack Time                    1.536
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |       |   0.500 |   -1.036 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   | 0.001 |   0.501 |   -1.036 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.320 |   0.821 |   -0.716 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.821 |   -0.716 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.964 |   -0.572 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.000 |   0.964 |   -0.572 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.232 |   1.197 |   -0.340 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   1.197 |   -0.340 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.132 |   1.329 |   -0.207 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.329 |   -0.207 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   | 0.107 |   1.436 |   -0.100 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.436 |   -0.100 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.223 |   1.659 |    0.123 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.659 |    0.123 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.272 |   1.931 |    0.395 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.931 |    0.395 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    | 0.550 |   2.481 |    0.945 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   v   | DC_Out[9]                                          | DFRRQ_5VX1 | 0.004 |   2.485 |    0.949 | 
     | /D                                                 |       |                                                    |            |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |            |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |            |       |   0.000 |    1.536 | 
     | clk__L1_I0/A                                       |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |    1.538 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0 | IN_5VX16   | 0.279 |   0.280 |    1.817 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0 | BU_5VX16   | 0.003 |   0.283 |    1.820 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.180 |   0.463 |    1.999 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1 | BU_5VX16   | 0.003 |   0.466 |    2.002 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5 | BU_5VX16   | 0.161 |   0.627 |    2.163 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5 | IN_5VX8    | 0.004 |   0.631 |    2.167 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8 | IN_5VX8    | 0.075 |   0.706 |    2.242 | 
     | u_FI_Full1/u_GilbertTransformer/Delay1_out1_reg[9] |   ^   | clk__L4_N8 | DFRRQ_5VX1 | 0.001 |   0.707 |    2.243 | 
     | /C                                                 |       |            |            |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   DC_Out[6] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.463
  Slack Time                    1.763
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.263 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.263 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.067 |   0.567 |   -1.196 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.567 |   -1.196 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.125 |   0.692 |   -1.071 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.692 |   -1.071 | 
     | _40_groupi/g5058/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.117 |   0.809 |   -0.954 | 
     | _40_groupi/g5058/Q                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.809 |   -0.954 | 
     | _40_groupi/g5036/B                                 |       | _40_groupi/n_135                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.171 |   0.980 |   -0.784 | 
     | _40_groupi/g5036/Q                                 |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.980 |   -0.784 | 
     | _40_groupi/FE_RC_1019_0/B                          |       | _40_groupi/n_145                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | NA22_5VX1 | 0.227 |   1.206 |   -0.557 | 
     | _40_groupi/FE_RC_1019_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/A                    |   ^   | u_FI_Full1/FE_OFN15_DC_Out_6_                      | BU_5VX8   | 0.000 |   1.206 |   -0.557 | 
     | u_FI_Full1/FE_OFC16_DC_Out_6_/Q                    |   ^   | DC_Out[6]                                          | BU_5VX8   | 0.252 |   1.458 |   -0.305 | 
     | DC_Out[6]                                          |   ^   | DC_Out[6]                                          | ToVerilog | 0.005 |   1.463 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   DC_Out[1] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.538
  Slack Time                    1.838
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |           |       |   0.500 |   -1.338 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1  | 0.000 |   0.500 |   -1.338 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.144 |   0.645 |   -1.194 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.645 |   -1.194 | 
     | _40_groupi/FE_RC_512_0/C                           |       | _40_groupi/FE_RN_370_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.120 |   0.765 |   -1.074 | 
     | _40_groupi/FE_RC_512_0/Q                           |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.765 |   -1.074 | 
     | _40_groupi/g5086/B                                 |       | _40_groupi/n_212                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.170 |   0.934 |   -0.904 | 
     | _40_groupi/g5086/Q                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.934 |   -0.904 | 
     | _40_groupi/g5033/A                                 |       | _40_groupi/n_113                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.091 |   1.025 |   -0.814 | 
     | _40_groupi/g5033/Q                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX0  | 0.000 |   1.025 |   -0.814 | 
     | _40_groupi/g5097/A                                 |       | _40_groupi/n_147                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | EN2_5VX0  | 0.222 |   1.247 |   -0.592 | 
     | _40_groupi/g5097/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/A                    |   ^   | u_FI_Full1/FE_OFN25_DC_Out_1_                      | BU_5VX6   | 0.000 |   1.247 |   -0.592 | 
     | u_FI_Full1/FE_OFC26_DC_Out_1_/Q                    |   ^   | DC_Out[1]                                          | BU_5VX6   | 0.282 |   1.529 |   -0.310 | 
     | DC_Out[1]                                          |   ^   | DC_Out[1]                                          | ToVerilog | 0.010 |   1.538 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   DC_Out[3] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[2] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.624
  Slack Time                    1.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[2]                                          |   v   | DataIn[2]                                          |           |       |   0.500 |   -1.424 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[2]                                          | NA22_5VX1 | 0.001 |   0.501 |   -1.423 | 
     | _40_groupi/FE_RC_562_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.253 |   0.754 |   -1.170 | 
     | _40_groupi/FE_RC_562_0/Q                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.001 |   0.755 |   -1.169 | 
     | _40_groupi/FE_RC_650_0/A                           |       | _40_groupi/n_216                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.144 |   0.899 |   -1.025 | 
     | _40_groupi/FE_RC_650_0/Q                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.899 |   -1.025 | 
     | _40_groupi/FE_RC_649_0/B                           |       | _40_groupi/FE_RN_473_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.083 |   0.981 |   -0.942 | 
     | _40_groupi/FE_RC_649_0/Q                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.981 |   -0.942 | 
     | _40_groupi/FE_RC_648_0/A                           |       | _40_groupi/FE_RN_474_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.182 |   1.163 |   -0.761 | 
     | _40_groupi/FE_RC_648_0/Q                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   1.163 |   -0.761 | 
     | _40_groupi/FE_RC_871_0/B                           |       | _40_groupi/FE_RN_475_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | NA2_5VX4  | 0.131 |   1.294 |   -0.630 | 
     | _40_groupi/FE_RC_871_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/A                  |   v   | u_FI_Full1/FE_OCPN270_DC_Out_3_                    | BU_5VX1   | 0.002 |   1.296 |   -0.628 | 
     | u_FI_Full1/FE_OCPC271_DC_Out_3_/Q                  |   v   | DC_Out[3]                                          | BU_5VX1   | 0.327 |   1.623 |   -0.301 | 
     | DC_Out[3]                                          |   v   | DC_Out[3]                                          | ToVerilog | 0.001 |   1.624 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   DC_Out[0] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[0] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.657
  Slack Time                    1.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[0]                                          |   ^   | DataIn[0]                                          |            |       |   0.500 |   -1.457 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[0]                                          | NA2_5VX1   | 0.000 |   0.500 |   -1.457 | 
     | _40_groupi/FE_RC_513_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.645 |   -1.312 | 
     | _40_groupi/FE_RC_513_0/Q                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.645 |   -1.312 | 
     | _40_groupi/FE_RC_507_0/A                           |       | _40_groupi/FE_RN_370_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.209 |   0.854 |   -1.103 | 
     | _40_groupi/FE_RC_507_0/Q                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   0.854 |   -1.103 | 
     | _40_groupi/FE_RC_590_0/B                           |       | _40_groupi/FE_RN_375_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.145 |   0.999 |   -0.958 | 
     | _40_groupi/FE_RC_590_0/Q                           |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.999 |   -0.958 | 
     | _40_groupi/g5090/A                                 |       | _40_groupi/n_213                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.161 |   1.160 |   -0.797 | 
     | _40_groupi/g5090/Q                                 |       | _40_groupi/n_109                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   1.160 |   -0.797 | 
     | _40_groupi/g5025/A                                 |       | _40_groupi/n_109                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.184 |   1.344 |   -0.613 | 
     | _40_groupi/g5025/Q                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX4   | 0.000 |   1.344 |   -0.613 | 
     | _40_groupi/g5098/A                                 |       | _40_groupi/n_153                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DC_Out[0]                                          | EN2_5VX4   | 0.307 |   1.651 |   -0.306 | 
     | _40_groupi/g5098/Q                                 |       |                                                    |            |       |         |          | 
     | DC_Out[0]                                          |   ^   | DC_Out[0]                                          | ToVerilog  | 0.006 |   1.657 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   DC_Out[4] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.805
  Slack Time                    2.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |       |   0.500 |   -1.604 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.604 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.104 |   0.605 |   -1.500 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.605 |   -1.500 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.135 |   0.740 |   -1.364 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.740 |   -1.364 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.106 |   0.846 |   -1.259 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.846 |   -1.259 | 
     | _40_groupi/g5032/B                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.194 |   1.040 |   -1.065 | 
     | _40_groupi/g5032/Q                                 |       | _40_groupi/n_148                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   1.040 |   -1.065 | 
     | _40_groupi/FE_RC_1123_0/B                          |       | _40_groupi/n_148                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | NA22_5VX2 | 0.229 |   1.269 |   -0.836 | 
     | _40_groupi/FE_RC_1123_0/Q                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/A                    |   ^   | u_FI_Full1/FE_OFN38_DC_Out_4_                      | BU_5VX8   | 0.000 |   1.269 |   -0.836 | 
     | u_FI_Full1/FE_OFC39_DC_Out_4_/Q                    |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX8   | 0.211 |   1.479 |   -0.625 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/A                  |   ^   | u_FI_Full1/FE_OCPN323_DC_Out_4_                    | BU_5VX2   | 0.001 |   1.480 |   -0.624 | 
     | u_FI_Full1/FE_OCPC324_DC_Out_4_/Q                  |   ^   | DC_Out[4]                                          | BU_5VX2   | 0.323 |   1.803 |   -0.301 | 
     | DC_Out[4]                                          |   ^   | DC_Out[4]                                          | ToVerilog | 0.001 |   1.805 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   DC_Out[10] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.850
  Slack Time                    2.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[9]                                          |   v   | DataIn[9]                                          |           |       |   0.500 |   -1.650 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[9]                                          | NA2_5VX1  | 0.002 |   0.502 |   -1.648 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.112 |   0.614 |   -1.536 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.614 |   -1.536 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.098 |   0.712 |   -1.438 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.712 |   -1.438 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.160 |   0.872 |   -1.278 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.872 |   -1.278 | 
     | _40_groupi/g5028/B                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.074 |   0.946 |   -1.204 | 
     | _40_groupi/g5028/Q                                 |       | _40_groupi/n_152                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EN2_5VX2  | 0.000 |   0.946 |   -1.204 | 
     | _40_groupi/g5093/B                                 |       | _40_groupi/n_152                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | EN2_5VX2  | 0.181 |   1.127 |   -1.023 | 
     | _40_groupi/g5093/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/A                 |   ^   | u_FI_Full1/FE_OFN13_DC_Out_10_                     | BU_5VX1   | 0.000 |   1.127 |   -1.023 | 
     | u_FI_Full1/FE_OCPC172_DC_Out_10_/Q                 |   ^   | DC_Out[10]                                         | BU_5VX1   | 0.718 |   1.845 |   -0.305 | 
     | DC_Out[10]                                         |   ^   | DC_Out[10]                                         | ToVerilog | 0.005 |   1.850 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   DC_Out[5] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[3] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.861
  Slack Time                    2.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[3]                                          |   ^   | DataIn[3]                                          |           |       |   0.500 |   -1.661 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[3]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.660 | 
     | _40_groupi/FE_RC_1065_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.104 |   0.605 |   -1.556 | 
     | _40_groupi/FE_RC_1065_0/Q                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.605 |   -1.556 | 
     | _40_groupi/FE_RC_1064_0/C                          |       | _40_groupi/FE_RN_735_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.135 |   0.740 |   -1.421 | 
     | _40_groupi/FE_RC_1064_0/Q                          |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.740 |   -1.421 | 
     | _40_groupi/g5062/B                                 |       | _40_groupi/n_218                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.106 |   0.846 |   -1.315 | 
     | _40_groupi/g5062/Q                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.846 |   -1.315 | 
     | _40_groupi/g4999/C                                 |       | _40_groupi/n_132                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.108 |   0.954 |   -1.207 | 
     | _40_groupi/g4999/Q                                 |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.954 |   -1.207 | 
     | _40_groupi/FE_RC_776_0/A                           |       | _40_groupi/n_168                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | NA22_5VX2 | 0.299 |   1.253 |   -0.908 | 
     | _40_groupi/FE_RC_776_0/Q                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/A         |   ^   | u_FI_Full1/FE_OFN21_DC_Out_5_                      | BU_5VX1   | 0.001 |   1.254 |   -0.906 | 
     | u_FI_Full1/FE_OCPC346_FE_OFN21_DC_Out_5_/Q         |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   | 0.214 |   1.468 |   -0.693 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/A                    |   ^   | u_FI_Full1/FE_OCPN346_FE_OFN21_DC_Out_5_           | BU_5VX1   | 0.000 |   1.468 |   -0.693 | 
     | u_FI_Full1/FE_OFC23_DC_Out_5_/Q                    |   ^   | DC_Out[5]                                          | BU_5VX1   | 0.392 |   1.860 |   -0.300 | 
     | DC_Out[5]                                          |   ^   | DC_Out[5]                                          | ToVerilog | 0.000 |   1.861 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   Env_Out[12]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.950
  Slack Time                    2.250
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.250 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.250 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -1.982 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -1.980 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -1.824 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -1.822 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -1.681 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.678 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -1.616 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.634 |   -1.616 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.821 |   1.455 |   -0.795 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/C  |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | EO3_5VX1   | 0.003 |   1.458 |   -0.792 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g991/Q  |   ^   | Env_Out[12]                                        | EO3_5VX1   | 0.492 |   1.950 |   -0.300 | 
     | Env_Out[12]                                        |   ^   | Env_Out[12]                                        | ToVerilog  | 0.000 |   1.950 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   DC_Out[2] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[1] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.963
  Slack Time                    2.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[1]                                          |   ^   | DataIn[1]                                          |            |       |   0.500 |   -1.763 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[1]                                          | NA2_5VX1   | 0.001 |   0.501 |   -1.763 | 
     | _40_groupi/FE_RC_1072_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.100 |   0.601 |   -1.662 | 
     | _40_groupi/FE_RC_1072_0/Q                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.000 |   0.601 |   -1.662 | 
     | _40_groupi/FE_RC_1071_0/C                          |       | _40_groupi/FE_RN_740_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1  | 0.176 |   0.776 |   -1.487 | 
     | _40_groupi/FE_RC_1071_0/Q                          |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.000 |   0.776 |   -1.487 | 
     | _40_groupi/FE_RC_409_0/A                           |       | _40_groupi/n_214                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2   | 0.197 |   0.973 |   -1.290 | 
     | _40_groupi/FE_RC_409_0/Q                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.000 |   0.973 |   -1.290 | 
     | _40_groupi/FE_RC_416_0/B                           |       | _40_groupi/FE_RN_300_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX1 | 0.076 |   1.049 |   -1.214 | 
     | _40_groupi/FE_RC_416_0/Q                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2  | 0.000 |   1.049 |   -1.214 | 
     | _40_groupi/FE_RC_410_0/A                           |       | _40_groupi/FE_RN_294_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | NA22_5VX2  | 0.237 |   1.286 |   -0.977 | 
     | _40_groupi/FE_RC_410_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/A                    |   v   | u_FI_Full1/FE_OFN61_DC_Out_2_                      | BU_5VX8    | 0.000 |   1.286 |   -0.977 | 
     | u_FI_Full1/FE_OFC62_DC_Out_2_/Q                    |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX8    | 0.199 |   1.486 |   -0.778 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN328_DC_Out_2_                    | BU_5VX1    | 0.004 |   1.489 |   -0.774 | 
     | u_FI_Full1/FE_OCPC329_DC_Out_2_/Q                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.224 |   1.713 |   -0.550 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/A                  |   v   | u_FI_Full1/FE_OCPN335_DC_Out_2_                    | BU_5VX1    | 0.000 |   1.713 |   -0.550 | 
     | u_FI_Full1/FE_OCPC336_DC_Out_2_/Q                  |   v   | DC_Out[2]                                          | BU_5VX1    | 0.250 |   1.963 |   -0.300 | 
     | DC_Out[2]                                          |   v   | DC_Out[2]                                          | ToVerilog  | 0.000 |   1.963 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   DC_Out[8] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[6] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.963
  Slack Time                    2.263
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[6]                                          |   ^   | DataIn[6]                                          |            |       |   0.500 |   -1.763 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[6]                                          | CAG_5VX1   | 0.001 |   0.501 |   -1.763 | 
     | _40_groupi/FE_RC_1008_0/A                          |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.310 |   0.810 |   -1.453 | 
     | _40_groupi/FE_RC_1008_0/CO                         |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.000 |   0.810 |   -1.453 | 
     | _40_groupi/g5065/B                                 |       | _40_groupi/n_224                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2   | 0.132 |   0.942 |   -1.321 | 
     | _40_groupi/g5065/Q                                 |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   0.942 |   -1.321 | 
     | _40_groupi/FE_RC_10_0/B                            |       | _40_groupi/n_129                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.159 |   1.101 |   -1.163 | 
     | _40_groupi/FE_RC_10_0/Q                            |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.000 |   1.101 |   -1.163 | 
     | _40_groupi/FE_RC_698_0/B                           |       | _40_groupi/n_172                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2_5VX2   | 0.095 |   1.196 |   -1.068 | 
     | _40_groupi/FE_RC_698_0/Q                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.000 |   1.196 |   -1.068 | 
     | _40_groupi/FE_RC_696_0/B                           |       | _40_groupi/FE_RN_509_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NO2I1_5VX4 | 0.124 |   1.319 |   -0.944 | 
     | _40_groupi/FE_RC_696_0/Q                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX6    | 0.000 |   1.319 |   -0.944 | 
     | _40_groupi/FE_RC_697_0/A                           |       | _40_groupi/FE_RN_510_0                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | IN_5VX6    | 0.092 |   1.411 |   -0.852 | 
     | _40_groupi/FE_RC_697_0/Q                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN229_DC_Out_8_                    | BU_5VX3    | 0.000 |   1.411 |   -0.852 | 
     | u_FI_Full1/FE_OCPC292_DC_Out_8_/Q                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX3    | 0.267 |   1.678 |   -0.586 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/A                  |   v   | u_FI_Full1/FE_OCPN292_DC_Out_8_                    | BU_5VX1    | 0.001 |   1.679 |   -0.584 | 
     | u_FI_Full1/FE_OCPC230_DC_Out_8_/Q                  |   v   | DC_Out[8]                                          | BU_5VX1    | 0.284 |   1.963 |   -0.300 | 
     | DC_Out[8]                                          |   v   | DC_Out[8]                                          | ToVerilog  | 0.000 |   1.963 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   DC_Out[7] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[5] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  1.969
  Slack Time                    2.269
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[5]                                          |   ^   | DataIn[5]                                          |           |       |   0.500 |   -1.769 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[5]                                          | NA2_5VX1  | 0.001 |   0.501 |   -1.769 | 
     | _40_groupi/FE_RC_738_0/A                           |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.067 |   0.567 |   -1.702 | 
     | _40_groupi/FE_RC_738_0/Q                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.000 |   0.567 |   -1.702 | 
     | _40_groupi/FE_RC_737_0/C                           |       | _40_groupi/FE_RN_527_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX1 | 0.125 |   0.692 |   -1.577 | 
     | _40_groupi/FE_RC_737_0/Q                           |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.000 |   0.692 |   -1.577 | 
     | _40_groupi/g5087/B                                 |       | _40_groupi/n_222                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | OR2_5VX2  | 0.186 |   0.878 |   -1.391 | 
     | _40_groupi/g5087/Q                                 |       | _40_groupi/n_112                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.878 |   -1.391 | 
     | _40_groupi/FE_RC_924_0/B                           |       | _40_groupi/n_112                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.095 |   0.973 |   -1.296 | 
     | _40_groupi/FE_RC_924_0/Q                           |       | _40_groupi/FE_RN_669_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.000 |   0.973 |   -1.296 | 
     | _40_groupi/FE_RC_923_0/B                           |       | _40_groupi/FE_RN_669_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4  | 0.154 |   1.128 |   -1.142 | 
     | _40_groupi/FE_RC_923_0/Q                           |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO2_5VX2  | 0.000 |   1.128 |   -1.142 | 
     | _40_groupi/g5099/B                                 |       | _40_groupi/n_123                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | EO2_5VX2  | 0.223 |   1.351 |   -0.918 | 
     | _40_groupi/g5099/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/A                    |   v   | u_FI_Full1/FE_OFN10_DC_Out_7_                      | BU_5VX6   | 0.000 |   1.351 |   -0.918 | 
     | u_FI_Full1/FE_OFC11_DC_Out_7_/Q                    |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX6   | 0.154 |   1.505 |   -0.764 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/A                  |   v   | u_FI_Full1/FE_OCPN313_DC_Out_7_                    | BU_5VX1   | 0.000 |   1.505 |   -0.764 | 
     | u_FI_Full1/FE_OCPC314_DC_Out_7_/Q                  |   v   | DC_Out[7]                                          | BU_5VX1   | 0.460 |   1.966 |   -0.304 | 
     | DC_Out[7]                                          |   v   | DC_Out[7]                                          | ToVerilog | 0.004 |   1.969 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   Env_Out[9]                                                      (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.037
  Slack Time                    2.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.337 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.337 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.068 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.066 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -1.911 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -1.909 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -1.767 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.764 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -1.703 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.634 |   -1.702 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.821 |   1.455 |   -0.881 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | IN_5VX1    | 0.004 |   1.459 |   -0.877 | 
     | 06_0/A                                             |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | IN_5VX1    | 0.097 |   1.556 |   -0.781 | 
     | 06_0/Q                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.000 |   1.556 |   -0.781 | 
     | 05_0/A                                             |       | 1_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | AND2_5VX1  | 0.179 |   1.735 |   -0.602 | 
     | 05_0/Q                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.000 |   1.735 |   -0.602 | 
     | 02_0/A                                             |       | 2_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | ON21_5VX1  | 0.123 |   1.857 |   -0.479 | 
     | 02_0/Q                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_6 | NA22_5VX1  | 0.000 |   1.857 |   -0.479 | 
     | 01_0/C                                             |       | 5_0                                                |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[9]                                         | NA22_5VX1  | 0.179 |   2.037 |   -0.300 | 
     | 01_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[9]                                         |   ^   | Env_Out[9]                                         | ToVerilog  | 0.000 |   2.037 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   Env_Out[11]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.051
  Slack Time                    2.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.351 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.351 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.083 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.081 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -1.926 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -1.923 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -1.782 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.779 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -1.718 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.634 |   -1.717 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.821 |   1.455 |   -0.896 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/A |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA2_5VX1   | 0.003 |   1.458 |   -0.893 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1009/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2_5VX1   | 0.256 |   1.714 |   -0.637 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/B |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_4     | NA2I1_5VX1 | 0.000 |   1.714 |   -0.637 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1006/Q |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA2I1_5VX1 | 0.140 |   1.854 |   -0.497 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_7     | NA22_5VX2  | 0.000 |   1.854 |   -0.497 | 
     | 029_0/A                                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   v   | Env_Out[11]                                        | NA22_5VX2  | 0.197 |   2.051 |   -0.300 | 
     | 029_0/Q                                            |       |                                                    |            |       |         |          | 
     | Env_Out[11]                                        |   v   | Env_Out[11]                                        | ToVerilog  | 0.000 |   2.051 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   Env_Out[10]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[11]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.086
  Slack Time                    2.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.386 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.386 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.118 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.116 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -1.960 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -1.958 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -1.816 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -1.813 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -1.752 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX4 | 0.001 |   0.634 |   -1.751 | 
     | ut1_reg[11]/C                                      |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | DFRRQ_5VX4 | 0.821 |   1.455 |   -0.931 | 
     | ut1_reg[11]/Q                                      |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/B |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NO2_5VX2   | 0.003 |   1.459 |   -0.927 | 
     |                                                    |       | 1_cast_1[27]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1008/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NO2_5VX2   | 0.170 |   1.628 |   -0.757 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/A |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_5     | NA2I1_5VX1 | 0.000 |   1.628 |   -0.757 | 
     | N                                                  |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g1007/Q |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | NA2I1_5VX1 | 0.229 |   1.858 |   -0.528 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/A  |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/n_6     | EN2_5VX0   | 0.000 |   1.858 |   -0.528 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/g995/Q  |   ^   | Env_Out[10]                                        | EN2_5VX0   | 0.228 |   2.086 |   -0.300 | 
     | Env_Out[10]                                        |   ^   | Env_Out[10]                                        | ToVerilog  | 0.000 |   2.086 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   DC_Out[11] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[9]  (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.126
  Slack Time                    2.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[9]                                          |   ^   | DataIn[9]                                          |           |       |   0.500 |   -1.926 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[9]                                          | NA2_5VX1  | 0.002 |   0.501 |   -1.924 | 
     | _40_groupi/FE_RC_1111_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.096 |   0.597 |   -1.829 | 
     | _40_groupi/FE_RC_1111_0/Q                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.597 |   -1.829 | 
     | _40_groupi/FE_RC_1110_0/C                          |       | _40_groupi/FE_RN_761_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.112 |   0.709 |   -1.717 | 
     | _40_groupi/FE_RC_1110_0/Q                          |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.000 |   0.709 |   -1.717 | 
     | _40_groupi/g5066/B                                 |       | _40_groupi/n_206                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX2  | 0.101 |   0.811 |   -1.615 | 
     | _40_groupi/g5066/Q                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.811 |   -1.615 | 
     | _40_groupi/g4985/C                                 |       | _40_groupi/n_128                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.112 |   0.923 |   -1.503 | 
     | _40_groupi/g4985/Q                                 |       | _40_groupi/n_177                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.000 |   0.923 |   -1.503 | 
     | _40_groupi/FE_RC_1112_0/B                          |       | _40_groupi/n_177                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA22_5VX2 | 0.258 |   1.181 |   -1.245 | 
     | _40_groupi/FE_RC_1112_0/Q                          |       | _40_groupi/n_181                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | IN_5VX8   | 0.000 |   1.181 |   -1.245 | 
     | _40_groupi/g4973/A                                 |       | _40_groupi/n_181                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_RN_                                  | IN_5VX8   | 0.079 |   1.261 |   -1.165 | 
     | _40_groupi/g4973/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/A                 |   v   | u_FI_Full1/FE_RN_                                  | BU_5VX1   | 0.000 |   1.261 |   -1.165 | 
     | u_FI_Full1/FE_OCPC321_DC_Out_11_/Q                 |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   | 0.498 |   1.759 |   -0.667 | 
     | FE_OCPC185_DC_Out_11_/A                            |   v   | FE_OCPN184_DC_Out_11_                              | BU_5VX1   | 0.002 |   1.761 |   -0.665 | 
     | FE_OCPC185_DC_Out_11_/Q                            |   v   | DC_Out[11]                                         | BU_5VX1   | 0.365 |   2.126 |   -0.300 | 
     | DC_Out[11]                                         |   v   | DC_Out[11]                                         | ToVerilog | 0.000 |   2.126 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   DC_Out[12] (^) checked with  leading edge of 'Clock'
Beginpoint: DataIn[10] (v) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.148
  Slack Time                    2.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | DataIn[10]                                         |   v   | DataIn[10]                                         |           |       |   0.500 |   -1.948 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | DataIn[10]                                         | NA2_5VX1  | 0.002 |   0.502 |   -1.946 | 
     | _40_groupi/FE_RC_1056_0/A                          |       |                                                    |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.119 |   0.621 |   -1.826 | 
     | _40_groupi/FE_RC_1056_0/Q                          |       | _40_groupi/FE_RN_724_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.621 |   -1.826 | 
     | _40_groupi/FE_RC_1054_0/B                          |       | _40_groupi/FE_RN_724_0                             |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.109 |   0.730 |   -1.718 | 
     | _40_groupi/FE_RC_1054_0/Q                          |       | _40_groupi/n_208                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.000 |   0.730 |   -1.718 | 
     | _40_groupi/g5045/B                                 |       | _40_groupi/n_208                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1  | 0.163 |   0.892 |   -1.555 | 
     | _40_groupi/g5045/Q                                 |       | _40_groupi/n_140                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 | 0.000 |   0.892 |   -1.555 | 
     | _40_groupi/g5109/C                                 |       | _40_groupi/n_140                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | ON21_5VX1 | 0.090 |   0.983 |   -1.465 | 
     | _40_groupi/g5109/Q                                 |       | _40_groupi/n_202                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | EO3_5VX1  | 0.000 |   0.983 |   -1.465 | 
     | _40_groupi/g5108/A                                 |       | _40_groupi/n_202                                   |           |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | EO3_5VX1  | 0.221 |   1.203 |   -1.245 | 
     | _40_groupi/g5108/Q                                 |       |                                                    |           |       |         |          | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/A                   |   ^   | u_FI_Full1/FE_OFN17_DC_Out_12_                     | BU_5VX6   | 0.000 |   1.203 |   -1.245 | 
     | u_FI_Full1/FE_OFC18_DC_Out_12_/Q                   |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX6   | 0.232 |   1.435 |   -1.013 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN249_DC_Out_12_                   | BU_5VX1   | 0.000 |   1.435 |   -1.012 | 
     | u_FI_Full1/FE_OCPC338_DC_Out_12_/Q                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   | 0.250 |   1.685 |   -0.763 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/A                 |   ^   | u_FI_Full1/FE_OCPN338_DC_Out_12_                   | BU_5VX1   | 0.000 |   1.685 |   -0.763 | 
     | u_FI_Full1/FE_OCPC250_DC_Out_12_/Q                 |   ^   | DC_Out[12]                                         | BU_5VX1   | 0.460 |   2.145 |   -0.302 | 
     | DC_Out[12]                                         |   ^   | DC_Out[12]                                         | ToVerilog | 0.002 |   2.148 |   -0.300 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   Env_Out[7]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[9]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.437
  Slack Time                    2.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.737 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.737 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.469 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.467 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -2.311 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -2.309 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -2.167 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.164 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -2.103 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.634 |   -2.103 | 
     | ut1_reg[9]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.593 |   1.227 |   -1.510 | 
     | ut1_reg[9]/Q                                       |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | IN_5VX1    | 0.001 |   1.228 |   -1.509 | 
     | ul_91_41/g940/A                                    |       | ut1[9]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | IN_5VX1    | 0.112 |   1.339 |   -1.398 | 
     | ul_91_41/g940/Q                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.000 |   1.339 |   -1.398 | 
     | ul_91_41/g932/B                                    |       | ul_91_41/n_4                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | CAG_5VX1   | 0.296 |   1.635 |   -1.102 | 
     | ul_91_41/g932/CO                                   |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.635 |   -1.102 | 
     | ul_91_41/g889/B                                    |       | ul_91_41/n_12                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.342 |   1.977 |   -0.760 | 
     | ul_91_41/g889/S                                    |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.977 |   -0.760 | 
     | 76_0/A                                             |       | 1_cast_1[25]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  | 0.177 |   2.154 |   -0.583 | 
     | 76_0/Q                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_1 | NA22_5VX1  | 0.000 |   2.154 |   -0.583 | 
     | 71_0/A                                             |       | 04_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_1 |   ^   | Env_Out[7]                                         | NA22_5VX1  | 0.283 |   2.437 |   -0.300 | 
     | 71_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[7]                                         |   ^   | Env_Out[7]                                         | ToVerilog  | 0.000 |   2.437 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   Env_Out[6]                                                     (^) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[8]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.450
  Slack Time                    2.750
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.750 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.750 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.482 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.480 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -2.325 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -2.323 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -2.181 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.178 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -2.117 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.634 |   -2.116 | 
     | ut1_reg[8]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.671 |   1.305 |   -1.445 | 
     | ut1_reg[8]/Q                                       |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | EO2_5VX1   | 0.000 |   1.306 |   -1.445 | 
     | ul_91_41/g923/B                                    |       | ut1[8]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | EO2_5VX1   | 0.276 |   1.582 |   -1.169 | 
     | ul_91_41/g923/Q                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.582 |   -1.169 | 
     | ul_91_41/g890/B                                    |       | ul_91_41/n_24                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.348 |   1.930 |   -0.821 | 
     | ul_91_41/g890/S                                    |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   1.930 |   -0.821 | 
     | 81_0/A                                             |       | 1_cast_1[24]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.170 |   2.100 |   -0.651 | 
     | 81_0/Q                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_2 | NA22_5VX1  | 0.000 |   2.100 |   -0.651 | 
     | 76_0/A                                             |       | 70_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_3 |   ^   | Env_Out[6]                                         | NA22_5VX1  | 0.349 |   2.449 |   -0.301 | 
     | 76_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[6]                                         |   ^   | Env_Out[6]                                         | ToVerilog  | 0.001 |   2.450 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   Env_Out[2]                                                     (v) 
checked with  leading edge of 'Clock'
Beginpoint: u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_out1_reg[5]/Q (v) 
triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.479
  Slack Time                    2.779
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                                |            |       |   0.000 |   -2.779 | 
     | clk__L1_I0/A                                       |   ^   | clk                                                | IN_5VX16   | 0.000 |   0.000 |   -2.779 | 
     | clk__L1_I0/Q                                       |   v   | clk__L1_N0                                         | IN_5VX16   | 0.268 |   0.268 |   -2.511 | 
     | clk__L2_I1/A                                       |   v   | clk__L1_N0                                         | BU_5VX16   | 0.002 |   0.270 |   -2.509 | 
     | clk__L2_I1/Q                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.156 |   0.426 |   -2.353 | 
     | clk__L3_I5/A                                       |   v   | clk__L2_N1                                         | BU_5VX16   | 0.002 |   0.428 |   -2.351 | 
     | clk__L3_I5/Q                                       |   v   | clk__L3_N5                                         | BU_5VX16   | 0.141 |   0.569 |   -2.209 | 
     | clk__L4_I8/A                                       |   v   | clk__L3_N5                                         | IN_5VX8    | 0.003 |   0.572 |   -2.207 | 
     | clk__L4_I8/Q                                       |   ^   | clk__L4_N8                                         | IN_5VX8    | 0.061 |   0.634 |   -2.145 | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   ^   | clk__L4_N8                                         | DFRRQ_5VX1 | 0.001 |   0.634 |   -2.145 | 
     | ut1_reg[5]/C                                       |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | DFRRQ_5VX1 | 0.612 |   1.247 |   -1.532 | 
     | ut1_reg[5]/Q                                       |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Delay_o | FA_5VX1    | 0.000 |   1.247 |   -1.532 | 
     | ul_91_41/g902/B                                    |       | ut1[5]                                             |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.435 |   1.682 |   -1.097 | 
     | ul_91_41/g902/CO                                   |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m | FA_5VX1    | 0.000 |   1.682 |   -1.097 | 
     | ul_91_41/g894/B                                    |       | ul_91_41/n_54                                      |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/const_m |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | FA_5VX1    | 0.392 |   2.074 |   -0.705 | 
     | ul_91_41/g894/S                                    |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/Product | NA22_5VX1  | 0.000 |   2.074 |   -0.705 | 
     | 81_0/A                                             |       | 1_cast_1[20]                                       |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX1  | 0.174 |   2.248 |   -0.531 | 
     | 81_0/Q                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RN_4 | NA22_5VX2  | 0.000 |   2.248 |   -0.531 | 
     | 75_0/A                                             |       | 19_0                                               |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_EnvelopeDetection/FE_RC_5 |   v   | Env_Out[2]                                         | NA22_5VX2  | 0.230 |   2.478 |   -0.301 | 
     | 75_0/Q                                             |       |                                                    |            |       |         |          | 
     | Env_Out[2]                                         |   v   | Env_Out[2]                                         | ToVerilog  | 0.001 |   2.479 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   DC_Out[9] (v) checked with  leading edge of 'Clock'
Beginpoint: DataIn[8] (^) triggered by  leading edge of 'Clock'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.000
- External Delay                0.500
+ Phase Shift                   0.000
+ Uncertainty                   0.200
= Required Time                -0.300
  Arrival Time                  2.485
  Slack Time                    2.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.500
     = Beginpoint Arrival Time            0.500
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------------+------------+-------+---------+----------| 
     | DataIn[8]                                          |   ^   | DataIn[8]                                          |            |       |   0.500 |   -2.285 | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | DataIn[8]                                          | CAG_5VX1   | 0.001 |   0.501 |   -2.284 | 
     | _40_groupi/FE_RC_965_0/A                           |       |                                                    |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | CAG_5VX1   | 0.320 |   0.821 |   -1.965 | 
     | _40_groupi/FE_RC_965_0/CO                          |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.000 |   0.821 |   -1.965 | 
     | _40_groupi/g5059/B                                 |       | _40_groupi/n_204                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX1   | 0.144 |   0.964 |   -1.821 | 
     | _40_groupi/g5059/Q                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.000 |   0.964 |   -1.821 | 
     | _40_groupi/g5083/A                                 |       | _40_groupi/n_134                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | AND2_5VX4  | 0.232 |   1.197 |   -1.588 | 
     | _40_groupi/g5083/Q                                 |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.000 |   1.197 |   -1.588 | 
     | _40_groupi/FE_RC_22_0/B                            |       | _40_groupi/n_116                                   |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2I1_5VX2 | 0.132 |   1.329 |   -1.456 | 
     | _40_groupi/FE_RC_22_0/Q                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   ^   | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 | NA2_5VX4   | 0.000 |   1.329 |   -1.456 | 
     | _40_groupi/FE_RC_21_0/A                            |       | _40_groupi/FE_RN_11_0                              |            |       |         |          | 
     | u_FI_Full1/u_Subsystem/u_DC_filter/csa_tree_add_93 |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | NA2_5VX4   | 0.107 |   1.436 |   -1.349 | 
     | _40_groupi/FE_RC_21_0/Q                            |       |                                                    |            |       |         |          | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN109_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.436 |   -1.349 | 
     | u_FI_Full1/FE_OCPC110_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.223 |   1.659 |   -1.126 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN110_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.659 |   -1.126 | 
     | u_FI_Full1/FE_OCPC111_DC_Out_9_/Q                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.272 |   1.931 |   -0.854 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/A                  |   v   | u_FI_Full1/FE_OCPN111_DC_Out_9_                    | BU_5VX1    | 0.000 |   1.931 |   -0.854 | 
     | u_FI_Full1/FE_OCPC112_DC_Out_9_/Q                  |   v   | DC_Out[9]                                          | BU_5VX1    | 0.550 |   2.481 |   -0.304 | 
     | DC_Out[9]                                          |   v   | DC_Out[9]                                          | ToVerilog  | 0.004 |   2.485 |   -0.300 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------------------+ 

