Generated by Fabric Compiler ( version 2021.4-SP1.2 <build 96435> ) at Tue Oct 25 09:58:12 2022


Cell Usage:
GTP_DFF_C                    89 uses
GTP_DFF_P                     1 use
GTP_DFF_R                    10 uses
GTP_DFF_RE                   20 uses
GTP_DFF_SE                    2 uses
GTP_DRM9K                     1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                     25 uses
GTP_LUT3                     10 uses
GTP_LUT4                     16 uses
GTP_LUT5                      7 uses
GTP_LUT5CARRY                54 uses

I/O ports: 2
GTP_INBUF                   2 uses

Mapping Summary:
Total LUTs: 112 of 17536 (0.64%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 112
Total Registers: 122 of 26304 (0.46%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.5 of 48 (1.04%)

APMs:
Total APMs = 0.00 of 30 (0.00%)

Total I/O ports = 2 of 240 (0.83%)


Number of unique control sets : 7
  CLK(nt_sys_clk), CP(~nt_sys_rst_n)               : 90
      CLK(nt_sys_clk), C(~nt_sys_rst_n)            : 89
      CLK(nt_sys_clk), P(~nt_sys_rst_n)            : 1
  CLK(nt_sys_clk), R(~nt_sys_rst_n)                : 10
  CLK(nt_sys_clk), RS(~nt_sys_rst_n), CE(u_fifo_rd.N55)        : 3
      CLK(nt_sys_clk), R(~nt_sys_rst_n), CE(u_fifo_rd.N55)     : 2
      CLK(nt_sys_clk), S(~nt_sys_rst_n), CE(u_fifo_rd.N55)     : 1
  CLK(nt_sys_clk), RS(~nt_sys_rst_n), CE(u_fifo_wr.N70)        : 3
      CLK(nt_sys_clk), R(~nt_sys_rst_n), CE(u_fifo_wr.N70)     : 2
      CLK(nt_sys_clk), S(~nt_sys_rst_n), CE(u_fifo_wr.N70)     : 1
  CLK(nt_sys_clk), R(~nt_sys_rst_n), CE(u_fifo_rd.state_1)     : 4
  CLK(nt_sys_clk), R(~nt_sys_rst_n), CE(u_fifo_wr.state_1)     : 4
  CLK(nt_sys_clk), R(~nt_sys_rst_n), CE(u_fifo_wr.state_2)     : 8


Number of DFF:CE Signals : 5
  u_fifo_rd.N55(from GTP_LUT4:Z)                   : 3
  u_fifo_wr.N70(from GTP_LUT4:Z)                   : 3
  u_fifo_rd.state_1(from GTP_DFF_RE:Q)             : 4
  u_fifo_wr.state_1(from GTP_DFF_RE:Q)             : 4
  u_fifo_wr.state_2(from GTP_DFF_RE:Q)             : 8

Number of DFF:CLK Signals : 1
  nt_sys_clk(from GTP_INBUF:O)                     : 122

Number of DFF:CP Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 90

Number of DFF:RS Signals : 1
  ~nt_sys_rst_n(from GTP_INV:Z)                    : 32

Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                     | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_fifo                              | 112     | 122     | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 2      | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_fifo_generator_0                 | 86      | 90      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_generator_0     | 86      | 90      | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl               | 86      | 90      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 47            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                  | 0       | 0       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fifo_rd                          | 9       | 10      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_fifo_wr                          | 17      | 16      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 clk                      20.000       {0 10}         Declared                 0           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------+
| Type       | File Name                                                                   
+-------------------------------------------------------------------------------------------+
| Input      | C:/Users/ch/Desktop/2021.4-SP1.2/ip_fifo/prj/compile/ip_fifo_comp.adf       
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_fifo/prj/ip_fifo.fdc                    
| Output     | C:/Users/ch/Desktop/2021.4-SP1.2/ip_fifo/prj/synthesize/ip_fifo_syn.adf     
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_fifo/prj/synthesize/ip_fifo_syn.vm      
|            | C:/Users/ch/Desktop/2021.4-SP1.2/ip_fifo/prj/synthesize/ip_fifo.snr         
+-------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 203,194,368 bytes
Total CPU  time to synthesize completion : 2.266 sec
Process Total CPU  time to synthesize completion : 2.266 sec
Total real time to synthesize completion : 4.000 sec
