library IEEE;
use  IEEE.STD_LOGIC_1164.all;
use  IEEE.STD_LOGIC_ARITH.all;
use  IEEE.STD_LOGIC_UNSIGNED.all;

ENTITY OR_GATE IS
	PORT(	INPUT_1, INPUT_2, INPUT_3: IN	STD_LOGIC_VECTOR (3 DOWNTO 0);
			OUTPUT_1	: OUT	STD_LOGIC_VECTOR(3 DOWNTO 0)
		);
END OR_GATE;

architecture Behavior of OR_GATE is
begin
   
OUTPUT_1 <= INPUT_1 OR INPUT_2 OR INPUT_3;
end Behavior;