#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000027f11c0 .scope module, "test_cpu" "test_cpu" 2 78;
 .timescale 0 0;
v00000000028426f0_0 .var "CLK", 0 0;
v00000000028419d0_0 .var "Instruction", 8 0;
o00000000027f3278 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000002842150_0 .net "WriteData", 3 0, o00000000027f3278;  0 drivers
S_00000000027e68d0 .scope module, "cpu1" "cpu" 2 82, 2 8 0, S_00000000027f11c0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Instruction"
    .port_info 1 /OUTPUT 4 "WriteData"
    .port_info 2 /INPUT 1 "CLK"
v00000000028421f0_0 .net "A", 3 0, L_00000000027f2910;  1 drivers
v0000000002841e30_0 .net "B", 3 0, L_00000000027f2980;  1 drivers
v0000000002842290_0 .net "CLK", 0 0, v00000000028426f0_0;  1 drivers
o00000000027f30c8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000000002842650_0 .net "IR", 8 0, o00000000027f30c8;  0 drivers
v00000000028420b0_0 .net "Instruction", 8 0, v00000000028419d0_0;  1 drivers
v00000000028423d0_0 .net "WriteData", 3 0, o00000000027f3278;  alias, 0 drivers
L_0000000002841bb0 .part o00000000027f30c8, 4, 2;
L_0000000002841c50 .part o00000000027f30c8, 2, 2;
L_0000000002841cf0 .part o00000000027f30c8, 0, 2;
S_00000000027e6a50 .scope module, "instr" "instr_reg" 2 24, 2 46 0, S_00000000027e68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "Instruction"
    .port_info 1 /OUTPUT 9 "IR"
    .port_info 2 /INPUT 1 "CLK"
v00000000027e6bd0_0 .net "CLK", 0 0, v00000000028426f0_0;  alias, 1 drivers
v00000000008ad470_0 .net "IR", 8 0, o00000000027f30c8;  alias, 0 drivers
v00000000008ad510_0 .net "Instruction", 8 0, v00000000028419d0_0;  alias, 1 drivers
S_00000000008ad5b0 .scope module, "regs" "regfile" 2 35, 2 62 0, S_00000000027e68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ReadReg1"
    .port_info 1 /INPUT 2 "ReadReg2"
    .port_info 2 /INPUT 2 "WriteReg"
    .port_info 3 /INPUT 4 "WriteData"
    .port_info 4 /OUTPUT 4 "ReadData1"
    .port_info 5 /OUTPUT 4 "ReadData2"
    .port_info 6 /INPUT 1 "CLK"
L_00000000027f2910 .functor BUFZ 4, L_0000000002842470, C4<0000>, C4<0000>, C4<0000>;
L_00000000027f2980 .functor BUFZ 4, L_00000000028428d0, C4<0000>, C4<0000>, C4<0000>;
v00000000008ad7b0_0 .net "CLK", 0 0, v00000000028426f0_0;  alias, 1 drivers
v00000000027b27c0_0 .net "ReadData1", 3 0, L_00000000027f2910;  alias, 1 drivers
v00000000027b2860_0 .net "ReadData2", 3 0, L_00000000027f2980;  alias, 1 drivers
v00000000027b2900_0 .net "ReadReg1", 1 0, L_0000000002841bb0;  1 drivers
v00000000027b29a0_0 .net "ReadReg2", 1 0, L_0000000002841c50;  1 drivers
v00000000027b2a40 .array "Regs", 3 0, 3 0;
v0000000002842830_0 .net "WriteData", 3 0, o00000000027f3278;  alias, 0 drivers
v0000000002841a70_0 .net "WriteReg", 1 0, L_0000000002841cf0;  1 drivers
v0000000002842010_0 .net *"_s0", 3 0, L_0000000002842470;  1 drivers
v00000000028425b0_0 .net *"_s10", 3 0, L_0000000002841b10;  1 drivers
L_00000000028429e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002841ed0_0 .net *"_s13", 1 0, L_00000000028429e0;  1 drivers
v0000000002841d90_0 .net *"_s2", 3 0, L_0000000002842790;  1 drivers
L_0000000002842998 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002842510_0 .net *"_s5", 1 0, L_0000000002842998;  1 drivers
v0000000002842330_0 .net *"_s8", 3 0, L_00000000028428d0;  1 drivers
E_00000000027e87d0 .event negedge, v00000000027e6bd0_0;
L_0000000002842470 .array/port v00000000027b2a40, L_0000000002842790;
L_0000000002842790 .concat [ 2 2 0 0], L_0000000002841bb0, L_0000000002842998;
L_00000000028428d0 .array/port v00000000027b2a40, L_0000000002841b10;
L_0000000002841b10 .concat [ 2 2 0 0], L_0000000002841c50, L_00000000028429e0;
    .scope S_00000000008ad5b0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000027b2a40, 4, 0;
    %end;
    .thread T_0;
    .scope S_00000000008ad5b0;
T_1 ;
    %wait E_00000000027e87d0;
    %load/vec4 v0000000002842830_0;
    %load/vec4 v0000000002841a70_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027b2a40, 0, 4;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027f11c0;
T_2 ;
    %pushi/vec4 318, 0, 9;
    %store/vec4 v00000000028419d0_0, 0, 9;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028426f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028426f0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000027f11c0;
T_3 ;
    %vpi_call 2 101 "$display", "\012CLK Instruction WriteData\012-------------------------" {0 0 0};
    %vpi_call 2 102 "$monitor", "%b   %b   %b", v00000000028426f0_0, v00000000028419d0_0, v0000000002842150_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu_template.vl";
