close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0: reset asserted
[5000] PC reset -> 00003000
15000: reset deasserted
[15000] PC increment -> 00003004
Error:      After reset: expected 00003000, got 00003004
Time: 20 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
[25000] PC increment -> 00003008
Error: Auto increment 1: expected 00003004, got 00003008
Time: 30 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
[35000] PC increment -> 0000300c
Error: Auto increment 2: expected 00003008, got 0000300c
Time: 40 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
[45000] PC increment -> 00003010
[55000] PC increment -> 00003014
Error:        Jump load: expected 00003040, got 00003014
Time: 60 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
[65000] PC increment -> 00003018
Error: jump increment 1: expected 00003044, got 00003018
Time: 70 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
[75000] PC increment -> 0000301c
Error: jump increment 2: expected 00003048, got 0000301c
Time: 80 ns  Iteration: 0  Process: /pc_tb/expect_pc  Scope: pc_tb.expect_pc  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 28
Fatal: [FAIL] PC test found 6 error(s).
Time: 80 ns  Iteration: 0  Process: /pc_tb/Initial35_2  Scope: pc_tb  File: D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v Line: 66
$finish called at time : 80 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'pc_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'pc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj pc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot pc_tb_behav xil_defaultlib.pc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pc_tb_behav -key {Behavioral:sim_1:Functional:pc_tb} -tclbatch {pc_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source pc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0: reset asserted
[5000] PC reset -> 00003000
set hold cycle 1 passed: 00003000
[15000] PC reset -> 00003000
set hold cycle 2 passed: 00003000
20000: reset deasserted
[25000] PC increment -> 00003004
Auto increment 1 passed: 00003004
[35000] PC increment -> 00003008
Auto increment 2 passed: 00003008
[45000] PC increment -> 0000300c
[55000] PC jump -> 00003040
       Jump load passed: 00003040
[65000] PC increment -> 00003044
jump increment 1 passed: 00003044
[75000] PC increment -> 00003048
jump increment 2 passed: 00003048
[PASS] PC test completed with no errors.
$finish called at time : 80 ns : File "D:/PROGRAMMING/ModernProcessorDeisgn/Lab/project_3/project_3.srcs/sim_1/new/pc_tb.v" Line 77
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1749.504 ; gain = 0.000
