
---------- Begin Simulation Statistics ----------
host_inst_rate                                 249093                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403464                       # Number of bytes of host memory used
host_seconds                                    80.29                       # Real time elapsed on the host
host_tick_rate                              296820292                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.023832                       # Number of seconds simulated
sim_ticks                                 23832134000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2853155                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 36717.395470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 24610.837650                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2367793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    17821228500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.170114                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               485362                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            171685                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   7719804500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109940                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 58697.202476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 44752.377449                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1197370                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27754502613                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.283103                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              472842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           263905                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9350427487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 58120.102498                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.821803                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           49874                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2898681992                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4523367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47563.703672                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32663.298943                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3565163                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     45575731113                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.211834                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                958204                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             435590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  17070231987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997705                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.650402                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4523367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47563.703672                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32663.298943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3565163                       # number of overall hits
system.cpu.dcache.overall_miss_latency    45575731113                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.211834                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               958204                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            435590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  17070231987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115536                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.650402                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3565163                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500274047500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11826731                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 63089.285714                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60157.407407                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11826675                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3533000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency      3248500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              54                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               215030.454545                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11826731                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 63089.285714                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60157.407407                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11826675                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3533000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3248500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               54                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.105759                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.148794                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11826731                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 63089.285714                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60157.407407                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11826675                       # number of overall hits
system.cpu.icache.overall_miss_latency        3533000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3248500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              54                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     55                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.148794                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11826675                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 91618.611716                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     26149326063                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                285415                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     110943.045010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 101539.081216                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       139663                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           7685468500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.331554                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      69274                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                   10000                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      6018627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.283693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 59274                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       111776.675577                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  106459.065514                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         272955                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             4557917500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.129974                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        40777                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      8735                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        3410842000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.102122                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   32039                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.088446                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522669                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        111251.928651                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   103265.356521                       # average overall mshr miss latency
system.l2.demand_hits                          412618                       # number of demand (read+write) hits
system.l2.demand_miss_latency             12243386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.210556                       # miss rate for demand accesses
system.l2.demand_misses                        110051                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      18735                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9429469500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.174705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    91313                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.321597                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.342870                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5269.043760                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5617.585279                       # Average occupied blocks per context
system.l2.overall_accesses                     522669                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       111251.928651                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  94441.601269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         412618                       # number of overall hits
system.l2.overall_miss_latency            12243386000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.210556                       # miss rate for overall accesses
system.l2.overall_misses                       110051                       # number of overall misses
system.l2.overall_mshr_hits                     18735                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35578795563                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.720777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  376728                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.441284                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        125949                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       450115                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted            1212                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       817002                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           303017                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        62607                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         364451                       # number of replacements
system.l2.sampled_refs                         375563                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10886.629040                       # Cycle average of tags in use
system.l2.total_refs                           408780                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202763                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 33465152                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55908                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        57345                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          532                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        57143                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          57463                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       982010                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     11485908                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.870660                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.359150                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      9884315     86.06%     86.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       127955      1.11%     87.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       114844      1.00%     88.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        96637      0.84%     89.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        79268      0.69%     89.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        80334      0.70%     90.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        65870      0.57%     90.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        54675      0.48%     91.45% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       982010      8.55%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     11485908                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          531                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2871194                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.419911                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.419911                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5215963                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          320                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     17661749                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3828117                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2381286                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       605954                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        60541                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3451152                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3446407                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4745                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2553081                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2551093                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             1988                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        898071                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            895314                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2757                       # DTB write misses
system.switch_cpus_1.fetch.Branches             57463                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1825268                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4272378                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         5383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             17695735                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        502742                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004047                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1825268                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55908                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.246256                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     12091862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.463442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.001400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        9644754     79.76%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          31873      0.26%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          36782      0.30%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         122412      1.01%     81.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          80385      0.66%     82.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          61847      0.51%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         100504      0.83%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         117177      0.97%     84.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1896128     15.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     12091862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2107253                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54562                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.880344                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4101015                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1131969                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6820795                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11382300                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837176                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5710203                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.801620                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11387144                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          534                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        997366                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2996934                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       718177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1137310                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12889672                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2969046                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       326661                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12500106                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        17719                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1626                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       605954                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        40727                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1144045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1273612                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        93708                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           57                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          477                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.704270                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.704270                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3201895     24.96%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          307      0.00%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2849344     22.21%     47.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2406381     18.76%     65.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       254280      1.98%     67.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     67.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2979795     23.23%     91.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1134769      8.85%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12826771                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1000831                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.078027                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           15      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1319      0.13%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.13% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       744005     74.34%     74.47% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       232793     23.26%     97.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     97.73% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4195      0.42%     98.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        18504      1.85%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     12091862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.060777                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.598126                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      7046404     58.27%     58.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1553746     12.85%     71.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1349399     11.16%     82.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1001568      8.28%     90.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       581777      4.81%     95.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       250966      2.08%     97.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       187677      1.55%     99.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       101077      0.84%     99.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        19248      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     12091862                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.903350                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12889346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12826771                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2889145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        21696                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1235979                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1825270                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1825268                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2996934                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1137310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               14199115                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3407767                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       160464                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4308003                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1885320                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         7686                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     23752683                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     15209221                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     13444344                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1895139                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       605954                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1874998                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      4853710                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      6463127                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20067                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
