# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do bus_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:54 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 18:48:55 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:55 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 18:48:55 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:55 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 18:48:55 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:56 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 18:48:57 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:57 on Aug 26,2021
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 18:48:57 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cycloneive_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cycloneive_ver".
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap cycloneive_ver ./verilog_libs/cycloneive_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cycloneive_ver {c:/intelfpga_lite/20.1/quartus/eda/sim_lib/cycloneive_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:57 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work cycloneive_ver c:/intelfpga_lite/20.1/quartus/eda/sim_lib/cycloneive_atoms.v 
# -- Compiling UDP CYCLONEIVE_PRIM_DFFE
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS
# -- Compiling UDP CYCLONEIVE_PRIM_DFFEAS_HIGH
# -- Compiling module cycloneive_dffe
# -- Compiling module cycloneive_mux21
# -- Compiling module cycloneive_mux41
# -- Compiling module cycloneive_and1
# -- Compiling module cycloneive_and16
# -- Compiling module cycloneive_bmux21
# -- Compiling module cycloneive_b17mux21
# -- Compiling module cycloneive_nmux21
# -- Compiling module cycloneive_b5mux21
# -- Compiling module cycloneive_latch
# -- Compiling module cycloneive_routing_wire
# -- Compiling module cycloneive_m_cntr
# -- Compiling module cycloneive_n_cntr
# -- Compiling module cycloneive_scale_cntr
# -- Compiling module cycloneive_pll_reg
# -- Compiling module cycloneive_pll
# -- Compiling module cycloneive_lcell_comb
# -- Compiling module cycloneive_ff
# -- Compiling module cycloneive_ram_pulse_generator
# -- Compiling module cycloneive_ram_register
# -- Compiling module cycloneive_ram_block
# -- Compiling module cycloneive_mac_data_reg
# -- Compiling module cycloneive_mac_sign_reg
# -- Compiling module cycloneive_mac_mult_internal
# -- Compiling module cycloneive_mac_mult
# -- Compiling module cycloneive_mac_out
# -- Compiling module cycloneive_io_ibuf
# -- Compiling module cycloneive_io_obuf
# -- Compiling module cycloneive_ddio_out
# -- Compiling module cycloneive_ddio_oe
# -- Compiling module cycloneive_pseudo_diff_out
# -- Compiling module cycloneive_io_pad
# -- Compiling module cycloneive_asmiblock
# -- Compiling module cycloneive_ena_reg
# -- Compiling module cycloneive_clkctrl
# -- Compiling module cycloneive_rublock
# -- Compiling module cycloneive_apfcontroller
# -- Compiling module cycloneive_termination_ctrl
# -- Compiling module cycloneive_termination_rupdn
# -- Compiling module cycloneive_termination
# -- Compiling module cycloneive_jtag
# -- Compiling module cycloneive_crcblock
# -- Compiling module cycloneive_oscillator
# 
# Top level modules:
# 	cycloneive_dffe
# 	cycloneive_and1
# 	cycloneive_and16
# 	cycloneive_bmux21
# 	cycloneive_b17mux21
# 	cycloneive_nmux21
# 	cycloneive_b5mux21
# 	cycloneive_pll_reg
# 	cycloneive_pll
# 	cycloneive_lcell_comb
# 	cycloneive_ff
# 	cycloneive_ram_block
# 	cycloneive_mac_mult
# 	cycloneive_mac_out
# 	cycloneive_io_ibuf
# 	cycloneive_io_obuf
# 	cycloneive_ddio_out
# 	cycloneive_ddio_oe
# 	cycloneive_pseudo_diff_out
# 	cycloneive_io_pad
# 	cycloneive_asmiblock
# 	cycloneive_clkctrl
# 	cycloneive_rublock
# 	cycloneive_apfcontroller
# 	cycloneive_termination
# 	cycloneive_jtag
# 	cycloneive_crcblock
# 	cycloneive_oscillator
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_port.v 
# -- Compiling module master_port
# 
# Top level modules:
# 	master_port
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_out_port.v 
# -- Compiling module master_out_port
# 
# Top level modules:
# 	master_out_port
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_module.v 
# -- Compiling module master_module
# 
# Top level modules:
# 	master_module
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_mux.v 
# -- Compiling module Bus_mux
# 
# Top level modules:
# 	Bus_mux
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_interconnect.v 
# -- Compiling module Bus_interconnect
# 
# Top level modules:
# 	Bus_interconnect
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/Bus_Arbiter.v 
# -- Compiling module Bus_Arbiter
# 
# Top level modules:
# 	Bus_Arbiter
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_4k.v 
# -- Compiling module slave_4k
# 
# Top level modules:
# 	slave_4k
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 18:48:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_in_port.v 
# -- Compiling module slave_in_port
# 
# Top level modules:
# 	slave_in_port
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/ADS_BUS/System_BUS_Design/3.\ Quartus\ Projects/bus {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 18:48:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 18:48:59 on Aug 26,2021
# Loading work.top_tb
# Loading work.top
# Loading work.master_module
# Loading work.master_port
# Loading work.master_in_port
# Loading work.master_out_port
# Loading work.button_event1
# Loading work.Bus_interconnect
# Loading work.Bus_Arbiter
# Loading work.Bus_mux
# Loading work.slave_4k
# Loading work.slave_port
# Loading work.slave_in_port
# Loading work.slave_out_port
# Loading work.BRAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: sthir  Hostname: LAPTOP-14NKNLC1  ProcessID: 8308
#           Attempting to use alternate WLF file "./wlft62w0dr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft62w0dr
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_IN_PORT/address \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_IN_PORT/addr_state
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_IN_PORT/master_valid \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_IN_PORT/slave_ready
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/tx_data \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/data_state
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/master_ready \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/slave_valid
restart -f
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/data
restart -f
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/RECEIVE_DATA
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/rx_data
restart -f
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_IN_PORT/rx_done
restart -f
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:22 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 19:29:23 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/slave_tx_done
restart -f
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 19:30:54 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/BRAM/wren
restart -f
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/BRAM/rden
restart -f
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/state
restart -f
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/master_ready
add wave -position insertpoint  \
sim:/top_tb/DUT/MASTER1/MASTER_PORT/MASTER_IN_PORT/slave_valid
restart -f
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:16 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 20:11:16 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.top
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:20:30 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 20:20:30 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:37 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 20:23:37 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.button_event1
run
run
run
run
run
run
run
mem load -filltype value -filldata 10101010 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
mem load -filltype value -filldata 10101011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:26:51 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 20:26:51 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
run
run
run
run
mem load -filltype value -filldata 10101011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:33:02 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 20:33:02 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
run
mem load -filltype value -filldata 10101011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
restart -f
run
run
run
run
run
run
run
mem load -filltype value -filldata 11101011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
mem load -filltype value -filldata 01110011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/BRAM/q
restart -f
run
run
mem load -filltype value -filldata 01110011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:20 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 20:44:20 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.button_event1
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:05:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 21:05:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.button_event1
run
run
run
run
run
run
run
run
restart -f
run
run
run
run
mem load -filltype value -filldata 11010011 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:14:38 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 21:14:38 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
mem load -filltype value -filldata 11010111 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:42 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 21:17:42 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.master_in_port
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:02 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 21:21:02 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.master_in_port
run
run
run
run
run
mem load -filltype value -filldata 1100111 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:08 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/master_in_port.v 
# -- Compiling module master_in_port
# 
# Top level modules:
# 	master_in_port
# End time: 21:23:09 on Aug 26,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.master_in_port
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
run
run
mem load -filltype value -filldata 1100111 -fillradix symbolic /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:21 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/button_event1.v 
# -- Compiling module button_event1
# 
# Top level modules:
# 	button_event1
# End time: 21:25:21 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.button_event1
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:20 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# ** Error: (vlog-13069) D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(84): near "always": syntax error, unexpected always.
# ** Error: D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(87): (vlog-13205) Syntax error found in the scope following 'temp'. Is there a missing '::'?
# End time: 21:38:20 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
restart -f
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:42 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# ** Error: (vlog-13069) D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(84): near "always": syntax error, unexpected always.
# ** Error: D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(87): (vlog-13205) Syntax error found in the scope following 'temp'. Is there a missing '::'?
# End time: 21:38:42 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:58 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 21:54:58 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:14 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# ** Error: D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(103): (vlog-2730) Undefined variable: 'slave_out'.
# End time: 22:11:14 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:49 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 22:11:49 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:14:01 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 22:14:01 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/SLAVE_OUT_PORT/slave_tx_done
restart -f
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:17:36 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 22:17:36 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:46:59 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_out_port.v 
# -- Compiling module slave_out_port
# 
# Top level modules:
# 	slave_out_port
# End time: 22:46:59 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_out_port
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/SLAVE_PORT/slave_ready
restart -f
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:50:36 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 22:50:36 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
run
restart -f
run
run
run
mem load -filltype value -filldata 10101011 -fillradix binary /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:01:28 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# ** Error: (vlog-13069) D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v(116): near "else": syntax error, unexpected else.
# End time: 23:01:28 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:02:46 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 23:02:46 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
restart -f
run
run
mem load -filltype value -filldata 10110111 -fillradix binary /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work {+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus} {D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:33 on Aug 26,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus" D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/slave_port.v 
# -- Compiling module slave_port
# 
# Top level modules:
# 	slave_port
# End time: 23:07:33 on Aug 26,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.slave_port
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $finish    : D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v(205)
#    Time: 1290 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at D:/ADS_BUS/System_BUS_Design/3. Quartus Projects/bus/top_tb.v line 205
restart -f
run
run
run
mem load -filltype value -filldata 10101111 -fillradix binary /top_tb/DUT/SLAVE_4K/BRAM/altsyncram_component/m_default/altsyncram_inst/mem_data(1)
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/top_tb/DUT/SLAVE_4K/BRAM/wren
restart -f
