Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Dec 23 21:23:40 2020
| Host         : LAPTOP-TOHVF931 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.883     -400.325                     32                  459        0.211        0.000                      0                  459        4.500        0.000                       0                   278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.883     -400.325                     32                  459        0.211        0.000                      0                  459        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack      -12.883ns,  Total Violation     -400.325ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.883ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.852ns  (logic 11.250ns (49.229%)  route 11.602ns (50.771%))
  Logic Levels:           38  (CARRY4=24 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.255 r  RS1/distance_signal_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.433    27.689    RS1/distance_signal1[10]
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.303    27.992 r  RS1/distance_signal[10]_i_1/O
                         net (fo=1, routed)           0.000    27.992    RS1/p_0_in[10]
    SLICE_X61Y34         FDRE                                         r  RS1/distance_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.512    14.853    RS1/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  RS1/distance_signal_reg[10]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.031    15.109    RS1/distance_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -27.992    
  -------------------------------------------------------------------
                         slack                                -12.883    

Slack (VIOLATED) :        -12.869ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.841ns  (logic 11.364ns (49.753%)  route 11.477ns (50.247%))
  Logic Levels:           39  (CARRY4=25 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  RS1/distance_signal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.035    RS1/distance_signal_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.369 r  RS1/distance_signal_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.308    27.677    RS1/distance_signal1[14]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.303    27.980 r  RS1/distance_signal[14]_i_1/O
                         net (fo=1, routed)           0.000    27.980    RS1/p_0_in[14]
    SLICE_X58Y37         FDRE                                         r  RS1/distance_signal_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.514    14.855    RS1/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  RS1/distance_signal_reg[14]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.031    15.111    RS1/distance_signal_reg[14]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -27.980    
  -------------------------------------------------------------------
                         slack                                -12.869    

Slack (VIOLATED) :        -12.822ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.837ns  (logic 11.261ns (49.311%)  route 11.576ns (50.689%))
  Logic Levels:           39  (CARRY4=25 LUT2=2 LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  RS1/distance_signal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.035    RS1/distance_signal_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    27.263 f  RS1/distance_signal_reg[31]_i_3/CO[2]
                         net (fo=1, routed)           0.407    27.670    RS1/distance_signal_reg[31]_i_3_n_1
    SLICE_X59Y36         LUT2 (Prop_lut2_I1_O)        0.306    27.976 r  RS1/distance_signal[31]_i_1/O
                         net (fo=1, routed)           0.000    27.976    RS1/p_0_in[31]
    SLICE_X59Y36         FDRE                                         r  RS1/distance_signal_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.513    14.854    RS1/clk_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  RS1/distance_signal_reg[31]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X59Y36         FDRE (Setup_fdre_C_D)        0.075    15.154    RS1/distance_signal_reg[31]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                         -27.976    
  -------------------------------------------------------------------
                         slack                                -12.822    

Slack (VIOLATED) :        -12.794ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.765ns  (logic 11.040ns (48.496%)  route 11.725ns (51.504%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.046 r  RS1/distance_signal_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.556    27.602    RS1/distance_signal1[7]
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.302    27.904 r  RS1/distance_signal[7]_i_1/O
                         net (fo=1, routed)           0.000    27.904    RS1/p_0_in[7]
    SLICE_X63Y34         FDRE                                         r  RS1/distance_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.513    14.854    RS1/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  RS1/distance_signal_reg[7]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.031    15.110    RS1/distance_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -27.904    
  -------------------------------------------------------------------
                         slack                                -12.794    

Slack (VIOLATED) :        -12.771ns  (required time - arrival time)
  Source:                 RS2/timer12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance_signal2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.733ns  (logic 11.388ns (50.095%)  route 11.345ns (49.905%))
  Logic Levels:           40  (CARRY4=25 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.555     5.076    RS2/clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  RS2/timer12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  RS2/timer12_reg[2]/Q
                         net (fo=16, routed)          0.489     6.021    RS2/timer12_reg[2]
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  RS2/distance_signal2[14]_i_77/O
                         net (fo=1, routed)           0.000     6.145    RS2/distance_signal2[14]_i_77_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.543 r  RS2/distance_signal2_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.543    RS2/distance_signal2_reg[14]_i_75_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  RS2/distance_signal2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     6.657    RS2/distance_signal2_reg[3]_i_170_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  RS2/distance_signal2_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.771    RS2/distance_signal2_reg[31]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  RS2/distance_signal2_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.885    RS2/distance_signal2_reg[31]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 r  RS2/distance_signal2_reg[31]_i_34/O[1]
                         net (fo=3, routed)           0.577     7.796    RS2/distance_signal2_reg[31]_i_34_n_6
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.303     8.099 r  RS2/distance_signal2[31]_i_32/O
                         net (fo=1, routed)           0.000     8.099    RS2/distance_signal2[31]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  RS2/distance_signal2_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.649    RS2/distance_signal2_reg[31]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.962 f  RS2/distance_signal2_reg[31]_i_4/O[3]
                         net (fo=16, routed)          0.753     9.715    RS2/distance_signal2_reg[31]_i_4_n_4
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.306    10.021 r  RS2/distance_signal2[14]_i_28/O
                         net (fo=1, routed)           0.000    10.021    RS2/distance_signal2[14]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.554 r  RS2/distance_signal2_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.421    11.975    RS2/distance_signal24
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    12.099 f  RS2/distance_signal2[3]_i_88/O
                         net (fo=12, routed)          0.479    12.578    RS2/distance_signal2[3]_i_88_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.702 r  RS2/distance_signal2[3]_i_232/O
                         net (fo=1, routed)           0.511    13.213    RS2/distance_signal2[3]_i_232_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.720 r  RS2/distance_signal2_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.720    RS2/distance_signal2_reg[3]_i_181_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.834 r  RS2/distance_signal2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.834    RS2/distance_signal2_reg[3]_i_131_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  RS2/distance_signal2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.948    RS2/distance_signal2_reg[3]_i_82_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  RS2/distance_signal2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.062    RS2/distance_signal2_reg[3]_i_45_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  RS2/distance_signal2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.176    RS2/distance_signal2_reg[3]_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  RS2/distance_signal2_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.290    RS2/distance_signal2_reg[7]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.518 r  RS2/distance_signal2_reg[14]_i_16/CO[2]
                         net (fo=13, routed)          0.605    15.123    RS2/distance_signal2_reg[14]_i_16_n_1
    SLICE_X37Y30         LUT5 (Prop_lut5_I3_O)        0.313    15.436 r  RS2/distance_signal2[11]_i_20/O
                         net (fo=2, routed)           0.636    16.072    RS2/distance_signal2[11]_i_20_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    16.196 r  RS2/distance_signal2[11]_i_6/O
                         net (fo=2, routed)           0.566    16.762    RS2/distance_signal2[11]_i_6_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.886 r  RS2/distance_signal2[11]_i_10/O
                         net (fo=1, routed)           0.000    16.886    RS2/distance_signal2[11]_i_10_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.436 r  RS2/distance_signal2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.436    RS2/distance_signal2_reg[11]_i_2_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.770 r  RS2/distance_signal2_reg[14]_i_2/O[1]
                         net (fo=17, routed)          0.789    18.559    RS2_n_15
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.303    18.862 r  distance_signal2[0]_i_88/O
                         net (fo=1, routed)           0.479    19.341    distance_signal2[0]_i_88_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    19.937 r  distance_signal2_reg[0]_i_62/O[3]
                         net (fo=3, routed)           0.499    20.435    RS2/timer12_reg[29]_0[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.306    20.741 r  RS2/distance_signal2[0]_i_64/O
                         net (fo=2, routed)           0.644    21.386    RS2/distance_signal2[0]_i_64_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.510 r  RS2/distance_signal2[0]_i_35/O
                         net (fo=2, routed)           0.592    22.101    RS2/distance_signal2[0]_i_35_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.225 r  RS2/distance_signal2[0]_i_39/O
                         net (fo=1, routed)           0.000    22.225    RS2/distance_signal2[0]_i_39_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.758 r  RS2/distance_signal2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.758    RS2/distance_signal2_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.997 r  RS2/distance_signal2_reg[0]_i_5/O[2]
                         net (fo=3, routed)           0.478    23.475    RS2/distance_signal2_reg[0]_i_5_n_5
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.301    23.776 r  RS2/distance_signal2[0]_i_24/O
                         net (fo=1, routed)           0.489    24.265    RS2/distance_signal2[0]_i_24_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.650 r  RS2/distance_signal2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.650    RS2/distance_signal2_reg[0]_i_9_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.807 r  RS2/distance_signal2_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.425    25.231    RS2/distance_signal2_reg[0]_i_4_n_2
    SLICE_X44Y32         LUT5 (Prop_lut5_I1_O)        0.329    25.560 r  RS2/distance_signal2[4]_i_3/O
                         net (fo=1, routed)           0.479    26.039    RS2/distance_signal2[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.634 r  RS2/distance_signal2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.634    RS2/distance_signal2_reg[4]_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.751 r  RS2/distance_signal2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.751    RS2/distance_signal2_reg[8]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    27.066 r  RS2/distance_signal2_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.436    27.502    RS2/distance_signal21[12]
    SLICE_X43Y34         LUT5 (Prop_lut5_I0_O)        0.307    27.809 r  RS2/distance_signal2[12]_i_1/O
                         net (fo=1, routed)           0.000    27.809    RS2/p_0_in[12]
    SLICE_X43Y34         FDRE                                         r  RS2/distance_signal2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.441    14.782    RS2/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  RS2/distance_signal2_reg[12]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.031    15.038    RS2/distance_signal2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -27.809    
  -------------------------------------------------------------------
                         slack                                -12.771    

Slack (VIOLATED) :        -12.771ns  (required time - arrival time)
  Source:                 RS2/timer12_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance_signal2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.732ns  (logic 11.512ns (50.643%)  route 11.220ns (49.357%))
  Logic Levels:           41  (CARRY4=26 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.555     5.076    RS2/clk_IBUF_BUFG
    SLICE_X40Y18         FDRE                                         r  RS2/timer12_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.456     5.532 f  RS2/timer12_reg[2]/Q
                         net (fo=16, routed)          0.489     6.021    RS2/timer12_reg[2]
    SLICE_X39Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.145 r  RS2/distance_signal2[14]_i_77/O
                         net (fo=1, routed)           0.000     6.145    RS2/distance_signal2[14]_i_77_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.543 r  RS2/distance_signal2_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.000     6.543    RS2/distance_signal2_reg[14]_i_75_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  RS2/distance_signal2_reg[3]_i_170/CO[3]
                         net (fo=1, routed)           0.000     6.657    RS2/distance_signal2_reg[3]_i_170_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.771 r  RS2/distance_signal2_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.771    RS2/distance_signal2_reg[31]_i_56_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.885 r  RS2/distance_signal2_reg[31]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.885    RS2/distance_signal2_reg[31]_i_51_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.219 r  RS2/distance_signal2_reg[31]_i_34/O[1]
                         net (fo=3, routed)           0.577     7.796    RS2/distance_signal2_reg[31]_i_34_n_6
    SLICE_X41Y21         LUT4 (Prop_lut4_I2_O)        0.303     8.099 r  RS2/distance_signal2[31]_i_32/O
                         net (fo=1, routed)           0.000     8.099    RS2/distance_signal2[31]_i_32_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.649 r  RS2/distance_signal2_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     8.649    RS2/distance_signal2_reg[31]_i_14_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.962 f  RS2/distance_signal2_reg[31]_i_4/O[3]
                         net (fo=16, routed)          0.753     9.715    RS2/distance_signal2_reg[31]_i_4_n_4
    SLICE_X38Y23         LUT2 (Prop_lut2_I0_O)        0.306    10.021 r  RS2/distance_signal2[14]_i_28/O
                         net (fo=1, routed)           0.000    10.021    RS2/distance_signal2[14]_i_28_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.554 r  RS2/distance_signal2_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.421    11.975    RS2/distance_signal24
    SLICE_X38Y25         LUT3 (Prop_lut3_I1_O)        0.124    12.099 f  RS2/distance_signal2[3]_i_88/O
                         net (fo=12, routed)          0.479    12.578    RS2/distance_signal2[3]_i_88_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I5_O)        0.124    12.702 r  RS2/distance_signal2[3]_i_232/O
                         net (fo=1, routed)           0.511    13.213    RS2/distance_signal2[3]_i_232_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.720 r  RS2/distance_signal2_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.720    RS2/distance_signal2_reg[3]_i_181_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.834 r  RS2/distance_signal2_reg[3]_i_131/CO[3]
                         net (fo=1, routed)           0.000    13.834    RS2/distance_signal2_reg[3]_i_131_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.948 r  RS2/distance_signal2_reg[3]_i_82/CO[3]
                         net (fo=1, routed)           0.000    13.948    RS2/distance_signal2_reg[3]_i_82_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.062 r  RS2/distance_signal2_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    14.062    RS2/distance_signal2_reg[3]_i_45_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.176 r  RS2/distance_signal2_reg[3]_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.176    RS2/distance_signal2_reg[3]_i_26_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.290 r  RS2/distance_signal2_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    14.290    RS2/distance_signal2_reg[7]_i_16_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.518 r  RS2/distance_signal2_reg[14]_i_16/CO[2]
                         net (fo=13, routed)          0.605    15.123    RS2/distance_signal2_reg[14]_i_16_n_1
    SLICE_X37Y30         LUT5 (Prop_lut5_I3_O)        0.313    15.436 r  RS2/distance_signal2[11]_i_20/O
                         net (fo=2, routed)           0.636    16.072    RS2/distance_signal2[11]_i_20_n_0
    SLICE_X44Y32         LUT5 (Prop_lut5_I4_O)        0.124    16.196 r  RS2/distance_signal2[11]_i_6/O
                         net (fo=2, routed)           0.566    16.762    RS2/distance_signal2[11]_i_6_n_0
    SLICE_X44Y30         LUT6 (Prop_lut6_I0_O)        0.124    16.886 r  RS2/distance_signal2[11]_i_10/O
                         net (fo=1, routed)           0.000    16.886    RS2/distance_signal2[11]_i_10_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.436 r  RS2/distance_signal2_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.436    RS2/distance_signal2_reg[11]_i_2_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.770 r  RS2/distance_signal2_reg[14]_i_2/O[1]
                         net (fo=17, routed)          0.789    18.559    RS2_n_15
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.303    18.862 r  distance_signal2[0]_i_88/O
                         net (fo=1, routed)           0.479    19.341    distance_signal2[0]_i_88_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    19.937 r  distance_signal2_reg[0]_i_62/O[3]
                         net (fo=3, routed)           0.499    20.435    RS2/timer12_reg[29]_0[3]
    SLICE_X39Y34         LUT3 (Prop_lut3_I1_O)        0.306    20.741 r  RS2/distance_signal2[0]_i_64/O
                         net (fo=2, routed)           0.644    21.386    RS2/distance_signal2[0]_i_64_n_0
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.124    21.510 r  RS2/distance_signal2[0]_i_35/O
                         net (fo=2, routed)           0.592    22.101    RS2/distance_signal2[0]_i_35_n_0
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.225 r  RS2/distance_signal2[0]_i_39/O
                         net (fo=1, routed)           0.000    22.225    RS2/distance_signal2[0]_i_39_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.758 r  RS2/distance_signal2_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.758    RS2/distance_signal2_reg[0]_i_14_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.997 r  RS2/distance_signal2_reg[0]_i_5/O[2]
                         net (fo=3, routed)           0.478    23.475    RS2/distance_signal2_reg[0]_i_5_n_5
    SLICE_X44Y32         LUT4 (Prop_lut4_I0_O)        0.301    23.776 r  RS2/distance_signal2[0]_i_24/O
                         net (fo=1, routed)           0.489    24.265    RS2/distance_signal2[0]_i_24_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    24.650 r  RS2/distance_signal2_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.650    RS2/distance_signal2_reg[0]_i_9_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.807 r  RS2/distance_signal2_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.425    25.231    RS2/distance_signal2_reg[0]_i_4_n_2
    SLICE_X44Y32         LUT5 (Prop_lut5_I1_O)        0.329    25.560 r  RS2/distance_signal2[4]_i_3/O
                         net (fo=1, routed)           0.479    26.039    RS2/distance_signal2[4]_i_3_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.634 r  RS2/distance_signal2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.634    RS2/distance_signal2_reg[4]_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.751 r  RS2/distance_signal2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.751    RS2/distance_signal2_reg[8]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.868 r  RS2/distance_signal2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.868    RS2/distance_signal2_reg[12]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.191 r  RS2/distance_signal2_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.310    27.502    RS2/distance_signal21[14]
    SLICE_X44Y34         LUT5 (Prop_lut5_I0_O)        0.306    27.808 r  RS2/distance_signal2[14]_i_1/O
                         net (fo=1, routed)           0.000    27.808    RS2/p_0_in[14]
    SLICE_X44Y34         FDRE                                         r  RS2/distance_signal2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.442    14.783    RS2/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  RS2/distance_signal2_reg[14]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X44Y34         FDRE (Setup_fdre_C_D)        0.029    15.037    RS2/distance_signal2_reg[14]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -27.808    
  -------------------------------------------------------------------
                         slack                                -12.771    

Slack (VIOLATED) :        -12.761ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.781ns  (logic 11.154ns (48.962%)  route 11.627ns (51.038%))
  Logic Levels:           38  (CARRY4=24 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.160 r  RS1/distance_signal_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.458    27.618    RS1/distance_signal1[11]
    SLICE_X64Y35         LUT5 (Prop_lut5_I0_O)        0.302    27.920 r  RS1/distance_signal[11]_i_1/O
                         net (fo=1, routed)           0.000    27.920    RS1/p_0_in[11]
    SLICE_X64Y35         FDRE                                         r  RS1/distance_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.514    14.855    RS1/clk_IBUF_BUFG
    SLICE_X64Y35         FDRE                                         r  RS1/distance_signal_reg[11]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X64Y35         FDRE (Setup_fdre_C_D)        0.079    15.159    RS1/distance_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -27.920    
  -------------------------------------------------------------------
                         slack                                -12.761    

Slack (VIOLATED) :        -12.754ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.723ns  (logic 11.248ns (49.500%)  route 11.475ns (50.500%))
  Logic Levels:           39  (CARRY4=25 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.035 r  RS1/distance_signal_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.035    RS1/distance_signal_reg[12]_i_2_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.257 r  RS1/distance_signal_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.306    27.563    RS1/distance_signal1[13]
    SLICE_X58Y37         LUT5 (Prop_lut5_I0_O)        0.299    27.862 r  RS1/distance_signal[13]_i_1/O
                         net (fo=1, routed)           0.000    27.862    RS1/p_0_in[13]
    SLICE_X58Y37         FDRE                                         r  RS1/distance_signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.514    14.855    RS1/clk_IBUF_BUFG
    SLICE_X58Y37         FDRE                                         r  RS1/distance_signal_reg[13]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X58Y37         FDRE (Setup_fdre_C_D)        0.029    15.109    RS1/distance_signal_reg[13]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -27.862    
  -------------------------------------------------------------------
                         slack                                -12.754    

Slack (VIOLATED) :        -12.748ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.720ns  (logic 11.136ns (49.015%)  route 11.584ns (50.985%))
  Logic Levels:           37  (CARRY4=23 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    27.141 r  RS1/distance_signal_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.415    27.556    RS1/distance_signal1[6]
    SLICE_X63Y34         LUT5 (Prop_lut5_I0_O)        0.303    27.859 r  RS1/distance_signal[6]_i_1/O
                         net (fo=1, routed)           0.000    27.859    RS1/p_0_in[6]
    SLICE_X63Y34         FDRE                                         r  RS1/distance_signal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.513    14.854    RS1/clk_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  RS1/distance_signal_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.032    15.111    RS1/distance_signal_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -27.859    
  -------------------------------------------------------------------
                         slack                                -12.748    

Slack (VIOLATED) :        -12.739ns  (required time - arrival time)
  Source:                 RS1/timer2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance_signal_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        22.709ns  (logic 11.232ns (49.460%)  route 11.477ns (50.540%))
  Logic Levels:           38  (CARRY4=24 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.618     5.139    RS1/clk_IBUF_BUFG
    SLICE_X63Y24         FDRE                                         r  RS1/timer2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  RS1/timer2_reg[0]/Q
                         net (fo=21, routed)          0.355     5.950    RS1/timer2_reg[0]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.587 r  RS1/distance_signal_reg[14]_i_75/CO[3]
                         net (fo=1, routed)           0.009     6.596    RS1/distance_signal_reg[14]_i_75_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.815 r  RS1/distance_signal_reg[3]_i_170/O[0]
                         net (fo=3, routed)           0.832     7.647    RS1/distance_signal_reg[3]_i_170_n_7
    SLICE_X61Y25         LUT4 (Prop_lut4_I1_O)        0.295     7.942 r  RS1/distance_signal[3]_i_168/O
                         net (fo=1, routed)           0.000     7.942    RS1/distance_signal[3]_i_168_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.492 r  RS1/distance_signal_reg[3]_i_109/CO[3]
                         net (fo=1, routed)           0.000     8.492    RS1/distance_signal_reg[3]_i_109_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.606 r  RS1/distance_signal_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.606    RS1/distance_signal_reg[3]_i_72_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.919 f  RS1/distance_signal_reg[31]_i_25/O[3]
                         net (fo=12, routed)          0.833     9.752    RS1/distance_signal_reg[31]_i_25_n_4
    SLICE_X62Y28         LUT2 (Prop_lut2_I0_O)        0.306    10.058 r  RS1/distance_signal[14]_i_52/O
                         net (fo=1, routed)           0.000    10.058    RS1/distance_signal[14]_i_52_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.608 r  RS1/distance_signal_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.608    RS1/distance_signal_reg[14]_i_21_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.722 r  RS1/distance_signal_reg[14]_i_10/CO[3]
                         net (fo=216, routed)         1.220    11.942    RS1/distance_signal4
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.124    12.066 r  RS1/distance_signal[3]_i_138/O
                         net (fo=12, routed)          1.090    13.157    RS1/distance_signal[3]_i_138_n_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I0_O)        0.124    13.281 r  RS1/distance_signal[3]_i_228/O
                         net (fo=1, routed)           0.000    13.281    RS1/distance_signal[3]_i_228_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.814 r  RS1/distance_signal_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.814    RS1/distance_signal_reg[3]_i_174_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.931 r  RS1/distance_signal_reg[3]_i_181/CO[3]
                         net (fo=1, routed)           0.000    13.931    RS1/distance_signal_reg[3]_i_181_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.254 r  RS1/distance_signal_reg[3]_i_131/O[1]
                         net (fo=3, routed)           0.539    14.793    RS1/distance_signal_reg[3]_i_131_n_6
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.306    15.099 r  RS1/distance_signal[3]_i_136/O
                         net (fo=2, routed)           0.329    15.428    RS1/distance_signal[3]_i_136_n_0
    SLICE_X58Y23         LUT5 (Prop_lut5_I0_O)        0.124    15.552 r  RS1/distance_signal[3]_i_76/O
                         net (fo=2, routed)           0.896    16.448    RS1/distance_signal[3]_i_76_n_0
    SLICE_X55Y28         LUT6 (Prop_lut6_I0_O)        0.124    16.572 r  RS1/distance_signal[3]_i_80/O
                         net (fo=1, routed)           0.000    16.572    RS1/distance_signal[3]_i_80_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.122 r  RS1/distance_signal_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.122    RS1/distance_signal_reg[3]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.236 r  RS1/distance_signal_reg[3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    17.236    RS1/distance_signal_reg[3]_i_17_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.350 r  RS1/distance_signal_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.350    RS1/distance_signal_reg[3]_i_4_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.464 r  RS1/distance_signal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.464    RS1/distance_signal_reg[3]_i_2_n_0
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.798 r  RS1/distance_signal_reg[7]_i_2/O[1]
                         net (fo=21, routed)          0.987    18.784    RS1_n_9
    SLICE_X52Y32         LUT3 (Prop_lut3_I2_O)        0.303    19.087 r  distance_signal[0]_i_110/O
                         net (fo=1, routed)           0.190    19.277    distance_signal[0]_i_110_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.784 r  distance_signal_reg[0]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.784    distance_signal_reg[0]_i_84_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.006 r  distance_signal_reg[0]_i_62/O[0]
                         net (fo=3, routed)           0.842    20.848    RS1/timer2_reg[29]_0[0]
    SLICE_X54Y30         LUT3 (Prop_lut3_I1_O)        0.299    21.147 r  RS1/distance_signal[0]_i_85/O
                         net (fo=3, routed)           0.188    21.334    RS1/distance_signal[0]_i_85_n_0
    SLICE_X54Y30         LUT5 (Prop_lut5_I4_O)        0.124    21.458 r  RS1/distance_signal[0]_i_54/O
                         net (fo=2, routed)           0.596    22.055    RS1/distance_signal[0]_i_54_n_0
    SLICE_X56Y31         LUT6 (Prop_lut6_I0_O)        0.124    22.179 r  RS1/distance_signal[0]_i_58/O
                         net (fo=1, routed)           0.000    22.179    RS1/distance_signal[0]_i_58_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    22.531 r  RS1/distance_signal_reg[0]_i_32/O[3]
                         net (fo=3, routed)           0.675    23.205    RS1/distance_signal_reg[0]_i_32_n_4
    SLICE_X56Y35         LUT4 (Prop_lut4_I0_O)        0.307    23.512 r  RS1/distance_signal[0]_i_47/O
                         net (fo=1, routed)           0.475    23.988    RS1/distance_signal[0]_i_47_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    24.514 r  RS1/distance_signal_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    24.514    RS1/distance_signal_reg[0]_i_23_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.628 r  RS1/distance_signal_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    24.628    RS1/distance_signal_reg[0]_i_9_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.785 r  RS1/distance_signal_reg[0]_i_4/CO[1]
                         net (fo=17, routed)          0.542    25.327    RS1/distance_signal_reg[0]_i_4_n_2
    SLICE_X57Y35         LUT5 (Prop_lut5_I1_O)        0.329    25.656 r  RS1/distance_signal[4]_i_3/O
                         net (fo=1, routed)           0.571    26.227    RS1/distance_signal[4]_i_3_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.807 r  RS1/distance_signal_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.807    RS1/distance_signal_reg[4]_i_2_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.921 r  RS1/distance_signal_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.921    RS1/distance_signal_reg[8]_i_2_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    27.234 r  RS1/distance_signal_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.308    27.543    RS1/distance_signal1[12]
    SLICE_X61Y34         LUT5 (Prop_lut5_I0_O)        0.306    27.849 r  RS1/distance_signal[12]_i_1/O
                         net (fo=1, routed)           0.000    27.849    RS1/p_0_in[12]
    SLICE_X61Y34         FDRE                                         r  RS1/distance_signal_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.512    14.853    RS1/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  RS1/distance_signal_reg[12]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.032    15.110    RS1/distance_signal_reg[12]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -27.849    
  -------------------------------------------------------------------
                         slack                                -12.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    RS2/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  RS2/distance_signal2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RS2/distance_signal2_reg[5]/Q
                         net (fo=5, routed)           0.169     1.751    RS2/distance_signal2[5]
    SLICE_X47Y31         FDRE                                         r  RS2/distance2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.952    RS2/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  RS2/distance2_reg[5]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.066     1.540    RS2/distance2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 RS1/to_servo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_module/turn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.593     1.476    RS1/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  RS1/to_servo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  RS1/to_servo_reg/Q
                         net (fo=3, routed)           0.085     1.689    Servo_module/sensor1_OBUF
    SLICE_X65Y54         LUT6 (Prop_lut6_I1_O)        0.099     1.788 r  Servo_module/turn_i_1/O
                         net (fo=1, routed)           0.000     1.788    Servo_module/turn_i_1_n_0
    SLICE_X65Y54         FDRE                                         r  Servo_module/turn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.863     1.991    Servo_module/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  Servo_module/turn_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.091     1.567    Servo_module/turn_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.582%)  route 0.198ns (58.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    RS2/clk_IBUF_BUFG
    SLICE_X41Y33         FDRE                                         r  RS2/distance_signal2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RS2/distance_signal2_reg[1]/Q
                         net (fo=5, routed)           0.198     1.780    RS2/distance_signal2[1]
    SLICE_X47Y30         FDRE                                         r  RS2/distance2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.824     1.951    RS2/clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  RS2/distance2_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.070     1.543    RS2/distance2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.883%)  route 0.196ns (58.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    RS2/clk_IBUF_BUFG
    SLICE_X43Y34         FDRE                                         r  RS2/distance_signal2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RS2/distance_signal2_reg[12]/Q
                         net (fo=4, routed)           0.196     1.779    RS2/distance_signal2[12]
    SLICE_X47Y32         FDRE                                         r  RS2/distance2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    RS2/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  RS2/distance2_reg[12]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.066     1.541    RS2/distance2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.273%)  route 0.201ns (58.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    RS2/clk_IBUF_BUFG
    SLICE_X41Y34         FDRE                                         r  RS2/distance_signal2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RS2/distance_signal2_reg[3]/Q
                         net (fo=4, routed)           0.201     1.784    RS2/distance_signal2[3]
    SLICE_X47Y31         FDRE                                         r  RS2/distance2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.952    RS2/clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  RS2/distance2_reg[3]/C
                         clock pessimism             -0.478     1.474    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.070     1.544    RS2/distance2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.292%)  route 0.185ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.560     1.443    RS2/clk_IBUF_BUFG
    SLICE_X44Y34         FDRE                                         r  RS2/distance_signal2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  RS2/distance_signal2_reg[14]/Q
                         net (fo=4, routed)           0.185     1.769    RS2/distance_signal2[14]
    SLICE_X47Y32         FDRE                                         r  RS2/distance2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    RS2/clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  RS2/distance2_reg[14]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.072     1.527    RS2/distance2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 RS2/distance_signal2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS2/distance2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.187%)  route 0.178ns (55.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    RS2/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  RS2/distance_signal2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RS2/distance_signal2_reg[0]/Q
                         net (fo=5, routed)           0.178     1.761    RS2/distance_signal2[0]
    SLICE_X46Y31         FDRE                                         r  RS2/distance2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.952    RS2/clk_IBUF_BUFG
    SLICE_X46Y31         FDRE                                         r  RS2/distance2_reg[0]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.059     1.513    RS2/distance2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 RS1/distance_signal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RS1/distance1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.177%)  route 0.193ns (57.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.590     1.473    RS1/clk_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  RS1/distance_signal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  RS1/distance_signal_reg[1]/Q
                         net (fo=7, routed)           0.193     1.807    RS1/distance_signal[1]
    SLICE_X61Y35         FDRE                                         r  RS1/distance1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.859     1.986    RS1/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  RS1/distance1_reg[1]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.070     1.558    RS1/distance1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Counter1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.561     1.444    Counter1/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  Counter1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  Counter1/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.723    Counter1/count_reg_n_0_[2]
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.833 r  Counter1/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.833    Counter1/count_reg[0]_i_2_n_5
    SLICE_X30Y53         FDRE                                         r  Counter1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.829     1.957    Counter1/clk_IBUF_BUFG
    SLICE_X30Y53         FDRE                                         r  Counter1/count_reg[2]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134     1.578    Counter1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Servo_module/pwm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Servo_module/pwm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.268ns (74.008%)  route 0.094ns (25.992%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.594     1.477    Servo_module/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  Servo_module/pwm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Servo_module/pwm_reg[4]/Q
                         net (fo=6, routed)           0.094     1.712    Servo_module/pwm_reg[4]
    SLICE_X62Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.839 r  Servo_module/pwm_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    Servo_module/pwm_reg[2]_i_1_n_4
    SLICE_X62Y51         FDRE                                         r  Servo_module/pwm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.864     1.992    Servo_module/clk_IBUF_BUFG
    SLICE_X62Y51         FDRE                                         r  Servo_module/pwm_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y51         FDRE (Hold_fdre_C_D)         0.105     1.582    Servo_module/pwm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y53   Counter1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y51   RS1/buzzer_trig_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   RS1/data_controll_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   RS1/distance1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   RS1/distance1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   RS1/distance1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y36   RS1/distance1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y34   RS1/distance_signal_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y35   RS1/distance_signal_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   RS1/timer1_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   RS1/timer1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   RS1/timer1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y59   RS1/timer1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   RS1/timer1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   RS1/timer1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   RS1/timer1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y60   RS1/timer1_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   RS1/timer1_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y61   RS1/timer1_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y53   Counter1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   RS1/data_controll_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   RS1/distance_signal_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y34   RS1/distance_signal_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y33   RS1/distance_signal_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   RS1/distance_signal_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y34   RS1/distance_signal_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   RS2/distance2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   RS2/distance2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y32   RS2/distance2_reg[13]/C



