<stg><name>activation_accelerator_Pipeline_loop_3</name>


<trans_list>

<trans id="171" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i105

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i105:0 %i_16 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i105:1 %icmp_ln166 = icmp_eq  i11 %i_16, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i105:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i105:3 %add_ln166 = add i11 %i_16, i11 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i105:4 %br_ln166 = br i1 %icmp_ln166, void %for.inc.i105.split, void %if.end70.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i105.split:2 %lshr_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_16, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i105.split:3 %zext_ln168 = zext i8 %lshr_ln7

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:4 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:5 %x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="x_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:6 %x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="x_4_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:7 %x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="x_6_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="11">
<![CDATA[
for.inc.i105.split:8 %trunc_ln168 = trunc i11 %i_16

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:9 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:10 %x_2_load = load i8 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:11 %x_4_load = load i8 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:12 %x_6_load = load i8 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i105.split:23 %lshr_ln171_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_16, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln171_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="11">
<![CDATA[
for.inc.i105.split:33 %trunc_ln171 = trunc i11 %i_16

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.i105.split:34 %switch_ln171 = switch i3 %trunc_ln171, void %arrayidx41.i102.case.7, i3 0, void %arrayidx41.i102.case.0, i3 1, void %arrayidx41.i102.case.1, i3 2, void %arrayidx41.i102.case.2, i3 3, void %arrayidx41.i102.case.3, i3 4, void %arrayidx41.i102.case.4, i3 5, void %arrayidx41.i102.case.5, i3 6, void %arrayidx41.i102.case.6

]]></Node>
<StgValue><ssdm name="switch_ln171"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx41.i102.exit:0 %store_ln166 = store i11 %add_ln166, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.exit:1 %br_ln166 = br void %for.inc.i105

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:9 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:10 %x_2_load = load i8 %x_2_addr

]]></Node>
<StgValue><ssdm name="x_2_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:11 %x_4_load = load i8 %x_4_addr

]]></Node>
<StgValue><ssdm name="x_4_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc.i105.split:12 %x_6_load = load i8 %x_6_addr

]]></Node>
<StgValue><ssdm name="x_6_load"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc.i105.split:13 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4f32.i2, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i2 %trunc_ln168

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i105.split:14 %bitcast_ln168 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln168"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:15 %xor_ln168 = xor i32 %bitcast_ln168, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln168"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i105.split:16 %bitcast_ln168_1 = bitcast i32 %xor_ln168

]]></Node>
<StgValue><ssdm name="bitcast_ln168_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="8" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="7" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="63" st_id="4" stage="6" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="64" st_id="5" stage="5" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="65" st_id="6" stage="4" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="66" st_id="7" stage="3" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="67" st_id="8" stage="2" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="68" st_id="9" stage="1" lat="8">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:17 %tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln168_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="69" st_id="10" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:18 %add_i2 = fadd i32 %tmp_4, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="70" st_id="11" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:18 %add_i2 = fadd i32 %tmp_4, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="71" st_id="12" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:18 %add_i2 = fadd i32 %tmp_4, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="72" st_id="13" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:18 %add_i2 = fadd i32 %tmp_4, i32 1

]]></Node>
<StgValue><ssdm name="add_i2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="73" st_id="14" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="74" st_id="15" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="75" st_id="16" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="76" st_id="17" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="77" st_id="18" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="78" st_id="19" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="79" st_id="20" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="80" st_id="21" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="81" st_id="22" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:19 %sig = fdiv i32 1, i32 %add_i2

]]></Node>
<StgValue><ssdm name="sig"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="82" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:20 %val = fmul i32 %tmp_s, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="83" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:20 %val = fmul i32 %tmp_s, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="84" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i105.split:20 %val = fmul i32 %tmp_s, i32 %sig

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="85" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i105.split:21 %bitcast_ln171 = bitcast i32 %val

]]></Node>
<StgValue><ssdm name="bitcast_ln171"/></StgValue>
</operation>

<operation id="86" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i105.split:22 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln171, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="114" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
if.end70.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="87" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i105.split:0 %specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln167"/></StgValue>
</operation>

<operation id="88" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i105.split:1 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="89" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i105.split:24 %zext_ln171 = zext i7 %lshr_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="90" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:25 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56"/></StgValue>
</operation>

<operation id="91" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:26 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57"/></StgValue>
</operation>

<operation id="92" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:27 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58"/></StgValue>
</operation>

<operation id="93" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:28 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59"/></StgValue>
</operation>

<operation id="94" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:29 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60"/></StgValue>
</operation>

<operation id="95" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:30 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61"/></StgValue>
</operation>

<operation id="96" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:31 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62"/></StgValue>
</operation>

<operation id="97" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i105.split:32 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63"/></StgValue>
</operation>

<operation id="98" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.6:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="99" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.6:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="100" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.5:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="101" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.5:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="102" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.4:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="103" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.4:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="104" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.3:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="105" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.3:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="106" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.2:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="107" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.2:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="108" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.1:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="109" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.1:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="110" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.0:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="111" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.0:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="112" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
arrayidx41.i102.case.7:0 %store_ln171 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="113" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln171" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx41.i102.case.7:1 %br_ln171 = br void %arrayidx41.i102.exit

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="172" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="173" name="x_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="174" name="x_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="175" name="x_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="176" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="185" from="StgValue_184" to="i" fromId="184" toId="29">
</dataflow>
<dataflow id="187" from="StgValue_186" to="store_ln0" fromId="186" toId="30">
</dataflow>
<dataflow id="188" from="i" to="store_ln0" fromId="29" toId="30">
</dataflow>
<dataflow id="189" from="i" to="i_16" fromId="29" toId="32">
</dataflow>
<dataflow id="190" from="i_16" to="icmp_ln166" fromId="32" toId="33">
</dataflow>
<dataflow id="192" from="StgValue_191" to="icmp_ln166" fromId="191" toId="33">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="193" toId="34">
</dataflow>
<dataflow id="196" from="StgValue_195" to="empty" fromId="195" toId="34">
</dataflow>
<dataflow id="197" from="StgValue_195" to="empty" fromId="195" toId="34">
</dataflow>
<dataflow id="198" from="StgValue_195" to="empty" fromId="195" toId="34">
</dataflow>
<dataflow id="199" from="i_16" to="add_ln166" fromId="32" toId="35">
</dataflow>
<dataflow id="201" from="StgValue_200" to="add_ln166" fromId="200" toId="35">
</dataflow>
<dataflow id="202" from="icmp_ln166" to="br_ln166" fromId="33" toId="36">
</dataflow>
<dataflow id="204" from="_ssdm_op_PartSelect.i8.i11.i32.i32" to="lshr_ln7" fromId="203" toId="37">
</dataflow>
<dataflow id="205" from="i_16" to="lshr_ln7" fromId="32" toId="37">
</dataflow>
<dataflow id="207" from="StgValue_206" to="lshr_ln7" fromId="206" toId="37">
</dataflow>
<dataflow id="209" from="StgValue_208" to="lshr_ln7" fromId="208" toId="37">
</dataflow>
<dataflow id="210" from="lshr_ln7" to="zext_ln168" fromId="37" toId="38">
</dataflow>
<dataflow id="211" from="x" to="x_addr" fromId="172" toId="39">
</dataflow>
<dataflow id="213" from="StgValue_212" to="x_addr" fromId="212" toId="39">
</dataflow>
<dataflow id="214" from="zext_ln168" to="x_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="215" from="x_2" to="x_2_addr" fromId="173" toId="40">
</dataflow>
<dataflow id="216" from="StgValue_212" to="x_2_addr" fromId="212" toId="40">
</dataflow>
<dataflow id="217" from="zext_ln168" to="x_2_addr" fromId="38" toId="40">
</dataflow>
<dataflow id="218" from="x_4" to="x_4_addr" fromId="174" toId="41">
</dataflow>
<dataflow id="219" from="StgValue_212" to="x_4_addr" fromId="212" toId="41">
</dataflow>
<dataflow id="220" from="zext_ln168" to="x_4_addr" fromId="38" toId="41">
</dataflow>
<dataflow id="221" from="x_6" to="x_6_addr" fromId="175" toId="42">
</dataflow>
<dataflow id="222" from="StgValue_212" to="x_6_addr" fromId="212" toId="42">
</dataflow>
<dataflow id="223" from="zext_ln168" to="x_6_addr" fromId="38" toId="42">
</dataflow>
<dataflow id="224" from="i_16" to="trunc_ln168" fromId="32" toId="43">
</dataflow>
<dataflow id="225" from="x_addr" to="x_load" fromId="39" toId="44">
</dataflow>
<dataflow id="226" from="x_2_addr" to="x_2_load" fromId="40" toId="45">
</dataflow>
<dataflow id="227" from="x_4_addr" to="x_4_load" fromId="41" toId="46">
</dataflow>
<dataflow id="228" from="x_6_addr" to="x_6_load" fromId="42" toId="47">
</dataflow>
<dataflow id="230" from="_ssdm_op_PartSelect.i7.i11.i32.i32" to="lshr_ln171_1" fromId="229" toId="48">
</dataflow>
<dataflow id="231" from="i_16" to="lshr_ln171_1" fromId="32" toId="48">
</dataflow>
<dataflow id="233" from="StgValue_232" to="lshr_ln171_1" fromId="232" toId="48">
</dataflow>
<dataflow id="234" from="StgValue_208" to="lshr_ln171_1" fromId="208" toId="48">
</dataflow>
<dataflow id="235" from="i_16" to="trunc_ln171" fromId="32" toId="49">
</dataflow>
<dataflow id="236" from="trunc_ln171" to="switch_ln171" fromId="49" toId="50">
</dataflow>
<dataflow id="238" from="StgValue_237" to="switch_ln171" fromId="237" toId="50">
</dataflow>
<dataflow id="240" from="StgValue_239" to="switch_ln171" fromId="239" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_241" to="switch_ln171" fromId="241" toId="50">
</dataflow>
<dataflow id="244" from="StgValue_243" to="switch_ln171" fromId="243" toId="50">
</dataflow>
<dataflow id="246" from="StgValue_245" to="switch_ln171" fromId="245" toId="50">
</dataflow>
<dataflow id="248" from="StgValue_247" to="switch_ln171" fromId="247" toId="50">
</dataflow>
<dataflow id="250" from="StgValue_249" to="switch_ln171" fromId="249" toId="50">
</dataflow>
<dataflow id="251" from="add_ln166" to="store_ln166" fromId="35" toId="51">
</dataflow>
<dataflow id="252" from="i" to="store_ln166" fromId="29" toId="51">
</dataflow>
<dataflow id="253" from="x_addr" to="x_load" fromId="39" toId="53">
</dataflow>
<dataflow id="254" from="x_2_addr" to="x_2_load" fromId="40" toId="54">
</dataflow>
<dataflow id="255" from="x_4_addr" to="x_4_load" fromId="41" toId="55">
</dataflow>
<dataflow id="256" from="x_6_addr" to="x_6_load" fromId="42" toId="56">
</dataflow>
<dataflow id="258" from="_ssdm_op_Mux.ap_auto.4f32.i2" to="tmp_s" fromId="257" toId="57">
</dataflow>
<dataflow id="259" from="x_load" to="tmp_s" fromId="53" toId="57">
</dataflow>
<dataflow id="260" from="x_2_load" to="tmp_s" fromId="54" toId="57">
</dataflow>
<dataflow id="261" from="x_4_load" to="tmp_s" fromId="55" toId="57">
</dataflow>
<dataflow id="262" from="x_6_load" to="tmp_s" fromId="56" toId="57">
</dataflow>
<dataflow id="263" from="trunc_ln168" to="tmp_s" fromId="43" toId="57">
</dataflow>
<dataflow id="264" from="tmp_s" to="bitcast_ln168" fromId="57" toId="58">
</dataflow>
<dataflow id="265" from="bitcast_ln168" to="xor_ln168" fromId="58" toId="59">
</dataflow>
<dataflow id="267" from="StgValue_266" to="xor_ln168" fromId="266" toId="59">
</dataflow>
<dataflow id="268" from="xor_ln168" to="bitcast_ln168_1" fromId="59" toId="60">
</dataflow>
<dataflow id="270" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="61">
</dataflow>
<dataflow id="271" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="61">
</dataflow>
<dataflow id="272" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="62">
</dataflow>
<dataflow id="273" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="62">
</dataflow>
<dataflow id="274" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="63">
</dataflow>
<dataflow id="275" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="63">
</dataflow>
<dataflow id="276" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="64">
</dataflow>
<dataflow id="277" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="64">
</dataflow>
<dataflow id="278" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="65">
</dataflow>
<dataflow id="279" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="65">
</dataflow>
<dataflow id="280" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="66">
</dataflow>
<dataflow id="281" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="66">
</dataflow>
<dataflow id="282" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="67">
</dataflow>
<dataflow id="283" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="67">
</dataflow>
<dataflow id="284" from="llvm.exp.f32" to="tmp_4" fromId="269" toId="68">
</dataflow>
<dataflow id="285" from="bitcast_ln168_1" to="tmp_4" fromId="60" toId="68">
</dataflow>
<dataflow id="286" from="tmp_4" to="add_i2" fromId="68" toId="69">
</dataflow>
<dataflow id="288" from="StgValue_287" to="add_i2" fromId="287" toId="69">
</dataflow>
<dataflow id="289" from="tmp_4" to="add_i2" fromId="68" toId="70">
</dataflow>
<dataflow id="290" from="StgValue_287" to="add_i2" fromId="287" toId="70">
</dataflow>
<dataflow id="291" from="tmp_4" to="add_i2" fromId="68" toId="71">
</dataflow>
<dataflow id="292" from="StgValue_287" to="add_i2" fromId="287" toId="71">
</dataflow>
<dataflow id="293" from="tmp_4" to="add_i2" fromId="68" toId="72">
</dataflow>
<dataflow id="294" from="StgValue_287" to="add_i2" fromId="287" toId="72">
</dataflow>
<dataflow id="295" from="StgValue_287" to="sig" fromId="287" toId="73">
</dataflow>
<dataflow id="296" from="add_i2" to="sig" fromId="72" toId="73">
</dataflow>
<dataflow id="297" from="StgValue_287" to="sig" fromId="287" toId="74">
</dataflow>
<dataflow id="298" from="add_i2" to="sig" fromId="72" toId="74">
</dataflow>
<dataflow id="299" from="StgValue_287" to="sig" fromId="287" toId="75">
</dataflow>
<dataflow id="300" from="add_i2" to="sig" fromId="72" toId="75">
</dataflow>
<dataflow id="301" from="StgValue_287" to="sig" fromId="287" toId="76">
</dataflow>
<dataflow id="302" from="add_i2" to="sig" fromId="72" toId="76">
</dataflow>
<dataflow id="303" from="StgValue_287" to="sig" fromId="287" toId="77">
</dataflow>
<dataflow id="304" from="add_i2" to="sig" fromId="72" toId="77">
</dataflow>
<dataflow id="305" from="StgValue_287" to="sig" fromId="287" toId="78">
</dataflow>
<dataflow id="306" from="add_i2" to="sig" fromId="72" toId="78">
</dataflow>
<dataflow id="307" from="StgValue_287" to="sig" fromId="287" toId="79">
</dataflow>
<dataflow id="308" from="add_i2" to="sig" fromId="72" toId="79">
</dataflow>
<dataflow id="309" from="StgValue_287" to="sig" fromId="287" toId="80">
</dataflow>
<dataflow id="310" from="add_i2" to="sig" fromId="72" toId="80">
</dataflow>
<dataflow id="311" from="StgValue_287" to="sig" fromId="287" toId="81">
</dataflow>
<dataflow id="312" from="add_i2" to="sig" fromId="72" toId="81">
</dataflow>
<dataflow id="313" from="tmp_s" to="val" fromId="57" toId="82">
</dataflow>
<dataflow id="314" from="sig" to="val" fromId="81" toId="82">
</dataflow>
<dataflow id="315" from="tmp_s" to="val" fromId="57" toId="83">
</dataflow>
<dataflow id="316" from="sig" to="val" fromId="81" toId="83">
</dataflow>
<dataflow id="317" from="tmp_s" to="val" fromId="57" toId="84">
</dataflow>
<dataflow id="318" from="sig" to="val" fromId="81" toId="84">
</dataflow>
<dataflow id="319" from="val" to="bitcast_ln171" fromId="84" toId="85">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i16.i32.i32.i32" to="trunc_ln" fromId="320" toId="86">
</dataflow>
<dataflow id="322" from="bitcast_ln171" to="trunc_ln" fromId="85" toId="86">
</dataflow>
<dataflow id="324" from="StgValue_323" to="trunc_ln" fromId="323" toId="86">
</dataflow>
<dataflow id="326" from="StgValue_325" to="trunc_ln" fromId="325" toId="86">
</dataflow>
<dataflow id="328" from="_ssdm_op_SpecPipeline" to="specpipeline_ln167" fromId="327" toId="87">
</dataflow>
<dataflow id="329" from="StgValue_184" to="specpipeline_ln167" fromId="184" toId="87">
</dataflow>
<dataflow id="331" from="StgValue_330" to="specpipeline_ln167" fromId="330" toId="87">
</dataflow>
<dataflow id="332" from="StgValue_330" to="specpipeline_ln167" fromId="330" toId="87">
</dataflow>
<dataflow id="333" from="StgValue_330" to="specpipeline_ln167" fromId="330" toId="87">
</dataflow>
<dataflow id="335" from="empty_1" to="specpipeline_ln167" fromId="334" toId="87">
</dataflow>
<dataflow id="337" from="_ssdm_op_SpecLoopName" to="specloopname_ln166" fromId="336" toId="88">
</dataflow>
<dataflow id="339" from="empty_31" to="specloopname_ln166" fromId="338" toId="88">
</dataflow>
<dataflow id="340" from="lshr_ln171_1" to="zext_ln171" fromId="48" toId="89">
</dataflow>
<dataflow id="341" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" fromId="176" toId="90">
</dataflow>
<dataflow id="342" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" fromId="212" toId="90">
</dataflow>
<dataflow id="343" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" fromId="89" toId="90">
</dataflow>
<dataflow id="344" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" fromId="177" toId="91">
</dataflow>
<dataflow id="345" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" fromId="212" toId="91">
</dataflow>
<dataflow id="346" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" fromId="89" toId="91">
</dataflow>
<dataflow id="347" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" fromId="178" toId="92">
</dataflow>
<dataflow id="348" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" fromId="212" toId="92">
</dataflow>
<dataflow id="349" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" fromId="89" toId="92">
</dataflow>
<dataflow id="350" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" fromId="179" toId="93">
</dataflow>
<dataflow id="351" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" fromId="212" toId="93">
</dataflow>
<dataflow id="352" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" fromId="89" toId="93">
</dataflow>
<dataflow id="353" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" fromId="180" toId="94">
</dataflow>
<dataflow id="354" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" fromId="212" toId="94">
</dataflow>
<dataflow id="355" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" fromId="89" toId="94">
</dataflow>
<dataflow id="356" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" fromId="181" toId="95">
</dataflow>
<dataflow id="357" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" fromId="212" toId="95">
</dataflow>
<dataflow id="358" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" fromId="89" toId="95">
</dataflow>
<dataflow id="359" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" fromId="182" toId="96">
</dataflow>
<dataflow id="360" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" fromId="212" toId="96">
</dataflow>
<dataflow id="361" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" fromId="89" toId="96">
</dataflow>
<dataflow id="362" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" fromId="183" toId="97">
</dataflow>
<dataflow id="363" from="StgValue_212" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" fromId="212" toId="97">
</dataflow>
<dataflow id="364" from="zext_ln171" to="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" fromId="89" toId="97">
</dataflow>
<dataflow id="365" from="trunc_ln" to="store_ln171" fromId="86" toId="98">
</dataflow>
<dataflow id="366" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_62" to="store_ln171" fromId="96" toId="98">
</dataflow>
<dataflow id="367" from="trunc_ln" to="store_ln171" fromId="86" toId="100">
</dataflow>
<dataflow id="368" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_61" to="store_ln171" fromId="95" toId="100">
</dataflow>
<dataflow id="369" from="trunc_ln" to="store_ln171" fromId="86" toId="102">
</dataflow>
<dataflow id="370" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_60" to="store_ln171" fromId="94" toId="102">
</dataflow>
<dataflow id="371" from="trunc_ln" to="store_ln171" fromId="86" toId="104">
</dataflow>
<dataflow id="372" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_59" to="store_ln171" fromId="93" toId="104">
</dataflow>
<dataflow id="373" from="trunc_ln" to="store_ln171" fromId="86" toId="106">
</dataflow>
<dataflow id="374" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_58" to="store_ln171" fromId="92" toId="106">
</dataflow>
<dataflow id="375" from="trunc_ln" to="store_ln171" fromId="86" toId="108">
</dataflow>
<dataflow id="376" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_57" to="store_ln171" fromId="91" toId="108">
</dataflow>
<dataflow id="377" from="trunc_ln" to="store_ln171" fromId="86" toId="110">
</dataflow>
<dataflow id="378" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_56" to="store_ln171" fromId="90" toId="110">
</dataflow>
<dataflow id="379" from="trunc_ln" to="store_ln171" fromId="86" toId="112">
</dataflow>
<dataflow id="380" from="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_63" to="store_ln171" fromId="97" toId="112">
</dataflow>
<dataflow id="381" from="icmp_ln166" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="382" from="trunc_ln171" to="StgValue_27" fromId="49" toId="27">
</dataflow>
<dataflow id="383" from="icmp_ln166" to="StgValue_26" fromId="33" toId="26">
</dataflow>
</dataflows>


</stg>
