Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,34
design__inferred_latch__count,0
design__instance__count,3580
design__instance__area,49676.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0022122308146208525
power__switching__total,0.0010534741450101137
power__leakage__total,0.0000012169846286269603
power__total,0.003266921965405345
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.6016551871453045
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.5955673900399003
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.3707783074405262
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.090829235592552
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.370778
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,16.172836
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.5639744386684473
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.5585086995413335
timing__hold__ws__corner:nom_slow_1p08V_125C,1.5285759757278594
timing__setup__ws__corner:nom_slow_1p08V_125C,4.324604796674304
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,1.528576
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,11.412355
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.5763478746278393
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.5704437084159015
timing__hold__ws__corner:nom_typ_1p20V_25C,0.85745457605633
timing__setup__ws__corner:nom_typ_1p20V_25C,4.841493565313701
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.857455
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,14.422560
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.5639744386684473
clock__skew__worst_setup,0.5585086995413335
timing__hold__ws,0.3707783074405262
timing__setup__ws,4.324604796674304
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.370778
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.412355
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,3580
design__instance__area__stdcell,49676.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.826436
design__instance__utilization__stdcell,0.826436
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,16
design__instance__area__class:buffer,163.296
design__instance__count__class:inverter,151
design__instance__area__class:inverter,869.098
design__instance__count__class:sequential_cell,232
design__instance__area__class:sequential_cell,10944.5
design__instance__count__class:multi_input_combinational_cell,2179
design__instance__area__class:multi_input_combinational_cell,22527.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1002
design__instance__area__class:timing_repair_buffer,15172
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,92566
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,785
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3831
route__net__special,2
route__drc_errors__iter:0,2021
route__wirelength__iter:0,102639
route__drc_errors__iter:1,980
route__wirelength__iter:1,101586
route__drc_errors__iter:2,946
route__wirelength__iter:2,101405
route__drc_errors__iter:3,143
route__wirelength__iter:3,100847
route__drc_errors__iter:4,1
route__wirelength__iter:4,100799
route__drc_errors__iter:5,0
route__wirelength__iter:5,100799
route__drc_errors,0
route__wirelength,100799
route__vias,23310
route__vias__singlecut,23310
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,2980.14
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,139
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,139
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,139
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,139
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000329831
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000363954
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000201592
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000363954
design_powergrid__voltage__worst,0.0000363954
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000363954
design_powergrid__drop__worst__net:VPWR,0.0000329831
design_powergrid__voltage__worst__net:VGND,0.0000363954
design_powergrid__drop__worst__net:VGND,0.0000363954
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000204000000000000011944438493838305248573306016623973846435546875
ir__drop__worst,0.000033000000000000002530094189712173147199791856110095977783203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
