
*** Running vivado
    with args -log DDU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DDU.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DDU.tcl -notrace
Command: synth_design -top DDU -part xq7a100tcs324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xq7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xq7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 443.332 ; gain = 97.852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DDU' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:23]
	Parameter STAY bound to: 0 - type: integer 
	Parameter INC bound to: 1 - type: integer 
	Parameter DEC bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/counter.v:23]
WARNING: [Synth 8-350] instance 'M1' of module 'counter' requires 7 connections, but only 3 given [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
INFO: [Synth 8-6157] synthesizing module 'bcdTo7Seg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/lab5/bcdTo7Seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/lab5/bcdTo7Seg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bcdTo7Seg' (2#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/lab5/bcdTo7Seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_3ways' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_3ways.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_3ways' (3#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_3ways.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_module' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_module' (4#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC_part' (5#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/PC_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MEM_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.runs/synth_1/.Xil/Vivado-16012-DESKTOP-975EH1T/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (6#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.runs/synth_1/.Xil/Vivado-16012-DESKTOP-975EH1T/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM_part' (7#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MEM_part.v:23]
WARNING: [Synth 8-350] instance 'M2' of module 'MEM_part' requires 14 connections, but only 13 given [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/top.v:75]
INFO: [Synth 8-6157] synthesizing module 'RF_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/RF_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'regflie' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/regflie.v:23]
	Parameter addr bound to: 5 - type: integer 
	Parameter num bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'regflie' (8#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/regflie.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'ra2' does not match port width (5) of module 'regflie' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/RF_part.v:36]
INFO: [Synth 8-6155] done synthesizing module 'RF_part' (9#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/RF_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/ALU.v:23]
	Parameter ADD bound to: 5'b00000 
	Parameter SUB bound to: 5'b00001 
	Parameter AND bound to: 5'b00010 
	Parameter OR bound to: 5'b00011 
	Parameter NOT bound to: 5'b00100 
	Parameter XOR bound to: 5'b00101 
	Parameter SLT bound to: 5'b00110 
	Parameter NOR bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (10#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/ALU.v:23]
WARNING: [Synth 8-689] width (5) of port connection 's' does not match port width (3) of module 'ALU' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v:37]
WARNING: [Synth 8-350] instance 'M1' of module 'ALU' requires 6 connections, but only 5 given [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v:35]
INFO: [Synth 8-6157] synthesizing module 'MUX_4ways' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_4ways.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4ways' (11#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_4ways.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_part' (12#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'Control_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:23]
	Parameter start bound to: 0 - type: integer 
	Parameter IF bound to: 1 - type: integer 
	Parameter ID bound to: 2 - type: integer 
	Parameter mem_3 bound to: 3 - type: integer 
	Parameter I_3 bound to: 4 - type: integer 
	Parameter R_3 bound to: 5 - type: integer 
	Parameter BEQ_3 bound to: 6 - type: integer 
	Parameter BNE_3 bound to: 7 - type: integer 
	Parameter J_3 bound to: 8 - type: integer 
	Parameter mem_l bound to: 9 - type: integer 
	Parameter mem_s bound to: 10 - type: integer 
	Parameter R_4 bound to: 11 - type: integer 
	Parameter I_4 bound to: 12 - type: integer 
	Parameter m_5 bound to: 13 - type: integer 
	Parameter R_type bound to: 6'b000000 
	Parameter J_type bound to: 6'b000010 
	Parameter LW bound to: 6'b100011 
	Parameter SW bound to: 6'b101011 
	Parameter BEQ bound to: 6'b000100 
	Parameter BNE bound to: 6'b000101 
	Parameter ADDi bound to: 6'b001000 
	Parameter SLTi bound to: 6'b001010 
	Parameter ANDi bound to: 6'b001100 
	Parameter ORi bound to: 6'b001101 
	Parameter XORi bound to: 6'b001110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:93]
INFO: [Synth 8-6155] done synthesizing module 'Control_part' (13#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_control_part' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_control_part.v:23]
	Parameter ADDi bound to: 6'b001000 
	Parameter SLTi bound to: 6'b001010 
	Parameter ANDi bound to: 6'b001100 
	Parameter ORi bound to: 6'b001101 
	Parameter XORi bound to: 6'b001110 
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter NOT bound to: 3'b100 
	Parameter XOR bound to: 3'b101 
	Parameter SLT bound to: 3'b110 
	Parameter NOR bound to: 3'b111 
	Parameter ADD_funct bound to: 6'b100000 
	Parameter SUB_funct bound to: 6'b100010 
	Parameter AND_funct bound to: 6'b100100 
	Parameter OR_funct bound to: 6'b100101 
	Parameter XOR_funct bound to: 6'b100110 
	Parameter SLT_funct bound to: 6'b101010 
	Parameter NOR_funct bound to: 6'b100111 
INFO: [Synth 8-6155] done synthesizing module 'ALU_control_part' (14#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/ALU_control_part.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (15#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:98]
INFO: [Synth 8-6155] done synthesizing module 'DDU' (16#1) [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:23]
WARNING: [Synth 8-3331] design Control_part has unconnected port rst
WARNING: [Synth 8-3331] design ALU_part has unconnected port rst
WARNING: [Synth 8-3331] design ALU_part has unconnected port AlUcontrol[4]
WARNING: [Synth 8-3331] design ALU_part has unconnected port AlUcontrol[3]
WARNING: [Synth 8-3331] design RF_part has unconnected port addr[7]
WARNING: [Synth 8-3331] design RF_part has unconnected port addr[6]
WARNING: [Synth 8-3331] design RF_part has unconnected port addr[5]
WARNING: [Synth 8-3331] design MEM_part has unconnected port MemRead
WARNING: [Synth 8-3331] design MEM_part has unconnected port rst
WARNING: [Synth 8-3331] design PC_part has unconnected port lord
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.898 ; gain = 152.418
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin M1:d[9] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[8] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[7] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[6] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[5] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[4] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[3] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[2] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[1] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:d[0] to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:pe to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
WARNING: [Synth 8-3295] tying undriven pin M1:rst to constant 0 [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:39]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.898 ; gain = 152.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.898 ; gain = 152.418
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xq7a100tcs324-1I
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'M3/M2/M'
Finished Parsing XDC File [c:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'M3/M2/M'
Parsing XDC File [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DDU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DDU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 858.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xq7a100tcs324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for M3/M2/M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_1000HZ" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Control_part'
INFO: [Synth 8-5544] ROM "PCWriterCond" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lord" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemRead" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemtoReg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IRWrite" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCSource" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUOp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUsrcB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "R_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "I_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/DDU.v:61]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DDU'
INFO: [Synth 8-802] inferred FSM for state register 'run_state_reg' in module 'DDU'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'PC_out_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/MUX_3ways.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'V_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/ALU.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/imports/new/ALU.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:97]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                   00000000000001 |                             0000
                      IF |                   00000000000010 |                             0001
                      ID |                   00000000000100 |                             0010
                   mem_3 |                   00000000001000 |                             0011
                   mem_l |                   00000000010000 |                             1001
                  iSTATE |                   00000000100000 |                             1101
                 iSTATE2 |                   00000001000000 |                             1010
                     I_3 |                   00000010000000 |                             0100
                 iSTATE1 |                   00000100000000 |                             1100
                     R_3 |                   00001000000000 |                             0101
                 iSTATE0 |                   00010000000000 |                             1011
                 iSTATE3 |                   00100000000000 |                             0111
                 iSTATE4 |                   01000000000000 |                             0110
                 iSTATE5 |                   10000000000000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Control_part'
WARNING: [Synth 8-327] inferring latch for variable 'PCWriterCond_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'lord_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:98]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:100]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:104]
WARNING: [Synth 8-327] inferring latch for variable 'ALUsrcB_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:105]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:107]
WARNING: [Synth 8-327] inferring latch for variable 'Regdst_reg' [C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.srcs/sources_1/new/Control_part.v:108]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE0 |                               01 |                               01
                  iSTATE |                               10 |                               10
*
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'DDU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
*
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'run_state_reg' using encoding 'sequential' in module 'DDU'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 3     
	  14 Input     14 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  14 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 39    
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DDU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module MUX_3ways 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module PC_module 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_part 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module MEM_part 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regflie 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module RF_part 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module MUX_4ways 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module ALU_part 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Control_part 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
	  14 Input      2 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 16    
Module ALU_control_part 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "M1/clk_1000HZ" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (M3/M4/M1/V_reg) is unused and will be removed from module DDU.
WARNING: [Synth 8-3332] Sequential element (M3/M4/M1/CF_reg) is unused and will be removed from module DDU.
WARNING: [Synth 8-3332] Sequential element (M3/M5/MemRead_reg) is unused and will be removed from module DDU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 858.422 ; gain = 512.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 864.719 ; gain = 519.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |BUFG           |     3|
|3     |CARRY4         |    27|
|4     |LUT1           |     6|
|5     |LUT2           |   100|
|6     |LUT3           |    59|
|7     |LUT4           |    58|
|8     |LUT5           |   189|
|9     |LUT6           |  1167|
|10    |MUXF7          |   541|
|11    |MUXF8          |   184|
|12    |FDRE           |  1211|
|13    |LD             |    47|
|14    |IBUF           |     7|
|15    |OBUF           |    31|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  3694|
|2     |  M1     |counter      |    36|
|3     |  M3     |CPU          |  3570|
|4     |    M1   |PC_part      |    64|
|5     |      M1 |MUX_3ways    |    32|
|6     |      M2 |PC_module    |    32|
|7     |    M2   |MEM_part     |   298|
|8     |    M3   |RF_part      |  2966|
|9     |      M1 |regflie      |  2966|
|10    |    M4   |ALU_part     |    99|
|11    |      M1 |ALU          |    59|
|12    |    M5   |Control_part |   143|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 881.813 ; gain = 536.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 881.813 ; gain = 175.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 881.813 ; gain = 536.332
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 806 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'DDU' is not ideal for floorplanning, since the cellview 'regflie' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  LD => LDCE: 47 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 881.813 ; gain = 547.797
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/11438/cpu_multiple_cycle/cpu_multiple_cycle.runs/synth_1/DDU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DDU_utilization_synth.rpt -pb DDU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 881.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 24 22:07:24 2019...
