#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001b9750aacb0 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001b9751145b0_0 .var "CLK", 0 0;
v000001b975113e30_0 .var "INSTRUCTION", 31 0;
v000001b975114470_0 .net "PC", 31 0, v000001b9750eb750_0;  1 drivers
v000001b9751136b0_0 .var "RESET", 0 0;
v000001b975114290 .array "instr_mem", 0 1023, 7 0;
E_000001b97509e330 .event anyedge, v000001b9750eb250_0;
S_000001b97506c010 .scope module, "mycpu" "cpu" 2 53, 3 21 0, S_000001b9750aacb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001b9750a5520 .functor NOT 1, L_000001b9751134d0, C4<0>, C4<0>, C4<0>;
L_000001b9750a5590 .functor OR 1, v000001b9750eac80_0, v000001b9750ec8d0_0, C4<0>, C4<0>;
v000001b9750ec510_0 .net "ALUOP", 2 0, v000001b9750eab40_0;  1 drivers
v000001b9750ec5b0_0 .net "ALURESULT", 7 0, v000001b9750ea1e0_0;  1 drivers
v000001b9750ec650_0 .net "BRANCH", 1 0, v000001b9750e9a60_0;  1 drivers
v000001b9751141f0_0 .net "CLK", 0 0, v000001b9751145b0_0;  1 drivers
v000001b975113070_0 .net "COMPOUT", 7 0, L_000001b975113a70;  1 drivers
v000001b975113bb0_0 .net "IMMEDIATE", 7 0, L_000001b975113930;  1 drivers
v000001b975114d30_0 .net "INSTRUCTION", 31 0, v000001b975113e30_0;  1 drivers
v000001b975114e70_0 .net "JUMP", 0 0, v000001b9750eac80_0;  1 drivers
v000001b975114330_0 .net "MUXOUT1", 7 0, v000001b9750eae60_0;  1 drivers
v000001b975113cf0_0 .net "MUXOUT2", 7 0, v000001b9750ece70_0;  1 drivers
v000001b975114c90_0 .net "MUXSELECT1", 0 0, v000001b9750eabe0_0;  1 drivers
v000001b975114650_0 .net "MUXSELECT2", 0 0, v000001b9750e9880_0;  1 drivers
v000001b975114010_0 .net "NOTZERO", 0 0, L_000001b9750a5520;  1 drivers
v000001b975114dd0_0 .net "OPCODE", 7 0, L_000001b9751146f0;  1 drivers
v000001b9751143d0_0 .net "PC", 31 0, v000001b9750eb750_0;  alias, 1 drivers
v000001b975114f10_0 .net "PCSELECT", 0 0, L_000001b9750a5590;  1 drivers
v000001b975113570_0 .net "PC_4", 31 0, L_000001b9751132f0;  1 drivers
v000001b975113610_0 .net "PC_NEXT", 31 0, v000001b9750eb6b0_0;  1 drivers
v000001b975113110_0 .net "PC_TARGET", 31 0, L_000001b975113430;  1 drivers
v000001b9751131b0_0 .net "REGOUT1", 7 0, L_000001b9750a5670;  1 drivers
v000001b9751148d0_0 .net "REGOUT2", 7 0, L_000001b9750a5440;  1 drivers
v000001b975113d90_0 .net "RESET", 0 0, v000001b9751136b0_0;  1 drivers
v000001b975113ed0_0 .net "WIRE1", 0 0, v000001b9750ec8d0_0;  1 drivers
v000001b975113250_0 .net "WRITEENABLE", 0 0, v000001b9750e9600_0;  1 drivers
v000001b975114150_0 .net "ZERO", 0 0, L_000001b9751134d0;  1 drivers
L_000001b975113930 .part v000001b975113e30_0, 0, 8;
L_000001b9751146f0 .part v000001b975113e30_0, 24, 8;
L_000001b975114510 .part v000001b975113e30_0, 16, 3;
L_000001b975114790 .part v000001b975113e30_0, 8, 3;
L_000001b9751139d0 .part v000001b975113e30_0, 0, 3;
L_000001b975114970 .part v000001b975113e30_0, 16, 8;
S_000001b97506c1a0 .scope module, "Alu" "alu" 3 55, 4 25 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
    .port_info 4 /OUTPUT 1 "ZERO";
v000001b9750e9240_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b9750ea640_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b9750e92e0_0 .net "RESULT", 7 0, v000001b9750ea1e0_0;  alias, 1 drivers
v000001b9750ea820_0 .net "SELECT", 0 2, v000001b9750eab40_0;  alias, 1 drivers
v000001b9750e9380_0 .net "ZERO", 0 0, L_000001b9751134d0;  alias, 1 drivers
v000001b9750ea780_0 .net "add_result", 7 0, L_000001b975113b10;  1 drivers
v000001b9750e9420_0 .net "and_result", 7 0, L_000001b9750a5fa0;  1 drivers
v000001b9750e99c0_0 .net "forward_result", 7 0, L_000001b9750a54b0;  1 drivers
v000001b9750eaf00_0 .net "mult_result", 7 0, L_000001b975114a10;  1 drivers
v000001b9750e94c0_0 .net "or_result", 7 0, L_000001b9750a5ad0;  1 drivers
v000001b9750e9560_0 .net "ror_result", 7 0, v000001b97509c300_0;  1 drivers
v000001b9750ea8c0_0 .net "sl_result", 7 0, L_000001b975113890;  1 drivers
v000001b9750eaaa0_0 .net "sra_result", 7 0, v000001b9750e9ec0_0;  1 drivers
S_000001b97504a9d0 .scope module, "alu_add" "ALU_ADD" 4 44, 4 97 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b97509d840_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b97509c6c0_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509c760_0 .net "RESULT", 7 0, L_000001b975113b10;  alias, 1 drivers
L_000001b975113b10 .delay 8 (2,2,2) L_000001b975113b10/d;
L_000001b975113b10/d .arith/sum 8, L_000001b9750a5670, v000001b9750ece70_0;
S_000001b97504ab60 .scope module, "alu_and" "ALU_AND" 4 45, 4 132 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b9750a5fa0/d .functor AND 8, L_000001b9750a5670, v000001b9750ece70_0, C4<11111111>, C4<11111111>;
L_000001b9750a5fa0 .delay 8 (1,1,1) L_000001b9750a5fa0/d;
v000001b97509d8e0_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b97509d980_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509da20_0 .net "RESULT", 7 0, L_000001b9750a5fa0;  alias, 1 drivers
S_000001b975055870 .scope module, "alu_forward" "ALU_FORWARD" 4 43, 4 80 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001b9750a54b0/d .functor BUFZ 8, v000001b9750ece70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b9750a54b0 .delay 8 (1,1,1) L_000001b9750a54b0/d;
v000001b97509dac0_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509dca0_0 .net "RESULT", 7 0, L_000001b9750a54b0;  alias, 1 drivers
S_000001b975055a00 .scope module, "alu_mult" "ALU_MULT" 4 47, 4 114 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b97509dd40_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b97509cbc0_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509dde0_0 .net "RESULT", 7 0, L_000001b975114a10;  alias, 1 drivers
L_000001b975114a10 .delay 8 (2,2,2) L_000001b975114a10/d;
L_000001b975114a10/d .arith/mult 8, L_000001b9750a5670, v000001b9750ece70_0;
S_000001b975052f80 .scope module, "alu_or" "ALU_OR" 4 46, 4 150 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001b9750a5ad0/d .functor OR 8, L_000001b9750a5670, v000001b9750ece70_0, C4<00000000>, C4<00000000>;
L_000001b9750a5ad0 .delay 8 (1,1,1) L_000001b9750a5ad0/d;
v000001b97509c080_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b97509c120_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509c8a0_0 .net "RESULT", 7 0, L_000001b9750a5ad0;  alias, 1 drivers
S_000001b975053110 .scope module, "alu_ror" "ALU_ROR" 4 50, 4 209 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b97509cc60_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b97509c260_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b97509c300_0 .var "RESULT", 7 0;
E_000001b9750a0030 .event anyedge, v000001b97509c6c0_0, v000001b97509d840_0;
S_000001b97506c540 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 4 223, 4 223 0, S_000001b975053110;
 .timescale 0 0;
v000001b97509c1c0_0 .var/i "i", 31 0;
S_000001b97506c6d0 .scope module, "alu_sl" "ALU_SL" 4 49, 4 193 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b9750ea6e0_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b9750e9920_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b9750ea000_0 .net "RESULT", 7 0, L_000001b975113890;  alias, 1 drivers
L_000001b975113890 .delay 8 (1,1,1) L_000001b975113890/d;
L_000001b975113890/d .shift/l 8, L_000001b9750a5670, v000001b9750ece70_0;
S_000001b975055da0 .scope module, "alu_sra" "ALU_SRA" 4 48, 4 167 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001b9750ea460_0 .net "DATA1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b9750e9ce0_0 .net "DATA2", 7 0, v000001b9750ece70_0;  alias, 1 drivers
v000001b9750e9ec0_0 .var "RESULT", 7 0;
S_000001b975055f30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 181, 4 181 0, S_000001b975055da0;
 .timescale 0 0;
v000001b9750eafa0_0 .var/i "i", 31 0;
S_000001b975002d60 .scope module, "mux" "MUX" 4 59, 4 238 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "forward_result";
    .port_info 1 /INPUT 8 "add_result";
    .port_info 2 /INPUT 8 "and_result";
    .port_info 3 /INPUT 8 "or_result";
    .port_info 4 /INPUT 8 "mult_result";
    .port_info 5 /INPUT 8 "sra_result";
    .port_info 6 /INPUT 8 "sl_result";
    .port_info 7 /INPUT 8 "ror_result";
    .port_info 8 /OUTPUT 8 "RESULT";
    .port_info 9 /INPUT 3 "SELECT";
v000001b9750ea1e0_0 .var "RESULT", 7 0;
v000001b9750ea0a0_0 .net "SELECT", 2 0, v000001b9750eab40_0;  alias, 1 drivers
v000001b9750e9d80_0 .net "add_result", 7 0, L_000001b975113b10;  alias, 1 drivers
v000001b9750e9b00_0 .net "and_result", 7 0, L_000001b9750a5fa0;  alias, 1 drivers
v000001b9750ea320_0 .net "forward_result", 7 0, L_000001b9750a54b0;  alias, 1 drivers
v000001b9750ea960_0 .net "mult_result", 7 0, L_000001b975114a10;  alias, 1 drivers
v000001b9750e9c40_0 .net "or_result", 7 0, L_000001b9750a5ad0;  alias, 1 drivers
v000001b9750eb040_0 .net "ror_result", 7 0, v000001b97509c300_0;  alias, 1 drivers
v000001b9750ea280_0 .net "sl_result", 7 0, L_000001b975113890;  alias, 1 drivers
v000001b9750e9e20_0 .net "sra_result", 7 0, v000001b9750e9ec0_0;  alias, 1 drivers
E_000001b97509f6f0/0 .event anyedge, v000001b9750ea0a0_0, v000001b97509c300_0, v000001b9750ea000_0, v000001b9750e9ec0_0;
E_000001b97509f6f0/1 .event anyedge, v000001b97509dde0_0, v000001b97509c8a0_0, v000001b97509da20_0, v000001b97509c760_0;
E_000001b97509f6f0/2 .event anyedge, v000001b97509dca0_0;
E_000001b97509f6f0 .event/or E_000001b97509f6f0/0, E_000001b97509f6f0/1, E_000001b97509f6f0/2;
S_000001b975002ef0 .scope module, "zero_signal" "ZERO_SIGNAL" 4 53, 4 64 0, S_000001b97506c1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "add_result";
    .port_info 1 /OUTPUT 1 "ZERO";
v000001b9750eaa00_0 .net "ZERO", 0 0, L_000001b9751134d0;  alias, 1 drivers
v000001b9750ea500_0 .net *"_ivl_0", 31 0, L_000001b975113c50;  1 drivers
L_000001b975115278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b9750ea3c0_0 .net/2u *"_ivl_10", 0 0, L_000001b975115278;  1 drivers
L_000001b9751151a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9750e91a0_0 .net *"_ivl_3", 23 0, L_000001b9751151a0;  1 drivers
L_000001b9751151e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b9750e9ba0_0 .net/2u *"_ivl_4", 31 0, L_000001b9751151e8;  1 drivers
v000001b9750e9f60_0 .net *"_ivl_6", 0 0, L_000001b975114ab0;  1 drivers
L_000001b975115230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b9750ea140_0 .net/2u *"_ivl_8", 0 0, L_000001b975115230;  1 drivers
v000001b9750ea5a0_0 .net "add_result", 7 0, L_000001b975113b10;  alias, 1 drivers
L_000001b975113c50 .concat [ 8 24 0 0], L_000001b975113b10, L_000001b9751151a0;
L_000001b975114ab0 .cmp/eq 32, L_000001b975113c50, L_000001b9751151e8;
L_000001b9751134d0 .functor MUXZ 1, L_000001b975115278, L_000001b975115230, L_000001b975114ab0, C4<>;
S_000001b975036e50 .scope module, "Control_Unit" "control_unit" 3 42, 5 7 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "COMP_SELECT";
    .port_info 3 /OUTPUT 1 "IMMEDIATE_SELECT";
    .port_info 4 /OUTPUT 1 "JUMP";
    .port_info 5 /OUTPUT 2 "BRANCH";
    .port_info 6 /OUTPUT 3 "ALUOP";
v000001b9750eab40_0 .var "ALUOP", 2 0;
v000001b9750e9a60_0 .var "BRANCH", 1 0;
v000001b9750eabe0_0 .var "COMP_SELECT", 0 0;
v000001b9750e9880_0 .var "IMMEDIATE_SELECT", 0 0;
v000001b9750eac80_0 .var "JUMP", 0 0;
v000001b9750ead20_0 .net "OPCODE", 7 0, L_000001b9751146f0;  alias, 1 drivers
v000001b9750e9600_0 .var "WRITEENABLE", 0 0;
E_000001b97509f770 .event anyedge, v000001b9750ead20_0;
S_000001b975036fe0 .scope module, "Mux1" "mux_8" 3 50, 6 45 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001b9750eadc0_0 .net "DATA1", 7 0, L_000001b9750a5440;  alias, 1 drivers
v000001b9750e96a0_0 .net "DATA2", 7 0, L_000001b975113a70;  alias, 1 drivers
v000001b9750eae60_0 .var "OUTPUT", 7 0;
v000001b9750e9740_0 .net "SELECT", 0 0, v000001b9750eabe0_0;  alias, 1 drivers
E_000001b97509f670 .event anyedge, v000001b9750eabe0_0, v000001b9750e96a0_0, v000001b9750eadc0_0;
S_000001b975112830 .scope module, "Mux2" "mux_8" 3 52, 6 45 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v000001b9750e97e0_0 .net "DATA1", 7 0, v000001b9750eae60_0;  alias, 1 drivers
v000001b9750ec830_0 .net "DATA2", 7 0, L_000001b975113930;  alias, 1 drivers
v000001b9750ece70_0 .var "OUTPUT", 7 0;
v000001b9750eca10_0 .net "SELECT", 0 0, v000001b9750e9880_0;  alias, 1 drivers
E_000001b97509fef0 .event anyedge, v000001b9750e9880_0, v000001b9750ec830_0, v000001b9750eae60_0;
S_000001b9751126a0 .scope module, "Mux3" "mux_32" 3 66, 6 63 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 32 "OUTPUT";
v000001b9750ec150_0 .net "DATA1", 31 0, L_000001b9751132f0;  alias, 1 drivers
v000001b9750ec6f0_0 .net "DATA2", 31 0, L_000001b975113430;  alias, 1 drivers
v000001b9750eb6b0_0 .var "OUTPUT", 31 0;
v000001b9750eb890_0 .net "SELECT", 0 0, L_000001b9750a5590;  alias, 1 drivers
E_000001b97509f7b0 .event anyedge, v000001b9750eb890_0, v000001b9750ec6f0_0, v000001b9750ec150_0;
S_000001b975112380 .scope module, "MuxBranch" "mux_branch" 3 60, 6 22 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "DATA1";
    .port_info 1 /INPUT 1 "DATA2";
    .port_info 2 /INPUT 2 "SELECT";
    .port_info 3 /OUTPUT 1 "OUTPUT";
v000001b9750ec790_0 .net "DATA1", 0 0, L_000001b9751134d0;  alias, 1 drivers
v000001b9750eb390_0 .net "DATA2", 0 0, L_000001b9750a5520;  alias, 1 drivers
v000001b9750ec8d0_0 .var "OUTPUT", 0 0;
v000001b9750eb2f0_0 .net "SELECT", 1 0, v000001b9750e9a60_0;  alias, 1 drivers
E_000001b97509fb70 .event anyedge, v000001b9750e9a60_0, v000001b9750eb390_0, v000001b9750eaa00_0;
S_000001b975112b50 .scope module, "Pc" "pc" 3 41, 7 5 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_TO";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /OUTPUT 32 "PC";
    .port_info 4 /OUTPUT 32 "PC_NEXT";
v000001b9750eb610_0 .net "CLK", 0 0, v000001b9751145b0_0;  alias, 1 drivers
v000001b9750eb750_0 .var "PC", 31 0;
v000001b9750ec970_0 .net "PC_NEXT", 31 0, L_000001b9751132f0;  alias, 1 drivers
v000001b9750ec1f0_0 .net "PC_TO", 31 0, v000001b9750eb6b0_0;  alias, 1 drivers
v000001b9750eb7f0_0 .net "RESET", 0 0, v000001b9751136b0_0;  alias, 1 drivers
E_000001b97509fdf0 .event posedge, v000001b9750eb610_0;
S_000001b9751129c0 .scope module, "pc_adder" "pc_add" 7 16, 7 33 0, S_000001b975112b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "adder_out";
v000001b9750eb250_0 .net "PC", 31 0, v000001b9750eb750_0;  alias, 1 drivers
L_000001b975115038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b9750ecab0_0 .net/2u *"_ivl_0", 31 0, L_000001b975115038;  1 drivers
v000001b9750eb9d0_0 .net "adder_out", 31 0, L_000001b9751132f0;  alias, 1 drivers
L_000001b9751132f0 .delay 32 (1,1,1) L_000001b9751132f0/d;
L_000001b9751132f0/d .arith/sum 32, v000001b9750eb750_0, L_000001b975115038;
S_000001b9751121f0 .scope module, "Pc_Adder" "pc_adder" 3 47, 6 81 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 32 "RESULT";
v000001b9750ebed0_0 .net/s "DATA1", 31 0, L_000001b9751132f0;  alias, 1 drivers
v000001b9750ecb50_0 .net/s "DATA2", 7 0, L_000001b975114970;  1 drivers
v000001b9750ecc90_0 .net "RESULT", 31 0, L_000001b975113430;  alias, 1 drivers
v000001b9750eba70_0 .net/s *"_ivl_0", 31 0, L_000001b9751137f0;  1 drivers
L_000001b975115158 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001b9750ed050_0 .net/2s *"_ivl_2", 31 0, L_000001b975115158;  1 drivers
v000001b9750ecbf0_0 .net/s *"_ivl_5", 31 0, L_000001b975114830;  1 drivers
L_000001b9751137f0 .extend/s 32, L_000001b975114970;
L_000001b975114830 .arith/mult 32, L_000001b9751137f0, L_000001b975115158;
L_000001b975113430 .delay 32 (2,2,2) L_000001b975113430/d;
L_000001b975113430/d .arith/sum 32, L_000001b9751132f0, L_000001b975114830;
S_000001b975112ce0 .scope module, "Reg_File" "reg_file" 3 43, 8 23 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_000001b9750a5670/d .functor BUFZ 8, L_000001b975113390, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b9750a5670 .delay 8 (2,2,2) L_000001b9750a5670/d;
L_000001b9750a5440/d .functor BUFZ 8, L_000001b9751140b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001b9750a5440 .delay 8 (2,2,2) L_000001b9750a5440/d;
v000001b9750ec290_0 .net "CLK", 0 0, v000001b9751145b0_0;  alias, 1 drivers
v000001b9750ebb10_0 .net "IN", 7 0, v000001b9750ea1e0_0;  alias, 1 drivers
v000001b9750ebbb0_0 .net "INADDRESS", 2 0, L_000001b975114510;  1 drivers
v000001b9750ebf70_0 .net "OUT1", 7 0, L_000001b9750a5670;  alias, 1 drivers
v000001b9750eb430_0 .net "OUT1ADDRESS", 2 0, L_000001b975114790;  1 drivers
v000001b9750ec330_0 .net "OUT2", 7 0, L_000001b9750a5440;  alias, 1 drivers
v000001b9750ec010_0 .net "OUT2ADDRESS", 2 0, L_000001b9751139d0;  1 drivers
v000001b9750ecd30_0 .net "RESET", 0 0, v000001b9751136b0_0;  alias, 1 drivers
v000001b9750ecdd0_0 .net "WRITE", 0 0, v000001b9750e9600_0;  alias, 1 drivers
v000001b9750eb4d0_0 .net *"_ivl_0", 7 0, L_000001b975113390;  1 drivers
v000001b9750ecf10_0 .net *"_ivl_10", 4 0, L_000001b975113f70;  1 drivers
L_000001b9751150c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9750eb570_0 .net *"_ivl_13", 1 0, L_000001b9751150c8;  1 drivers
v000001b9750ec3d0_0 .net *"_ivl_2", 4 0, L_000001b975113750;  1 drivers
L_000001b975115080 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b9750ebc50_0 .net *"_ivl_5", 1 0, L_000001b975115080;  1 drivers
v000001b9750eb1b0_0 .net *"_ivl_8", 7 0, L_000001b9751140b0;  1 drivers
v000001b9750ebcf0 .array "registers", 0 7, 7 0;
v000001b9750ebcf0_7 .array/port v000001b9750ebcf0, 7;
v000001b9750ebcf0_6 .array/port v000001b9750ebcf0, 6;
v000001b9750ebcf0_5 .array/port v000001b9750ebcf0, 5;
v000001b9750ebcf0_4 .array/port v000001b9750ebcf0, 4;
E_000001b97509feb0/0 .event anyedge, v000001b9750ebcf0_7, v000001b9750ebcf0_6, v000001b9750ebcf0_5, v000001b9750ebcf0_4;
v000001b9750ebcf0_3 .array/port v000001b9750ebcf0, 3;
v000001b9750ebcf0_2 .array/port v000001b9750ebcf0, 2;
v000001b9750ebcf0_1 .array/port v000001b9750ebcf0, 1;
v000001b9750ebcf0_0 .array/port v000001b9750ebcf0, 0;
E_000001b97509feb0/1 .event anyedge, v000001b9750ebcf0_3, v000001b9750ebcf0_2, v000001b9750ebcf0_1, v000001b9750ebcf0_0;
E_000001b97509feb0/2 .event anyedge, v000001b9750eb7f0_0, v000001b9750eb610_0, v000001b9750e9600_0, v000001b9750ec010_0;
E_000001b97509feb0/3 .event anyedge, v000001b9750eb430_0, v000001b9750ebbb0_0, v000001b9750eadc0_0, v000001b97509d840_0;
E_000001b97509feb0/4 .event anyedge, v000001b9750ea1e0_0;
E_000001b97509feb0 .event/or E_000001b97509feb0/0, E_000001b97509feb0/1, E_000001b97509feb0/2, E_000001b97509feb0/3, E_000001b97509feb0/4;
L_000001b975113390 .array/port v000001b9750ebcf0, L_000001b975113750;
L_000001b975113750 .concat [ 3 2 0 0], L_000001b975114790, L_000001b975115080;
L_000001b9751140b0 .array/port v000001b9750ebcf0, L_000001b975113f70;
L_000001b975113f70 .concat [ 3 2 0 0], L_000001b9751139d0, L_000001b9751150c8;
S_000001b975112060 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 64, 8 64 0, S_000001b975112ce0;
 .timescale 0 0;
v000001b9750ecfb0_0 .var/i "i", 31 0;
S_000001b975112510 .scope module, "Two_Com" "two_comp" 3 44, 6 11 0, S_000001b97506c010;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "OUT";
L_000001b9750a5de0 .functor NOT 8, L_000001b9750a5440, C4<00000000>, C4<00000000>, C4<00000000>;
v000001b9750ebd90_0 .net "DATA", 7 0, L_000001b9750a5440;  alias, 1 drivers
v000001b9750ebe30_0 .net "OUT", 7 0, L_000001b975113a70;  alias, 1 drivers
v000001b9750ec0b0_0 .net *"_ivl_0", 7 0, L_000001b9750a5de0;  1 drivers
L_000001b975115110 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001b9750ec470_0 .net/2u *"_ivl_2", 7 0, L_000001b975115110;  1 drivers
L_000001b975113a70 .delay 8 (1,1,1) L_000001b975113a70/d;
L_000001b975113a70/d .arith/sum 8, L_000001b9750a5de0, L_000001b975115110;
    .scope S_000001b975112b50;
T_0 ;
    %wait E_000001b97509fdf0;
    %load/vec4 v000001b9750eb7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9750eb750_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %delay 1, 0;
    %load/vec4 v000001b9750ec1f0_0;
    %store/vec4 v000001b9750eb750_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b975036e50;
T_1 ;
    %wait E_000001b97509f770;
    %delay 1, 0;
    %load/vec4 v000001b9750ead20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %jmp T_1.14;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9750eabe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750e9880_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001b9750eab40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750eac80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b9750e9a60_0, 0, 2;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b975112ce0;
T_2 ;
    %wait E_000001b97509fdf0;
    %load/vec4 v000001b9750ecdd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000001b9750ecd30_0;
    %inv;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %delay 1, 0;
    %load/vec4 v000001b9750ebb10_0;
    %load/vec4 v000001b9750ebbb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001b9750ebcf0, 4, 0;
T_2.0 ;
    %load/vec4 v000001b9750ecd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %delay 1, 0;
    %fork t_1, S_000001b975112060;
    %jmp t_0;
    .scope S_000001b975112060;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9750ecfb0_0, 0, 32;
T_2.5 ;
    %load/vec4 v000001b9750ecfb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.6, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001b9750ecfb0_0;
    %store/vec4a v000001b9750ebcf0, 4, 0;
    %load/vec4 v000001b9750ecfb0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9750ecfb0_0, 0, 32;
    %jmp T_2.5;
T_2.6 ;
    %end;
    .scope S_000001b975112ce0;
t_0 %join;
T_2.3 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b975112ce0;
T_3 ;
    %wait E_000001b97509feb0;
    %vpi_call 8 73 "$display", $time, " %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d %d", v000001b9750ebb10_0, v000001b9750ebf70_0, v000001b9750ec330_0, v000001b9750ebbb0_0, v000001b9750eb430_0, v000001b9750ec010_0, v000001b9750ecdd0_0, v000001b9750ec290_0, v000001b9750ecd30_0, &A<v000001b9750ebcf0, 0>, &A<v000001b9750ebcf0, 1>, &A<v000001b9750ebcf0, 2>, &A<v000001b9750ebcf0, 3>, &A<v000001b9750ebcf0, 4>, &A<v000001b9750ebcf0, 5>, &A<v000001b9750ebcf0, 6>, &A<v000001b9750ebcf0, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b975036fe0;
T_4 ;
    %wait E_000001b97509f670;
    %load/vec4 v000001b9750e9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001b9750e96a0_0;
    %store/vec4 v000001b9750eae60_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b9750eadc0_0;
    %store/vec4 v000001b9750eae60_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001b975112830;
T_5 ;
    %wait E_000001b97509fef0;
    %load/vec4 v000001b9750eca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b9750ec830_0;
    %store/vec4 v000001b9750ece70_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b9750e97e0_0;
    %store/vec4 v000001b9750ece70_0, 0, 8;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b975055da0;
T_6 ;
    %wait E_000001b9750a0030;
    %delay 1, 0;
    %load/vec4 v000001b9750ea460_0;
    %store/vec4 v000001b9750e9ec0_0, 0, 8;
    %fork t_3, S_000001b975055f30;
    %jmp t_2;
    .scope S_000001b975055f30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b9750eafa0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b9750eafa0_0;
    %load/vec4 v000001b9750e9ce0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000001b9750ea460_0;
    %parti/s 1, 7, 4;
    %load/vec4 v000001b9750e9ec0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b9750e9ec0_0, 0, 8;
    %load/vec4 v000001b9750eafa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b9750eafa0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b975055da0;
t_2 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b975053110;
T_7 ;
    %wait E_000001b9750a0030;
    %delay 1, 0;
    %load/vec4 v000001b97509cc60_0;
    %store/vec4 v000001b97509c300_0, 0, 8;
    %fork t_5, S_000001b97506c540;
    %jmp t_4;
    .scope S_000001b97506c540;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b97509c1c0_0, 0, 32;
T_7.0 ;
    %load/vec4 v000001b97509c1c0_0;
    %load/vec4 v000001b97509c260_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v000001b97509c300_0;
    %parti/s 1, 0, 2;
    %load/vec4 v000001b97509c300_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b97509c300_0, 0, 8;
    %load/vec4 v000001b97509c1c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b97509c1c0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_000001b975053110;
t_4 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b975002d60;
T_8 ;
    %wait E_000001b97509f6f0;
    %load/vec4 v000001b9750ea0a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v000001b9750ea320_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v000001b9750e9d80_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000001b9750e9b00_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000001b9750e9c40_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000001b9750ea960_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000001b9750ea280_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000001b9750e9e20_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000001b9750eb040_0;
    %store/vec4 v000001b9750ea1e0_0, 0, 8;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b975112380;
T_9 ;
    %wait E_000001b97509fb70;
    %load/vec4 v000001b9750eb2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9750ec8d0_0, 0, 1;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v000001b9750ec790_0;
    %store/vec4 v000001b9750ec8d0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001b9750eb390_0;
    %store/vec4 v000001b9750ec8d0_0, 0, 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b9751126a0;
T_10 ;
    %wait E_000001b97509f7b0;
    %load/vec4 v000001b9750eb890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000001b9750ec6f0_0;
    %store/vec4 v000001b9750eb6b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b9750ec150_0;
    %store/vec4 v000001b9750eb6b0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001b9750aacb0;
T_11 ;
    %wait E_000001b97509e330;
    %delay 2, 0;
    %load/vec4 v000001b975114470_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b975114290, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b975113e30_0, 4, 8;
    %load/vec4 v000001b975114470_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b975114290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b975113e30_0, 4, 8;
    %load/vec4 v000001b975114470_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001b975114290, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b975113e30_0, 4, 8;
    %ix/getv 4, v000001b975114470_0;
    %load/vec4a v000001b975114290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001b975113e30_0, 4, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b9750aacb0;
T_12 ;
    %vpi_call 2 44 "$readmemb", "instr_mem.mem", v000001b975114290 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001b9750aacb0;
T_13 ;
    %vpi_call 2 59 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars", 32'sb00000000000000000000000000000011, S_000001b9750aacb0, &A<v000001b9750ebcf0, 0>, &A<v000001b9750ebcf0, 1>, &A<v000001b9750ebcf0, 2>, &A<v000001b9750ebcf0, 3>, &A<v000001b9750ebcf0, 4>, &A<v000001b9750ebcf0, 5>, &A<v000001b9750ebcf0, 6>, &A<v000001b9750ebcf0, 7> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9751145b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9751136b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9751136b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9751136b0_0, 0, 1;
    %delay 150, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001b9750aacb0;
T_14 ;
    %delay 4, 0;
    %load/vec4 v000001b9751145b0_0;
    %inv;
    %store/vec4 v000001b9751145b0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_000001b9750aacb0;
T_15 ;
    %vpi_call 2 81 "$monitor", $time, " %b %b", v000001b975114470_0, v000001b975113e30_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./control_unit.v";
    "./modules.v";
    "./pc.v";
    "./reg_file.v";
