<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1767177768" />
    <testcase name="test_controller_reset" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="178" time="0.0005738735198974609" sim_time_ns="150.0" ratio_time="261381.63689239716" />
    <testcase name="test_controller_receives_command" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="192" time="0.03386974334716797" sim_time_ns="97950.0" ratio_time="2891961.6837955792" />
    <testcase name="test_cmd_status" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="210" time="0.04705214500427246" sim_time_ns="165380.0" ratio_time="3514823.8190837647" />
    <testcase name="test_cmd_execute" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="245" time="0.08586311340332031" sim_time_ns="88940.0" ratio_time="1035834.7895239576" />
    <testcase name="test_cmd_write_weight" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="275" time="0.13009381294250488" sim_time_ns="444109.99999999994" ratio_time="3413767.264983423" />
    <testcase name="test_cmd_write_act" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="300" time="0.1278369426727295" sim_time_ns="444109.9999999999" ratio_time="3474034.8972280184" />
    <testcase name="test_cmd_read_result" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="324" time="0.12133383750915527" sim_time_ns="425870.0" ratio_time="3509902.997734378" />
    <testcase name="test_cmd_read_result_signed" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="372" time="0.12062525749206543" sim_time_ns="425850.0" ratio_time="3530355.1582305375" />
    <testcase name="test_multiple_commands_sequence" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="390" time="0.31880927085876465" sim_time_ns="1134050.0" ratio_time="3557142.4787781476" />
    <testcase name="test_unknown_command" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="424" time="0.02608799934387207" sim_time_ns="89940.0" ratio_time="3447562.184224235" />
    <testcase name="test_status_various_states" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="441" time="0.22024297714233398" sim_time_ns="700960.0" ratio_time="3182666.74876538" />
    <testcase name="test_weight_sequence_timing" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="471" time="0.6037521362304688" sim_time_ns="539110.0" ratio_time="892932.6583686105" />
    <testcase name="test_execute_pulse_timing" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="520" time="0.09059882164001465" sim_time_ns="88950.0" ratio_time="981800.8489496025" />
    <testcase name="test_read_result_zero" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="546" time="0.12176680564880371" sim_time_ns="425860.0" ratio_time="3497340.6564368047" />
    <testcase name="test_write_act_sequence" classname="tests.test_uart_controller" file="/Users/abiralshakya/Documents/tpu_to_fpga_rev2/tinytinyTPU-co/sim/tests/test_uart_controller.py" lineno="562" time="0.5369472503662109" sim_time_ns="539100.0" ratio_time="1004009.2385840897" />
  </testsuite>
</testsuites>