Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jan 22 22:33:32 2024
| Host         : Callum-Laptop running 64-bit major release  (build 9200)
| Command      : report_methodology -file Demo_HW_wrapper_methodology_drc_routed.rpt -pb Demo_HW_wrapper_methodology_drc_routed.pb -rpx Demo_HW_wrapper_methodology_drc_routed.rpx
| Design       : Demo_HW_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Demo_HW_wrapper
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 131
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                       | 6          |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 22         |
| TIMING-2  | Warning  | Invalid primary clock source pin                   | 2          |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks     | 2          |
| TIMING-7  | Warning  | No common node between related clocks              | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 41         |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 1          |
| XDCC-5    | Warning  | User Non-Timing constraint/property overwritten    | 36         |
| REQP-1959 | Advisory | connects_SERDES_RST_driver_not_FF                  | 16         |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Demo_HW_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_iodelay_ctrl/rstdiv2_sync_r[11]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__12/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__15/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6/PRE, Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7/PRE (the first 15 of 29 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X32Y124 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X30Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X31Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X35Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X30Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X31Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X33Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X33Y123 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X31Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X32Y122 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X31Y117 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X33Y121 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X9Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X8Y44 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X7Y44 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X8Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X5Y46 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X4Y45 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X4Y47 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X13Y47 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X14Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X15Y48 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-2#1 Warning
Invalid primary clock source pin  
A primary clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk is created on an inappropriate pin Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-2#2 Warning
Invalid primary clock source pin  
A primary clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk is created on an inappropriate pin Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk is defined downstream of clock clk_out3_Demo_HW_clk_wiz_1_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk is defined downstream of clock clk_out3_Demo_HW_clk_wiz_1_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk and clk_out3_Demo_HW_clk_wiz_1_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk] -to [get_clocks clk_out3_Demo_HW_clk_wiz_1_0]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_out3_Demo_HW_clk_wiz_1_0 and Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Demo_HW_clk_wiz_1_0] -to [get_clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk and clk_out3_Demo_HW_clk_wiz_1_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_tx_clk] -to [get_clocks clk_out3_Demo_HW_clk_wiz_1_0]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_out3_Demo_HW_clk_wiz_1_0 and Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out3_Demo_HW_clk_wiz_1_0] -to [get_clocks Demo_HW_i/axi_ethernetlite_0/U0/phy_rx_clk]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO_BTNC_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on GPIO_BTND_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on GPIO_BTNL_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on GPIO_BTNR_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on GPIO_SWT_tri_i[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on eth_mdio_mdc_mdio_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on usb_uart_rxd relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[10] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[11] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[12] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[13] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[14] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[15] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[4] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[5] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[6] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[7] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[8] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on GPIO_LED_tri_o[9] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on eth_mdio_mdc_mdc relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on usb_uart_txd relative to clock(s) sys_clock
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -include_replicated_objects -filter {NAME =~ *temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[*]/D}]' of constraint 'set_max_delay' uses inefficient query to find pin objects (see constraint position '22' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/sources_1/bd/Demo_HW/ip/Demo_HW_mig_7series_0_0/Demo_HW_mig_7series_0_0/user_design/constraints/Demo_HW_mig_7series_0_0.xdc (Line: 344)
Related violations: <none>

XDCC-5#1 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_BTNC_tri_i[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 537)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 537)
Related violations: <none>

XDCC-5#2 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_BTND_tri_i[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 535)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 535)
Related violations: <none>

XDCC-5#3 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_BTNL_tri_i[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 531)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 531)
Related violations: <none>

XDCC-5#4 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_BTNR_tri_i[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 533)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 533)
Related violations: <none>

XDCC-5#5 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#6 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[10] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#7 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[11] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#8 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[12] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#9 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[13] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#10 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[14] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#11 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[15] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#12 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[1] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#13 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[2] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#14 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[3] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#15 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[4] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#16 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[5] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#17 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[6] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#18 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[7] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#19 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[8] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#20 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_LED_tri_o[9] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 555)
Related violations: <none>

XDCC-5#21 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[0] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 498)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 498)
Related violations: <none>

XDCC-5#22 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[10] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 520)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 520)
Related violations: <none>

XDCC-5#23 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[11] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 519)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 519)
Related violations: <none>

XDCC-5#24 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[12] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 518)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 518)
Related violations: <none>

XDCC-5#25 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[13] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 517)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 517)
Related violations: <none>

XDCC-5#26 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[14] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 516)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 516)
Related violations: <none>

XDCC-5#27 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[15] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 515)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 515)
Related violations: <none>

XDCC-5#28 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[1] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 529)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 529)
Related violations: <none>

XDCC-5#29 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[2] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 528)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 528)
Related violations: <none>

XDCC-5#30 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[3] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 527)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 527)
Related violations: <none>

XDCC-5#31 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[4] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 526)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 526)
Related violations: <none>

XDCC-5#32 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[5] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 525)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 525)
Related violations: <none>

XDCC-5#33 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[6] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 524)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 524)
Related violations: <none>

XDCC-5#34 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[7] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 523)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 523)
Related violations: <none>

XDCC-5#35 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[8] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 522)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 522)
Related violations: <none>

XDCC-5#36 Warning
User Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on GPIO_SWT_tri_i[9] overrides a previous user property.
New Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 521)
Previous Source: C:/Users/Callum/Repository_Code/ECE532/Warmup_Demo_Group_Task/Warmup_Demo_Hardware/HW/HW.srcs/constrs_1/new/eth_ref_clk.xdc (Line: 521)
Related violations: <none>

REQP-1959#1 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#2 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#3 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#4 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#5 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#6 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#7 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#8 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#9 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#10 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#11 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[2].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#12 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#13 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#14 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#15 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>

REQP-1959#16 Advisory
connects_SERDES_RST_driver_not_FF  
Demo_HW_i/mig_7series_0/u_Demo_HW_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq: The RST pin should only be driven by a Flip-flop.
Related violations: <none>


