#--  Synopsys, Inc.
#--  Version Q-2020.03M
#--  Project file D:\POLARFIRE_Sandbox\IOD_12_5\TX_Ce_RX_Dy_x4_1400\synthesis\rev_1\run_options.txt
#--  Written on Fri Sep  4 10:09:09 2020


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/debounce.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/prbscheck_parallel_fab.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/prbsgen_parallel_fab.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/hdl/rev_bits.v"
add_file -verilog -lib CORERXIODBITALIGN_LIB "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0_0/rtl/vlog/core/CoreRxIODBitAlign.v"
add_file -verilog -lib CORERXIODBITALIGN_LIB "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0_0/rtl/vlog/core/CoreRxIODBitAlign_top.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/CORERXIODBITALIGN_C0/CORERXIODBITALIGN_C0.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_CCC_C0/PF_CCC_C0.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_CLK_DIV_FIFO/PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_FIFO_PF_CLK_DIV_DELAY.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_CLK_DIV_RXCLK/PF_IOD_GENERIC_RX_C1_PF_CLK_DIV_RXCLK_PF_CLK_DIV_DELAY.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_RX_C1_PF_IOD_CLK_TRAINING_PF_IOD.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_RX/PF_IOD_GENERIC_RX_C1_PF_IOD_RX_PF_IOD.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_LANECTRL_0/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_LANECTRL_0/PF_IOD_GENERIC_RX_C1_PF_LANECTRL_0_PF_LANECTRL.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/PLL_BclkSclkAlign.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/Actel/DirectCore/COREBCLKSCLKALIGN/2.0.111/rtl/vlog/core/ICB_BclkSclkAlign.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1_TR/PF_IOD_GENERIC_RX_C1_TR_0/rtl/vlog/core/CoreBclkSclkAlign.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1_TR/PF_IOD_GENERIC_RX_C1_TR.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_RX_C1/PF_IOD_GENERIC_RX_C1.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/LANECTRL_ADDR_CMD_0/PF_LANECTRL_PAUSE_SYNC.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/LANECTRL_ADDR_CMD_0/PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_TX_CLK/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_TX/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_GENERIC_TX_C0/PF_IOD_GENERIC_TX_C0.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0/PF_CCC_0/PF_IOD_TX_CCC_C0_PF_CCC_0_PF_CCC.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0_TR/PF_IOD_TX_CCC_C0_TR_0/rtl/vlog/core/CoreBclkSclkAlign.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0_TR/PF_IOD_TX_CCC_C0_TR.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_IOD_TX_CCC_C0/PF_IOD_TX_CCC_C0.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_OSC_C1/PF_OSC_C1_0/PF_OSC_C1_PF_OSC_C1_0_PF_OSC.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/PF_OSC_C1/PF_OSC_C1.v"
add_file -verilog "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/component/work/IOG_IOD_DDRX4_COMP/IOG_IOD_DDRX4_COMP.v"
add_file -fpga_constraint "D:/POLARFIRE_Sandbox/IOD_12_5/TX_Ce_RX_Dy_x4_1400/designer/IOG_IOD_DDRX4_COMP/synthesis.fdc"
add_file -ident_constraint "synthesis_2/identify.idc"


#implementation: "rev_1"
impl -add rev_1 -type fpga

#device options
set_option -technology POLARFIRE
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 1
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66
set_option -pack_uram_addr_reg 1

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0
set_option -fpga_constraint ""
set_option -ident_constraint  ""

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1/newproj.vm"
impl -active "rev_1"
