<?xml version="1.0" encoding="UTF-8"?>
<module id="DMA" HW_revision="1.0">
    <register id="DMA_FSUB_0" width="32" offset="0x400" description="Subscriber Port 0">
        <bitfield id="CHANID" description="0 = disconnected.
1-255 = connected to channelID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xFF" description="Consult your device datasheet as the actual allowed maximum may be less than 255."/>
        </bitfield>
    </register>
    <register id="DMA_FSUB_1" width="32" offset="0x404" description="Subscriber Port 1">
        <bitfield id="CHANID" description="0 = disconnected.
1-255 = connected to channelID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xFF" description="Consult your device datasheet as the actual allowed maximum may be less than 255."/>
        </bitfield>
    </register>
    <register id="DMA_FPUB_1" width="32" offset="0x444" description="Publisher Port 0">
        <bitfield id="CHANID" description="0 = disconnected.
1-255 = connected to channelID = CHANID." begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MNIMUM" value="0x0" description="0 is an allowed value, signifying that the event is unconnected"/>
            <bitenum id="UNCONNECTED" value="0x0" description="A value of 0 specifies that the event is not connected"/>
            <bitenum id="MAXIMUM" value="0xFF" description="Consult your device datasheet as the actual allowed maximum may be less than 255."/>
        </bitfield>
    </register>
    <register id="DMA_PDBGCTL" width="32" offset="0x1018" description="Peripheral Debug Control">
        <bitfield id="FREE" description="Free run control" begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="STOP" value="0x0" description="The peripheral freezes functionality while the Core Halted input is asserted and resumes when it is deasserted."/>
            <bitenum id="RUN" value="0x1" description="The peripheral ignores the state of the Core Halted input"/>
        </bitfield>
        <bitfield id="SOFT" description="Soft halt boundary control. This function is only available, if [FREE] is set to 'STOP'" begin="1" end="1" width="1" rwaccess="R/W">
            <bitenum id="IMMEDIATE" value="0x0" description="The peripheral will halt immediately, even if the resultant state will result in corruption if the system is restarted"/>
            <bitenum id="DELAYED" value="0x1" description="The peripheral blocks the debug freeze until it has reached a boundary where it can resume without corruption"/>
        </bitfield>
    </register>
    <group id="DMA_INT_EVENT" name="DMA_INT_EVENT" instances="2" offset="0x1020" instaddr="0x30" description="">
        <register id="DMA_IIDX" width="32" offset="0x0" description="Interrupt index">
            <bitfield id="STAT" description="Interrupt index status" begin="7" end="0" width="8" rwaccess="R">
                <bitenum id="NO_INTR" value="0x0" description="No bit is set means there is no pending interrupt request"/>
                <bitenum id="DMACH0" value="0x1" description="DMA Channel 0 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH1" value="0x2" description="DMA Channel 2 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH2" value="0x3" description="DMA Channel 2 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH3" value="0x4" description="DMA Channel 3 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH4" value="0x5" description="DMA Channel 4 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH5" value="0x6" description="DMA Channel 5 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH6" value="0x7" description="DMA Channel 6 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH7" value="0x8" description="DMA Channel 7 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH8" value="0x9" description="DMA Channel 8 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH9" value="0xA" description="DMA Channel 9 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH10" value="0xB" description="DMA Channel 10 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH11" value="0xC" description="DMA Channel 11 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH12" value="0xD" description="DMA Channel 12 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH13" value="0xE" description="DMA Channel 13 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH14" value="0xF" description="DMA Channel 14 size counter reached zero (DMASZ=0)."/>
                <bitenum id="DMACH15" value="0x10" description="DMA Channel 15 size counter reached zero (DMASZ=0)."/>
                <bitenum id="PREIRQCH0" value="0x11" description="PRE-IRQ event for DMA Channel 0."/>
                <bitenum id="PREIRQCH1" value="0x12" description="PRE-IRQ event for DMA Channel 1."/>
                <bitenum id="PREIRQCH2" value="0x13" description="PRE-IRQ event for DMA Channel 2."/>
                <bitenum id="PREIRQCH3" value="0x14" description="PRE-IRQ event for DMA Channel 3."/>
                <bitenum id="PREIRQCH4" value="0x15" description="PRE-IRQ event for DMA Channel 4."/>
                <bitenum id="PREIRQCH5" value="0x16" description="PRE-IRQ event for DMA Channel 5."/>
                <bitenum id="PREIRQCH6" value="0x17" description="PRE-IRQ event for DMA Channel 6."/>
                <bitenum id="PREIRQCH7" value="0x18" description="PRE-IRQ event for DMA Channel 7."/>
                <bitenum id="ADDRERR" value="0x19" description="DMA address error, SRC address not reachable."/>
                <bitenum id="DATAERR" value="0x1A" description="DMA data error, SRC data might be corrupted (PAR or ECC error)."/>
            </bitfield>
        </register>
        <register id="DMA_IMASK" width="32" offset="0x8" description="Interrupt mask">
            <bitfield id="DMACH0" description="DMA Channel 0 interrupt signal. Size counter reached zero (DMASZ=0)." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH1" description="DMA Channel 1 interrupt signal. Size counter reached zero (DMASZ=0)." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH2" description="DMA Channel 2 interrupt signal. Size counter reached zero (DMASZ=0)." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH3" description="DMA Channel 3 interrupt signal. Size counter reached zero (DMASZ=0)." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH4" description="DMA Channel 4 interrupt signal. Size counter reached zero (DMASZ=0)." begin="4" end="4" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH5" description="DMA Channel 5 interrupt signal. Size counter reached zero (DMASZ=0)." begin="5" end="5" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DMACH6" description="DMA Channel 6 interrupt signal. Size counter reached zero (DMASZ=0)." begin="6" end="6" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH0" description="Pre-IRQ for Channel 0. Size counter reached Pre-IRQ threshold." begin="16" end="16" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH1" description="Pre-IRQ for Channel 1. Size counter reached Pre-IRQ threshold." begin="17" end="17" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH2" description="Pre-IRQ for Channel 2. Size counter reached Pre-IRQ threshold." begin="18" end="18" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="ADDRERR" description="DMA address error, SRC address not reachable." begin="24" end="24" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DATAERR" description="DMA data error, SRC data might be corrupted (PAR or ECC error)." begin="25" end="25" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
        </register>
        <register id="DMA_RIS" width="32" offset="0x10" description="Raw interrupt status">
            <bitfield id="DMACH0" description="DMA Channel 0 interrupt signals that size counter reached zero (DMASZ=0)." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH1" description="DMA Channel 1 interrupt signals that size counter reached zero (DMASZ=0)." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH2" description="DMA Channel 2 interrupt signals that size counter reached zero (DMASZ=0)." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH3" description="DMA Channel 3 interrupt signals that size counter reached zero (DMASZ=0)." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH4" description="DMA Channel 4 interrupt signals that size counter reached zero (DMASZ=0)." begin="4" end="4" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH5" description="DMA Channel 5 interrupt signals that size counter reached zero (DMASZ=0)." begin="5" end="5" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH6" description="DMA Channel 6 interrupt signals that size counter reached zero (DMASZ=0)." begin="6" end="6" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="PREIRQCH0" description="Pre-IRQ for Channel 0. Size counter reached Pre-IRQ threshold." begin="16" end="16" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH1" description="Pre-IRQ for Channel 1. Size counter reached Pre-IRQ threshold." begin="17" end="17" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH2" description="Pre-IRQ for Channel 2. Size counter reached Pre-IRQ threshold." begin="18" end="18" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="ADDRERR" description="DMA address error, SRC address not reachable." begin="24" end="24" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DATAERR" description="DMA data error, SRC data might be corrupted (PAR or ECC error)." begin="25" end="25" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
        </register>
        <register id="DMA_MIS" width="32" offset="0x18" description="Masked interrupt status">
            <bitfield id="DMACH0" description="DMA Channel 0 interrupt signals that size counter reached zero (DMASZ=0)." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH1" description="DMA Channel 1 interrupt signals that size counter reached zero (DMASZ=0)." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH2" description="DMA Channel 2 interrupt signals that size counter reached zero (DMASZ=0)." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH3" description="DMA Channel 3 interrupt signals that size counter reached zero (DMASZ=0)." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH4" description="DMA Channel 4 interrupt signals that size counter reached zero (DMASZ=0)." begin="4" end="4" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH5" description="DMA Channel 5 interrupt signals that size counter reached zero (DMASZ=0)." begin="5" end="5" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="DMACH6" description="DMA Channel 6 interrupt signals that size counter reached zero (DMASZ=0)." begin="6" end="6" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Interrupt did not occur or is masked out"/>
                <bitenum id="SET" value="0x1" description="Interrupt occurred"/>
            </bitfield>
            <bitfield id="PREIRQCH0" description="Pre-IRQ for Channel 0. Size counter reached Pre-IRQ threshold." begin="16" end="16" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH1" description="Pre-IRQ for Channel 1. Size counter reached Pre-IRQ threshold." begin="17" end="17" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH2" description="Pre-IRQ for Channel 2. Size counter reached Pre-IRQ threshold." begin="18" end="18" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="ADDRERR" description="DMA address error, SRC address not reachable." begin="24" end="24" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DATAERR" description="DMA data error, SRC data might be corrupted (PAR or ECC error)." begin="25" end="25" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
        </register>
        <register id="DMA_ISET" width="32" offset="0x20" description="Interrupt set">
            <bitfield id="DMACH0" description="DMA Channel 0 interrupt signals that size counter reached zero (DMASZ=0)." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH1" description="DMA Channel 1 interrupt signals that size counter reached zero (DMASZ=0)." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH2" description="DMA Channel 2 interrupt signals that size counter reached zero (DMASZ=0)." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH3" description="DMA Channel 3 interrupt signals that size counter reached zero (DMASZ=0)." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH4" description="DMA Channel 4 interrupt signals that size counter reached zero (DMASZ=0)." begin="4" end="4" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH5" description="DMA Channel 5 interrupt signals that size counter reached zero (DMASZ=0)." begin="5" end="5" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="DMACH6" description="DMA Channel 6 interrupt signals that size counter reached zero (DMASZ=0)." begin="6" end="6" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="SET" value="0x1" description="Set interrupt"/>
            </bitfield>
            <bitfield id="PREIRQCH0" description="Pre-IRQ for Channel 0. Size counter reached Pre-IRQ threshold." begin="16" end="16" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH1" description="Pre-IRQ for Channel 1. Size counter reached Pre-IRQ threshold." begin="17" end="17" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH2" description="Pre-IRQ for Channel 2. Size counter reached Pre-IRQ threshold." begin="18" end="18" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="ADDRERR" description="DMA address error, SRC address not reachable." begin="24" end="24" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DATAERR" description="DMA data error, SRC data might be corrupted (PAR or ECC error)." begin="25" end="25" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
        </register>
        <register id="DMA_ICLR" width="32" offset="0x28" description="Interrupt clear">
            <bitfield id="DMACH0" description="DMA Channel 0 interrupt signals that size counter reached zero (DMASZ=0)." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH1" description="DMA Channel 1 interrupt signals that size counter reached zero (DMASZ=0)." begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH2" description="DMA Channel 2 interrupt signals that size counter reached zero (DMASZ=0)." begin="2" end="2" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH3" description="DMA Channel 3 interrupt signals that size counter reached zero (DMASZ=0)." begin="3" end="3" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH4" description="DMA Channel 4 interrupt signals that size counter reached zero (DMASZ=0)." begin="4" end="4" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH5" description="DMA Channel 5 interrupt signals that size counter reached zero (DMASZ=0)." begin="5" end="5" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="DMACH6" description="DMA Channel 6 interrupt signals that size counter reached zero (DMASZ=0)." begin="6" end="6" width="1" rwaccess="R/W">
                <bitenum id="NO_EFFECT" value="0x0" description="Writing 0 has no effect"/>
                <bitenum id="CLR" value="0x1" description="Clear interrupt"/>
            </bitfield>
            <bitfield id="PREIRQCH0" description="Pre-IRQ for Channel 0. Size counter reached Pre-IRQ threshold." begin="16" end="16" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH1" description="Pre-IRQ for Channel 1. Size counter reached Pre-IRQ threshold." begin="17" end="17" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="PREIRQCH2" description="Pre-IRQ for Channel 2. Size counter reached Pre-IRQ threshold." begin="18" end="18" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="ADDRERR" description="DMA address error, SRC address not reachable." begin="24" end="24" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
            <bitfield id="DATAERR" description="DMA data error, SRC data might be corrupted (PAR or ECC error)." begin="25" end="25" width="1" rwaccess="R/W">
                <bitenum id="CLR" value="0x0" description="Clear interrupt mask bit"/>
                <bitenum id="SET" value="0x1" description="Set interrupt mask bit"/>
            </bitfield>
        </register>
    </group>
    <register id="DMA_EVT_MODE" width="32" offset="0x10E0" description="Event Mode">
        <bitfield id="INT0_CFG" description="Event line mode select for event corresponding to interrupt event INT_EVENT[0]" begin="1" end="0" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
        <bitfield id="EVT1_CFG" description="Event line mode select for event corresponding to generic event  INT_EVENT[1]" begin="3" end="2" width="2" rwaccess="R">
            <bitenum id="DISABLE" value="0x0" description="The interrupt or event line is disabled."/>
            <bitenum id="SOFTWARE" value="0x1" description="The interrupt or event line is in software mode. Software must clear the RIS."/>
            <bitenum id="HARDWARE" value="0x2" description="The interrupt or event line is in hardware mode. The hardware (another module) clears automatically the associated RIS flag."/>
        </bitfield>
    </register>
    <register id="DMA_DESC" width="32" offset="0x10FC" description="Module Description">
        <bitfield id="MINREV" description="Minor rev of the IP" begin="3" end="0" width="4" rwaccess="R/W">
            <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
            <bitenum id="MAXIMUM" value="0xF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="MAJREV" description="Major rev of the IP" begin="7" end="4" width="4" rwaccess="R/W">
            <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
            <bitenum id="MAXIMUM" value="0xF" description="Highest possible value"/>
        </bitfield>
        <bitfield id="FEATUREVER" description="Feature Set for the DMA: number of DMA channel minus one  (e.g. 0-&gt;1ch, 2-&gt;3ch, 15-&gt;16ch)." begin="15" end="12" width="4" rwaccess="R/W">
            <bitenum id="MINIMUM" value="0x0" description="Smallest value (1 channel)"/>
            <bitenum id="MAXIMUM" value="0xF" description="Highest value (16 channel)"/>
        </bitfield>
        <bitfield id="MODULEID" description="Module identification contains a unique peripheral identification number. The assignments are maintained in a central database for all of the platform modules to ensure uniqueness." begin="31" end="16" width="16" rwaccess="R/W">
            <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
            <bitenum id="MAXIMUM" value="0xFFFF" description="Highest possible value"/>
        </bitfield>
    </register>
    <register id="DMA_DMAPRIO" width="32" offset="0x1100" description="DMA Channel Priority Control">
        <bitfield id="ROUNDROBIN" description="Round robin. This bit enables the round-robin DMA channel priorities." begin="0" end="0" width="1" rwaccess="R/W">
            <bitenum id="DISABLE" value="0x0" description="Roundrobin priority disabled, DMA channel priority is fixed: DMA0-DMA1-DMA2-...-DMA16"/>
            <bitenum id="ENABLE" value="0x1" description="Roundrobin priority enabled, DMA channel priority changes with each transfer"/>
        </bitfield>
        <bitfield id="BURSTSZ" description="Define the burst size of a block transfer, before the priority is re-evaluated" begin="17" end="16" width="2" rwaccess="R/W">
            <bitenum id="INFINITI" value="0x0" description="There is no burst size, the whole block transfer is completed on one transfer without interruption"/>
            <bitenum id="BURST_8" value="0x1" description="The burst size is 8, after 8 transfers the block transfer is interrupted and the priority is reevaluated"/>
            <bitenum id="BUSRT_16" value="0x2" description="The burst size is 16, after 16 transfers the block transfer is interrupted and the priority is reevaluated"/>
            <bitenum id="BURST_32" value="0x3" description="The burst size is 32, after 32 transfers the block transfer is interrupted and the priority is reevaluated"/>
        </bitfield>
    </register>
    <group id="DMA_DMATRIG" name="DMA_DMATRIG" instances="7" offset="0x1110" instaddr="0x4" description="">
        <register id="DMA_DMATCTL" width="32" offset="0x0" description="DMA Trigger Select">
            <bitfield id="DMATSEL" description="DMA Trigger Select 

Note: Reference the datasheet of the device to see the specific trigger mapping." begin="5" end="0" width="6" rwaccess="R/W">
                <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                <bitenum id="DMAREQ" value="0x0" description="Software trigger request"/>
                <bitenum id="MAXIMUM" value="0x3F" description="Highest possible value"/>
            </bitfield>
            <bitfield id="DMATINT" description="DMA Trigger by Internal Channel" begin="7" end="7" width="1" rwaccess="R/W">
                <bitenum id="EXTERNAL" value="0x0" description="DMATSEL will define external trigger select as transfer trigger."/>
                <bitenum id="INTERNAL" value="0x1" description="DMATSEL will define internal channel as transfer trigger select. 0-&gt; Channel0-done, 1-&gt; Channel1-done, ..."/>
            </bitfield>
        </register>
    </group>
    <group id="DMA_DMACHAN" name="DMA_DMACHAN" instances="7" offset="0x1200" instaddr="0x10" description="">
        <register id="DMA_DMACTL" width="32" offset="0x0" description="DMA Channel Control">
            <bitfield id="DMAREQ" description="DMA request. Software-controlled DMA start. DMAREQ is reset automatically." begin="0" end="0" width="1" rwaccess="R/W">
                <bitenum id="IDLE" value="0x0" description="Default read value"/>
                <bitenum id="REQUEST" value="0x1" description="DMA transfer request (start DMA)"/>
            </bitfield>
            <bitfield id="DMAEN" description="DMA enable" begin="1" end="1" width="1" rwaccess="R/W">
                <bitenum id="DISABLE" value="0x0" description="DMA channel disabled"/>
                <bitenum id="ENABLE" value="0x1" description="DMA channel enabled"/>
            </bitfield>
            <bitfield id="DMASRCWDTH" description="DMA source width. This bit selects the source data width as a byte, half word, word or long word." begin="9" end="8" width="2" rwaccess="R/W">
                <bitenum id="BYTE" value="0x0" description="Source data width is BYTE (8-bit)"/>
                <bitenum id="HALF" value="0x1" description="Source data width is HALF-WORD (16-bit)"/>
                <bitenum id="WORD" value="0x2" description="Source data width is WORD (32-bit)"/>
                <bitenum id="LONG" value="0x3" description="Source data width is LONG-WORD (64-bit)"/>
            </bitfield>
            <bitfield id="DMADSTWDTH" description="DMA destination width. This bit selects the destination as a byte, half word, word or long word." begin="13" end="12" width="2" rwaccess="R/W">
                <bitenum id="BYTE" value="0x0" description="Destination data width is BYTE (8-bit)"/>
                <bitenum id="HALF" value="0x1" description="Destination data width is HALF-WORD (16-bit)"/>
                <bitenum id="WORD" value="0x2" description="Destination data width is WORD (32-bit)"/>
                <bitenum id="LONG" value="0x3" description="Destination data width is LONG-WORD (64-bit)"/>
            </bitfield>
            <bitfield id="DMASRCINCR" description="DMA source increment. This bit selects automatic incrementing or decrementing of the source address DMASA for each transfer. The amount of change to the DMASA is based on the definitin in the DMASRCWDTH. For example an increment of 1 (+1) on a WORD transfer will increment the DMASA by 4." begin="19" end="16" width="4" rwaccess="R/W">
                <bitenum id="UNCHANGED" value="0x0" description="Address is unchanged (+0)"/>
                <bitenum id="DECREMENT" value="0x2" description="Decremented by 1 (-1 * DMASRCWDTH)"/>
                <bitenum id="INCREMENT" value="0x3" description="Incremented by 1 (+1 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_2" value="0x8" description="Stride size 2 (+2 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_3" value="0x9" description="Stride size 3 (+3 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_4" value="0xA" description="Stride size 4 (+4 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_5" value="0xB" description="Stride size 5 (+5 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_6" value="0xC" description="Stride size 6 (+6 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_7" value="0xD" description="Stride size 7 (+7 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_8" value="0xE" description="Stride size 8 (+8 * DMASRCWDTH)"/>
                <bitenum id="STRIDE_9" value="0xF" description="Stride size 9 (+9 * DMASRCWDTH)"/>
            </bitfield>
            <bitfield id="DMADSTINCR" description="DMA destination increment. This bit selects automatic incrementing or decrementing of the destination address DMADA for each transfer. The amount of change to the DMADA is based on the definitin in the DMADSTWDTH. For example an increment of 1 (+1) on a WORD transfer will increment the DMADA by 4." begin="23" end="20" width="4" rwaccess="R/W">
                <bitenum id="UNCHANGED" value="0x0" description="Address is unchanged (+0)"/>
                <bitenum id="DECREMENT" value="0x2" description="Decremented by 1 (-1 * DMADSTWDTH)"/>
                <bitenum id="INCREMENT" value="0x3" description="Incremented by 1 (+1 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_2" value="0x8" description="Stride size 2 (+2 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_3" value="0x9" description="Stride size 3 (+3 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_4" value="0xA" description="Stride size 4 (+4 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_5" value="0xB" description="Stride size 5 (+5 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_6" value="0xC" description="Stride size 6 (+6 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_7" value="0xD" description="Stride size 7 (+7 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_8" value="0xE" description="Stride size 8 (+8 * DMADSTWDTH)"/>
                <bitenum id="STRIDE_9" value="0xF" description="Stride size 9 (+9 * DMADSTWDTH)"/>
            </bitfield>
            <bitfield id="DMATM" description="DMA transfer mode register

Note: The repeat-single (2h) and repeat-block (3h) transfer are only available in a FULL-channel configuration. Please consult the datasheet of the specific device to map which channel number has FULL or BASIC capability. In a BASIC channel configuration only the values for single (0h) and block (1h) transfer can be set." begin="29" end="28" width="2" rwaccess="R/W">
                <bitenum id="SINGLE" value="0x0" description="Single transfer. Each transfers requires a new trigger. When the DMASZ counts down to zero an event can be generated and the DMAEN is cleared."/>
                <bitenum id="BLOCK" value="0x1" description="Block transfer. Each trigger transfers the complete block defined in DMASZ. After the transfer is complete an event can be generated and the DMAEN is cleared."/>
                <bitenum id="RPTSNGL" value="0x2" description="Repeated single transfer. Each transfers requires a new trigger. When the DMASZ counts down to zero an event can be generated. After the last transfer the DMASA, DMADA, DAMSZ registers are restored to its initial value and the DMAEN stays enabled."/>
                <bitenum id="RPTBLCK" value="0x3" description="Repeated block transfer. Each trigger transfers the complete block defined in DMASZ. After the last transfer the DMASA, DMADA, DAMSZ registers are restored to its initial value and the DMAEN stays enabled."/>
            </bitfield>
            <bitfield id="DMAEM" description="DMA extended mode

Note: The extended transfer modes are only available in a FULL-channel configuration. Please consult the datasheet of the specific device to map which channel number has FULL or BASIC capability. In a BASIC channel configuration this register is a read-only register and reads 0x0." begin="25" end="24" width="2" rwaccess="R/W">
                <bitenum id="NORMAL" value="0x0" description="Normal mode is related to transfers from SRC to DST"/>
                <bitenum id="FILLMODE" value="0x2" description="Fill mode will copy the SA register content as data to DA"/>
                <bitenum id="TABLEMODE" value="0x3" description="Table mode will read an address and data value from SA and write the data to address"/>
            </bitfield>
            <bitfield id="DMAPREIRQ" description="Enable an early IRQ event. This can help software to react quicker to and DMA done event or allows some additional configuration before the channel is complete. 

Note: This register is only available in a FULL-channel configuration. Please consult the datasheet of the specific device to map which channel number has FULL or BASIC capability. In a BASIC configuration this register is a read only value and always reads as 0x0." begin="6" end="4" width="3" rwaccess="R/W">
                <bitenum id="PREIRQ_DISABLE" value="0x0" description="Pre-IRQ event disabled."/>
                <bitenum id="PREIRQ_1" value="0x1" description="Issure Pre-IRQ event when DMASZ=1"/>
                <bitenum id="PREIRQ_2" value="0x2" description="Issure Pre-IRQ event when DMASZ=2"/>
                <bitenum id="PREIRQ_4" value="0x3" description="Issure Pre-IRQ event when DMASZ=4"/>
                <bitenum id="PREIRQ_8" value="0x4" description="Issure Pre-IRQ event when DMASZ=8"/>
                <bitenum id="PREIRQ_32" value="0x5" description="Issure Pre-IRQ event when DMASZ=32"/>
                <bitenum id="PREIRQ_64" value="0x6" description="Issure Pre-IRQ event when DMASZ=64"/>
                <bitenum id="PREIRQ_HALF" value="0x7" description="Issure Pre-IRQ event when DMASZ reached the half size point of the original transfer size"/>
            </bitfield>
        </register>
        <register id="DMA_DMASA" width="32" offset="0x4" description="DMA Channel Source Address">
            <bitfield id="ADDR" description="DMA Channel Source Address" begin="31" end="0" width="32" rwaccess="R/W">
                <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                <bitenum id="MAXIMUM" value="0xFFFFFFFF" description="Highest possible value"/>
            </bitfield>
        </register>
        <register id="DMA_DMADA" width="32" offset="0x8" description="DMA Channel Destination Address">
            <bitfield id="ADDR" description="DMA Channel Destination Address" begin="31" end="0" width="32" rwaccess="R/W">
                <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                <bitenum id="MAXIMUM" value="0xFFFFFFFF" description="Highest possible value"/>
            </bitfield>
        </register>
        <register id="DMA_DMASZ" width="32" offset="0xC" description="DMA Channel Size">
            <bitfield id="SIZE" description="DMA Channel Size in number of transfers" begin="15" end="0" width="16" rwaccess="R/W">
                <bitenum id="MINIMUM" value="0x0" description="Smallest value"/>
                <bitenum id="MAXIMUM" value="0xFFFF" description="Highest possible value"/>
            </bitfield>
        </register>
    </group>
</module>
