[BRAM]
size = 1M

[DRAM]
size = 512M
width = 512
addrlen = 32

[synthesis]
single_clock = yes
if_type = axi
#if_type = avalon
#if_type = general
#output = out.v

[simulation]
sim_addrwidth = 27
hperiod_ulogic = 5
hperiod_cthread = 5
hperiod_axi = 5
