# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:07:50 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# ** Error (suppressible): ./instructDecode.sv(57): (vlog-2388) 'condAddrExtended' already declared in this scope (instructDecode).
# ** Error (suppressible): ./instructDecode.sv(57): (vlog-2388) 'brAddrExtended' already declared in this scope (instructDecode).
# -- Compiling module instructDecode_testbench
# End time: 19:07:50 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runinstructDecode.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructDecode.sv""
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:08:40 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# ** Error (suppressible): (vlog-2997) ./instructDecode.sv(20): Cannot assign a packed type 'reg[21:10]' to an unpacked type 'reg $[11:0]'.
# ** Error (suppressible): (vlog-2997) ./instructDecode.sv(23): Cannot assign a packed type 'reg[20:12]' to an unpacked type 'reg $[8:0]'.
# ** Error (suppressible): (vlog-2997) ./instructDecode.sv(26): Cannot assign a packed type 'reg[23:5]' to an unpacked type 'reg $[18:0]'.
# ** Error (suppressible): (vlog-2997) ./instructDecode.sv(29): Cannot assign a packed type 'reg[25:0]' to an unpacked type 'reg $[25:0]'.
# ** Error (suppressible): (vlog-10008) ./instructDecode.sv(60): Too many indices (1) for array type condAddrExtended (dimensionality 0).
# ** Error (suppressible): (vlog-10008) ./instructDecode.sv(60): Too many indices (1) for array type brAddrExtended (dimensionality 0).
# -- Compiling module instructDecode_testbench
# End time: 19:08:40 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runinstructDecode.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructDecode.sv""
 do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:22 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# ** Error (suppressible): (vlog-10008) ./instructDecode.sv(60): Too many indices (1) for array type condAddrExtended (dimensionality 0).
# ** Error (suppressible): (vlog-10008) ./instructDecode.sv(60): Too many indices (1) for array type brAddrExtended (dimensionality 0).
# -- Compiling module instructDecode_testbench
# End time: 19:09:22 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runinstructDecode.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./instructDecode.sv""
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:28 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:11:28 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:28 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:11:29 on Feb 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:29 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:11:29 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:29 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:11:29 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:29 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:11:29 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:29 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:11:29 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:11:29 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'instructDecode_testbench' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runinstructDecode.do PAUSED at line 19
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:11:45 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:11:45 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:11:29 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.D_FF
# ** Warning: (vsim-3017) ./instructDecode.sv(42): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# ** Warning: (vsim-3722) ./instructDecode.sv(42): [TFMPC] - Missing connection for port 'WriteRegister'.
# ** Warning: Design size of 9972 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: instructDecode.do
# Error in macro ./runinstructDecode.do line 24
# Cannot open macro file: instructDecode.do
#     while executing
# "do instructDecode.do"
add wave -position end  sim:/instructDecode_testbench/ID_instruction
add wave -position end  sim:/instructDecode_testbench/WriteData_fromWB
add wave -position end  sim:/instructDecode_testbench/RegWrite_fromMEMWB
add wave -position end  sim:/instructDecode_testbench/Reg2Loc
add wave -position end  sim:/instructDecode_testbench/UncondBr
add wave -position end  sim:/instructDecode_testbench/IFID_Rn
add wave -position end  sim:/instructDecode_testbench/IFID_Rm
add wave -position end  sim:/instructDecode_testbench/IFID_Rd
add wave -position end  sim:/instructDecode_testbench/RegA_content
add wave -position end  sim:/instructDecode_testbench/RegB_content
add wave -position end  sim:/instructDecode_testbench/Imm12Extended
add wave -position end  sim:/instructDecode_testbench/DAddr9Extended
add wave -position end  sim:/instructDecode_testbench/UncondMuxOut
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.do
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:18 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:12:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:19 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:12:19 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:19 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:12:19 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:19 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:12:19 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:19 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:12:19 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:19 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:12:19 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:12:20 on Feb 24,2018, Elapsed time: 0:00:51
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:12:20 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.D_FF
# ** Warning: (vsim-3017) ./instructDecode.sv(42): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# ** Warning: (vsim-3722) ./instructDecode.sv(42): [TFMPC] - Missing connection for port 'WriteRegister'.
# ** Warning: Design size of 9972 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructDecode.sv(109)
#    Time: 175 us  Iteration: 1  Instance: /instructDecode_testbench
# Break in Module instructDecode_testbench at ./instructDecode.sv line 109
add wave -position 0  sim:/instructDecode_testbench/clk
add wave -position 0  sim:/instructDecode_testbench/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.do
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:12:44 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:12:44 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:12:45 on Feb 24,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:12:45 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.D_FF
# ** Warning: (vsim-3017) ./instructDecode.sv(42): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# ** Warning: (vsim-3722) ./instructDecode.sv(42): [TFMPC] - Missing connection for port 'WriteRegister'.
# ** Warning: Design size of 9972 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructDecode.sv(109)
#    Time: 175 us  Iteration: 1  Instance: /instructDecode_testbench
# Break in Module instructDecode_testbench at ./instructDecode.sv line 109
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Nguyen/Documents/EE-469/Lab4/instructDecode.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:08 on Feb 24,2018
# vlog -reportprogress 300 ./cpu.sv 
# ** Error: (vlog-7) Failed to open design unit file "./cpu.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:15:08 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:15:14 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:15:14 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:15:18 on Feb 24,2018, Elapsed time: 0:02:33
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:15:18 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.D_FF
# ** Warning: (vsim-3017) ./instructDecode.sv(42): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# ** Warning: (vsim-3722) ./instructDecode.sv(42): [TFMPC] - Missing connection for port 'WriteRegister'.
# ** Warning: Design size of 9972 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructDecode.sv(109)
#    Time: 175 us  Iteration: 1  Instance: /instructDecode_testbench
# Break in Module instructDecode_testbench at ./instructDecode.sv line 109
do runinstructFetch.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:01 on Feb 24,2018
# vlog -reportprogress 300 ./instructFetch.sv 
# -- Compiling module instructFetch
# -- Compiling module instructFetch_testbench
# 
# Top level modules:
# 	instructFetch_testbench
# End time: 19:16:01 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:01 on Feb 24,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./addressAdder.sv 
# -- Compiling module addressAdder
# -- Compiling module addressAdder_testbench
# 
# Top level modules:
# 	addressAdder_testbench
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:02 on Feb 24,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 19:16:02 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:16:05 on Feb 24,2018, Elapsed time: 0:00:47
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work instructFetch_testbench 
# Start time: 19:16:05 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructFetch_testbench
# Loading work.instructFetch
# Loading work.instructmem
# Loading work.addressAdder
# Loading work.fulladder
# Loading work.PC
# Loading work.D_FF
# Loading work.mux_2to1
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/UncondBr'.
# Executing ONERROR command at macro ./instructFetch.do line 7
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/condAddrExtended'.
# Executing ONERROR command at macro ./instructFetch.do line 10
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/brAddrExtended'.
# Executing ONERROR command at macro ./instructFetch.do line 11
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/UncondMuxOut'.
# Executing ONERROR command at macro ./instructFetch.do line 12
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/shifterOut'.
# Executing ONERROR command at macro ./instructFetch.do line 13
# ** Error: (vish-4014) No objects found matching '/instructFetch_testbench/dut/PCplusBranch'.
# Executing ONERROR command at macro ./instructFetch.do line 14
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./instructFetch.sv(88)
#    Time: 155 us  Iteration: 1  Instance: /instructFetch_testbench
# Break in Module instructFetch_testbench at ./instructFetch.sv line 88
do runinstructDecode.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./instructDecode.sv 
# -- Compiling module instructDecode
# -- Compiling module instructDecode_testbench
# 
# Top level modules:
# 	instructDecode_testbench
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./zeroExtend.sv 
# -- Compiling module zeroExtend
# -- Compiling module zeroExtend_testbench
# 
# Top level modules:
# 	zeroExtend_testbench
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./signExtend.sv 
# -- Compiling module signExtend
# -- Compiling module signExtend_testbench
# 
# Top level modules:
# 	signExtend_testbench
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:16:18 on Feb 24,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 19:16:18 on Feb 24,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:16:20 on Feb 24,2018, Elapsed time: 0:00:15
# Errors: 18, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work instructDecode_testbench 
# Start time: 19:16:20 on Feb 24,2018
# Loading sv_std.std
# Loading work.instructDecode_testbench
# Loading work.instructDecode
# Loading work.mux_5x2to1
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.zeroExtend
# Loading work.signExtend
# Loading work.mux_2to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.register
# Loading work.D_FF
# ** Warning: (vsim-3017) ./instructDecode.sv(42): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /instructDecode_testbench/dut/theRegisterFile File: ./regfile.sv
# ** Warning: (vsim-3722) ./instructDecode.sv(42): [TFMPC] - Missing connection for port 'WriteRegister'.
# ** Warning: Design size of 9972 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./instructDecode.sv(109)
#    Time: 175 us  Iteration: 1  Instance: /instructDecode_testbench
# Break in Module instructDecode_testbench at ./instructDecode.sv line 109
# End time: 19:16:41 on Feb 24,2018, Elapsed time: 0:00:21
# Errors: 0, Warnings: 3
