ulmt
prefetching
repl
conven4
prefetch
prefetches
prefetcher
miss
misses
l2
correlation
nopref
processor
cache
dram
successors
prefetched
numlevels
mcf
chain
customization
mru
chip
verbose
occupancy
nonprefmisses
replmc
bridge
memory
seq1
replicated
controller
mst
coverage
l1
equake
numrows
numsucc
irregular
thread
north
requests
queue
successor
customizability
cycles
beyondl2
cg
stream
engines
addresses
mem
base
buffers
hardware
seq4
delayedhits
stride
ahead
push
response
speedup
latency
prefetchers
bus
engine
ghz
nvidia
queues
row
rt
sequential
specint2000
dasp
chipset
deposited
custom
parser
stall
hits
linked
learning
helper
solihin
caches
pull
associative
gb
ft
accesses
the ulmt
correlation prefetching
main processor
correlation table
memory processor
base chain
side prefetching
conven4 repl
processor side
memory side
chain repl
repl conven4
pair based
north bridge
l2 misses
l2 cache
the prefetching
the memory
bridge chip
to prefetch
prefetching algorithm
the l2
prefetch requests
verbose mode
occupancy time
the prefetcher
memory controller
in queue
conven4 base
the table
a miss
the dram
response time
main memory
of successors
the processor
linked data
side prefetcher
prefetching step
nopref conven4
a ulmt
the correlation
far ahead
queue 3
irregular applications
and prefetching
ulmt is
ulmt to
sparse tree
dram chip
average speedup
prefetching algorithms
the north
and prefetch
tree average
repl nopref
based correlation
cycles row
a dram
non verbose
and repl
queue 2
the addresses
prefetching is
miss patterns
prefetcher in
table organization
prefetching for
table and
the mru
current miss
the customization
miss address
our scheme
successor misses
prefetch far
gap mcf
ulmt we
equake ft
gb sec
memory thread
parser sparse
ft gap
repl the
true mru
6 ghz
ulmt can
mst parser
based schemes
prefetching can
the memory processor
the main processor
base chain repl
the correlation table
memory side prefetching
repl conven4 repl
chain repl conven4
the north bridge
levels of successors
north bridge chip
conven4 base chain
in the north
the l2 cache
processor side prefetching
nopref conven4 base
linked data structures
the ulmt is
processor side prefetcher
pair based schemes
the processor side
pair based correlation
in queue 3
a dram chip
repl nopref conven4
the prefetching step
in a dram
sparse tree average
of the ulmt
conven4 repl nopref
correlation table and
by the ulmt
the memory controller
the prefetching algorithm
the average speedup
non verbose mode
chip or in
1 6 ghz
chain and repl
parser sparse tree
mst parser sparse
the ulmt can
user level memory
ft gap mcf
level memory thread
equake ft gap
a user level
a c d
a d c
c a d
for linked data
of the prefetching
of successor misses
gap mcf mst
high response time
main processor the
in the dram
cg equake ft
the ulmt to
nine mostly irregular
true mru successors
l2 cache of
in non verbose
base chain and
the original misses
prefetch far ahead
into the l2
mcf mst parser
the true mru
based correlation prefetching
the prefetch requests
conven4 repl conven4
a b c
customization of the
the customization of
in queue 1
main memory bus
of l2 misses
c d a
several levels of
the response time
b c a
6 12 18
1 6 12
the table is
cache of the
when a miss
number of l2
from the main
in main memory
the figure shows
