

================================================================
== Vivado HLS Report for 'conv2d_3x3_1chan_rev'
================================================================
* Date:           Tue Dec  3 11:06:21 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       just_dataflow
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43905|  43905|  43905|  43905|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L1      |  43904|  43904|        56|          -|          -|   784|    no    |
        | + L2     |     54|     54|         6|          -|          -|     9|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     428|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     100|
|Register         |        -|      -|     342|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     342|     528|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |CNN_mul_mul_18s_1cud_U16  |CNN_mul_mul_18s_1cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_200_p2          |     +    |      0|  0|  17|          10|           1|
    |j_fu_216_p2          |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_233_p2   |     +    |      0|  0|  20|          13|          10|
    |p_Val2_17_fu_286_p2  |     +    |      0|  0|  44|          37|          37|
    |p_Val2_20_fu_310_p2  |     +    |      0|  0|  63|          56|          56|
    |tmp_79_fu_365_p2     |     +    |      0|  0|  11|          11|          11|
    |tmp_s_fu_239_p2      |     +    |      0|  0|  20|          13|          13|
    |x_fu_388_p2          |     +    |      0|  0|  39|           1|          32|
    |y_fu_376_p2          |     +    |      0|  0|  39|           1|          32|
    |tmp_78_fu_359_p2     |     -    |      0|  0|  11|          11|          11|
    |tmp_74_i_fu_210_p2   |   icmp   |      0|  0|   9|           4|           4|
    |tmp_75_i_fu_222_p2   |   icmp   |      0|  0|   9|           4|           1|
    |tmp_81_i_fu_249_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_89_i_fu_382_p2   |   icmp   |      0|  0|  18|          32|           5|
    |tmp_i_fu_194_p2      |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    |p_i_fu_402_p3        |  select  |      0|  0|  32|           1|           1|
    |p_x_1_i_fu_394_p3    |  select  |      0|  0|  32|           1|          32|
    |tmp_77_fu_264_p3     |  select  |      0|  0|  25|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 428|         215|         263|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  37|          9|    1|          9|
    |ap_done          |   9|          2|    1|          2|
    |bias_V_blk_n     |   9|          2|    1|          2|
    |i_i_reg_147      |   9|          2|   10|         20|
    |j_i_reg_158      |   9|          2|    4|          8|
    |phi_mul_reg_169  |   9|          2|   13|         26|
    |x_i_fu_94        |   9|          2|   32|         64|
    |y_i_fu_90        |   9|          2|   32|         64|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 100|         23|   94|        195|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_V_reg_525            |  25|   0|   25|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |i_i_reg_147              |  10|   0|   10|          0|
    |i_reg_458                |  10|   0|   10|          0|
    |in_image_V_load_reg_505  |  18|   0|   18|          0|
    |j_i_reg_158              |   4|   0|    4|          0|
    |j_reg_471                |   4|   0|    4|          0|
    |kernel_V_load_reg_500    |  18|   0|   18|          0|
    |next_mul_reg_481         |  13|   0|   13|          0|
    |p_Val2_16_fu_98          |  25|   0|   25|          0|
    |p_Val2_s_reg_520         |  36|   0|   36|          0|
    |phi_mul_reg_169          |  13|   0|   13|          0|
    |tmp_75_i_reg_476         |   1|   0|    1|          0|
    |tmp_81_i_reg_496         |   1|   0|    1|          0|
    |tmp_86_cast_i_reg_450    |  56|   0|   56|          0|
    |tmp_88_i_reg_530         |  25|   0|   25|          0|
    |tmp_i_cast_reg_463       |  10|   0|   13|          3|
    |x_i_fu_94                |  32|   0|   32|          0|
    |y_i_fu_90                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 342|   0|  345|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_start              |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_done               | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_idle               | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|ap_ready              | out |    1| ap_ctrl_hs | conv2d_3x3_1chan_rev | return value |
|in_image_V_address0   | out |   13|  ap_memory |      in_image_V      |     array    |
|in_image_V_ce0        | out |    1|  ap_memory |      in_image_V      |     array    |
|in_image_V_q0         |  in |   18|  ap_memory |      in_image_V      |     array    |
|kernel_V_address0     | out |    4|  ap_memory |       kernel_V       |     array    |
|kernel_V_ce0          | out |    1|  ap_memory |       kernel_V       |     array    |
|kernel_V_q0           |  in |   18|  ap_memory |       kernel_V       |     array    |
|bias_V_dout           |  in |   48|   ap_fifo  |        bias_V        |    pointer   |
|bias_V_empty_n        |  in |    1|   ap_fifo  |        bias_V        |    pointer   |
|bias_V_read           | out |    1|   ap_fifo  |        bias_V        |    pointer   |
|out_image_V_address0  | out |   10|  ap_memory |      out_image_V     |     array    |
|out_image_V_ce0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_we0       | out |    1|  ap_memory |      out_image_V     |     array    |
|out_image_V_d0        | out |   25|  ap_memory |      out_image_V     |     array    |
+----------------------+-----+-----+------------+----------------------+--------------+

