T_1 F_1 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_2 ) ;\r\nif ( V_3 ) {\r\nF_3 ( V_4 ) ;\r\n}\r\nV_1 = F_4 ( V_5 ,\r\nV_6 ,\r\nNULL ) ;\r\nV_7 = FALSE ;\r\nif ( V_1 == V_8 ) {\r\nF_5 ( ( V_9 ,\r\nL_1 ) ) ;\r\nF_3 ( V_4 ) ;\r\n}\r\nV_1 = F_6 ( & V_10 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_3 ( V_1 ) ;\r\n}\r\nV_11 = FALSE ;\r\nV_7 = TRUE ;\r\nF_3 ( V_1 ) ;\r\n}\r\nT_1 F_8 ( void )\r\n{\r\nT_1 V_1 ;\r\nF_2 ( V_12 ) ;\r\nV_7 = FALSE ;\r\nV_1 = F_9 ( V_5 ,\r\nV_6 ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nstatic T_2 V_6 ( void * V_13 )\r\n{\r\nT_1 V_1 ;\r\nT_3 V_14 ;\r\nV_14 = F_10 ( V_10 ) ;\r\nif ( ! V_11 ) {\r\ngoto V_15;\r\n}\r\nV_1 = F_11 ( V_16 , 1 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_5 ( ( V_9 , L_2 ) ) ;\r\n}\r\nV_11 = FALSE ;\r\nV_15:\r\nF_12 ( V_10 , V_14 ) ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_13 ( T_4 V_18 )\r\n{\r\nT_3 V_14 ;\r\nT_1 V_1 ;\r\nT_5 V_19 = FALSE ;\r\nF_2 ( V_20 ) ;\r\nV_1 =\r\nF_14 ( V_21 -> V_22 .\r\nV_23 , V_18 ) ;\r\nif ( F_7 ( V_1 ) ) {\r\nF_3 ( V_1 ) ;\r\n}\r\nV_24 ++ ;\r\nif ( V_24 == 0 ) {\r\nV_24 = 1 ;\r\n}\r\nif ( ! V_7 ) {\r\nV_25 = TRUE ;\r\nF_3 ( V_4 ) ;\r\n}\r\nV_14 = F_10 ( V_10 ) ;\r\ndo {\r\nF_15 ( V_26 , V_19 ) ;\r\nif ( V_19 ) {\r\nV_25 = TRUE ;\r\nF_16 ( ( V_27 ,\r\nL_3 ) ) ;\r\nbreak;\r\n}\r\nV_11 = TRUE ;\r\nF_12 ( V_10 , V_14 ) ;\r\nF_16 ( ( V_27 ,\r\nL_4 ) ) ;\r\nV_1 =\r\nF_17\r\n( V_16 , V_28 ) ;\r\nV_14 = F_10 ( V_10 ) ;\r\n} while ( F_18 ( V_1 ) );\r\nV_11 = FALSE ;\r\nF_12 ( V_10 , V_14 ) ;\r\nF_3 ( V_1 ) ;\r\n}\r\nT_1 F_19 ( void )\r\n{\r\nT_5 V_29 = FALSE ;\r\nT_1 V_1 = V_4 ;\r\nF_2 ( V_30 ) ;\r\nif ( ! V_25 ) {\r\nF_20 ( ( V_9 ,\r\nL_5 ) ) ;\r\nF_3 ( V_31 ) ;\r\n}\r\nif ( V_7 ) {\r\nF_21 ( V_26 , V_29 ) ;\r\nif ( V_29 ) {\r\nV_1 =\r\nF_22\r\n( V_32 ,\r\nV_33 ) ;\r\n}\r\nF_16 ( ( V_27 ,\r\nL_6 ) ) ;\r\n}\r\nV_25 = FALSE ;\r\nF_23 ( V_21 -> V_22 . V_23 ) ;\r\nF_3 ( V_1 ) ;\r\n}
