# bi-tribble
Experimental implementation of multi-clock synchronous digital logic
Design consists of sequential datapath. The design blocks are as follows.

![Concept](bi-tribble_concept.drawio.png)

### Attemp-1

