-- VHDL Entity Splitter_test.tester2.interface
--
-- Created:
--          by - maxime.cesalli.UNKNOWN (WE2330804)
--          at - 16:05:39 03.08.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY gates;
USE gates.gates.all;
LIBRARY Common;
USE Common.CommonLib.all;

ENTITY tester2 IS
    GENERIC( 
        uartBaudRate  : real;
        uartDataBitNb : positive
    );
    PORT( 
        RxD_synch : OUT    std_ulogic
    );

-- Declarations

END tester2 ;

