[11/26 18:57:09      0s] 
[11/26 18:57:09      0s] Cadence Innovus(TM) Implementation System.
[11/26 18:57:09      0s] Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 18:57:09      0s] 
[11/26 18:57:09      0s] Version:	v22.12-s080_1, built Mon Apr 24 15:05:09 PDT 2023
[11/26 18:57:09      0s] Options:	-init /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl -nowin -log ./innovus/innovus.log -cmd ./innovus/innovus.cmd -overwrite -execute set_db source_verbose false -stylus -x 0001A72991... 
[11/26 18:57:09      0s] Date:		Sun Nov 26 18:57:09 2023
[11/26 18:57:09      0s] Host:		bwrcix-2.eecs.berkeley.edu (x86_64 w/Linux 3.10.0-1160.90.1.el7.x86_64) (32cores*128cpus*Intel(R) Xeon(R) Gold 6338 CPU @ 2.00GHz 49152KB)
[11/26 18:57:09      0s] OS:		Red Hat Enterprise Linux Server 7.9 (Maipo)
[11/26 18:57:09      0s] 
[11/26 18:57:09      0s] License:
[11/26 18:57:09      0s] 		[18:57:09.046578] Configured Lic search path (21.01-s002): 5280@bwrcflex-1.eecs.berkeley.edu:5280@bwrcflex-2.eecs.berkeley.edu
[11/26 18:57:09      0s] 
[11/26 18:57:09      0s] 		Running innovus (-x) with FE_GPS capability.
[11/26 18:57:09      0s] 		Extra license Encounter_NG100
[11/26 18:57:09      0s] 		Extra license Genus_Synthesis
[11/26 18:57:09      0s] 		Extra license Genus_Physical_Opt
[11/26 18:57:09      0s] 		Extra license Innovus_3nm_Opt
[11/26 18:57:09      0s] 		2 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[11/26 18:57:20     10s] 
[11/26 18:57:20     10s] 
[11/26 18:57:28     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v22.12-s080_1 (64bit) 04/24/2023 15:05 (Linux 3.10.0-693.el7.x86_64)
[11/26 18:57:31     19s] @(#)CDS: NanoRoute 22.12-s080_1 NR230417-0429/22_12-UB (database version 18.20.608) {superthreading v2.20}
[11/26 18:57:31     19s] @(#)CDS: AAE 22.12-s030 (64bit) 04/24/2023 (Linux 3.10.0-693.el7.x86_64)
[11/26 18:57:31     19s] @(#)CDS: CTE 22.12-s023_1 () Apr 21 2023 10:35:13 ( )
[11/26 18:57:31     19s] @(#)CDS: SYNTECH 22.12-s011_1 () Apr 21 2023 10:00:03 ( )
[11/26 18:57:31     19s] @(#)CDS: CPE v22.12-s075
[11/26 18:57:31     19s] @(#)CDS: IQuantus/TQuantus 21.2.2-s138 (64bit) Fri Mar 24 13:17:38 PDT 2023 (Linux 3.10.0-693.el7.x86_64)
[11/26 18:57:31     19s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[11/26 18:57:31     19s] @(#)CDS: SGN 22.20-d001 (02-Jan-2023) (64 bit executable, TkQt5.9.1)
[11/26 18:57:31     19s] @(#)CDS: RCDB 11.15.0
[11/26 18:57:31     19s] @(#)CDS: STYLUS 22.11-s005_1 (02/15/2023 06:18 PST)
[11/26 18:57:31     19s] @(#)CDS: IntegrityPlanner-22.12-10826 (22.12) (2023-03-31 16:06:31+0800)
[11/26 18:57:31     19s] Create and set the environment variable TMPDIR to /tmp/genus_temp_98839_bwrcix-2.eecs.berkeley.edu_cade.richard_1t6wk1/innovus_temp_102853_bwrcix-2.eecs.berkeley.edu_cade.richard_TATIiN.

[11/26 18:57:31     19s] Create and set the environment variable TMPDIR to /tmp/genus_temp_98839_bwrcix-2.eecs.berkeley.edu_cade.richard_1t6wk1/innovus_temp_102853_bwrcix-2.eecs.berkeley.edu_cade.richard_TATIiN.
[11/26 18:57:31     19s] 
[11/26 18:57:31     19s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[11/26 18:57:32     20s] 
[11/26 18:57:32     20s] **INFO:  MMMC transition support version v31-84 
[11/26 18:57:32     20s] 
[11/26 18:57:32     20s] #@ Processing -execute option
[11/26 18:57:32     20s] @innovus 1> set_db source_verbose false
[11/26 18:57:32     20s] #@ Processing -files option
[11/26 18:57:32     20s] @innovus 2> source /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/genus2invs.top.tcl
[11/26 18:57:32     20s] Checking Innovus major version against Genus expectations ...
[11/26 18:57:32     20s] setMultiCpuUsage cannot exceed 1 under Genus license.
[11/26 18:57:32     20s] %# Design Import Start (11/26 18:57:32, mem=1222.45M)
[11/26 18:57:32     20s] (stylus_db): ::init_mmmc_version set to version 2 from SQL db.
[11/26 18:57:32     20s] #% Begin Load Common DB (date=11/26 18:57:32, mem=1090.0M)
[11/26 18:57:32     20s] (stylus_db): Begin loading Common DB 'genus2invs_db' (Created by Genus(TM) Synthesis Solution 22.12-s082_1) ...
[11/26 18:57:32     20s] (stylus_db): Initialized SQLite db version 0.2 ..
[11/26 18:57:32     20s] (stylus_db): Load Flow-Kit settings ...
[11/26 18:57:32     20s] % Begin Load Flow-Kit settings (date=11/26 18:57:32, mem=1090.1M)
[11/26 18:57:32     20s] % End Load Flow-Kit settings (date=11/26 18:57:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1090.1M, current mem=1090.1M)
[11/26 18:57:32     20s] % Begin Load MMMC data (date=11/26 18:57:32, mem=1090.1M)
[11/26 18:57:32     20s] (stylus_db): Reading MMMC file ...
[11/26 18:57:33     20s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:33     20s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:33     20s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:33     20s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_SS_nldm_201020' 
[11/26 18:57:33     20s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:33     20s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:33     20s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:33     21s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_SS_nldm_201020' 
[11/26 18:57:33     21s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:33     21s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:33     21s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:33     21s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_SS_nldm_201020' 
[11/26 18:57:33     21s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz' ...
[11/26 18:57:33     21s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:33     21s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:33     21s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_SS_nldm_201020' 
[11/26 18:57:33     21s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:34     22s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_SS_nldm_201020' 
[11/26 18:57:34     22s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:35     23s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_SS_nldm_201020' 
[11/26 18:57:35     23s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:36     24s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_SS_nldm_201020' 
[11/26 18:57:36     24s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_SS_nldm_201020.lib.gz' ...
[11/26 18:57:37     25s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_SS_nldm_201020' 
[11/26 18:57:37     25s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:38     26s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_SS_nldm_201020' 
[11/26 18:57:38     26s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:39     26s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_SS_nldm_201020' 
[11/26 18:57:39     26s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:39     27s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_SS_nldm_201020' 
[11/26 18:57:39     27s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_SS_nldm_201020.lib.gz' ...
[11/26 18:57:40     28s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_SS_nldm_201020' 
[11/26 18:57:40     28s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:40     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:40     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_SS_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:40     28s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_SS_nldm_201020' 
[11/26 18:57:40     28s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:40     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:40     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_SS_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:40     28s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_SS_nldm_201020' 
[11/26 18:57:40     28s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:41     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_SS_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:41     28s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_SS_nldm_201020' 
[11/26 18:57:41     28s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:41     28s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_SS_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:41     29s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_SS_nldm_201020' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_SS_nldm_201020' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_SS_nldm_201020' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_SS_nldm_201020' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020.lib.gz' ...
[11/26 18:57:41     29s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_SS_nldm_201020' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x16_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x17_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P63V_100C.lib, Line 1)
[11/26 18:57:41     29s] Message <TECHLIB-9108> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x32_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x37_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x38_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x44_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x64_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW1024x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW2048x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x14_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x22_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x40_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x46_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x48_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x64_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW128x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x128_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x32_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x46_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x48_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x64_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW32x50_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW4096x16_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW4096x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW512x128_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW512x32_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW512x64_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW512x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x128_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x20_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x21_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x22_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x32_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x34_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM1RW64x8_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM2RW128x16_PVT_0P63V_100C' 
[11/26 18:57:41     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:41     29s] Read 1 cells in library 'SRAM2RW128x32_PVT_0P63V_100C' 
[11/26 18:57:42     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     29s] Read 1 cells in library 'SRAM2RW128x4_PVT_0P63V_100C' 
[11/26 18:57:42     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     29s] Read 1 cells in library 'SRAM2RW128x8_PVT_0P63V_100C' 
[11/26 18:57:42     29s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW16x16_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW16x32_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW16x4_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x16_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x22_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x32_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x33_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x39_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x4_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW32x8_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW64x16_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW64x24_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW64x32_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW64x4_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P63V_100C.setup_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P63V_100C.lib' ...
[11/26 18:57:42     30s] Read 1 cells in library 'SRAM2RW64x8_PVT_0P63V_100C' 
[11/26 18:57:42     30s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 11387)
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020.lib.gz, Line 14287)
[11/26 18:57:42     30s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_RVT_FF_nldm_201020' 
[11/26 18:57:42     30s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:42     30s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_LVT_FF_nldm_201020' 
[11/26 18:57:42     30s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:42     30s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SLVT_FF_nldm_201020' 
[11/26 18:57:42     30s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz' ...
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 11365)
[11/26 18:57:42     30s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020.lib.gz, Line 14263)
[11/26 18:57:42     30s] Read 56 cells in library 'asap7sc7p5t_SIMPLE_SRAM_FF_nldm_201020' 
[11/26 18:57:42     30s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_RVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:43     31s] Read 42 cells in library 'asap7sc7p5t_AO_RVT_FF_nldm_201020' 
[11/26 18:57:43     31s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_LVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:44     32s] Read 42 cells in library 'asap7sc7p5t_AO_LVT_FF_nldm_201020' 
[11/26 18:57:44     32s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SLVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:45     33s] Read 42 cells in library 'asap7sc7p5t_AO_SLVT_FF_nldm_201020' 
[11/26 18:57:45     33s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_AO_SRAM_FF_nldm_201020.lib.gz' ...
[11/26 18:57:46     34s] Read 42 cells in library 'asap7sc7p5t_AO_SRAM_FF_nldm_201020' 
[11/26 18:57:46     34s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_RVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:47     35s] Read 34 cells in library 'asap7sc7p5t_OA_RVT_FF_nldm_201020' 
[11/26 18:57:47     35s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_LVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:48     36s] Read 34 cells in library 'asap7sc7p5t_OA_LVT_FF_nldm_201020' 
[11/26 18:57:48     36s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SLVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:49     37s] Read 34 cells in library 'asap7sc7p5t_OA_SLVT_FF_nldm_201020' 
[11/26 18:57:49     37s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_OA_SRAM_FF_nldm_201020.lib.gz' ...
[11/26 18:57:49     38s] Read 34 cells in library 'asap7sc7p5t_OA_SRAM_FF_nldm_201020' 
[11/26 18:57:49     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_RVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:49     38s] Read 33 cells in library 'asap7sc7p5t_SEQ_RVT_FF_nldm_201020' 
[11/26 18:57:49     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:49     38s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:49     38s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_LVT_FF_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:50     38s] Read 33 cells in library 'asap7sc7p5t_SEQ_LVT_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2057)
[11/26 18:57:50     38s] **ERROR: (TECHLIB-1171):	The attribute 'values' of group 'fall_constraint' has one or more values which are greater than 100sec. This may lead to unexpected analysis results. (File /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SLVT_FF_nldm_201020.lib.gz, Line 2074)
[11/26 18:57:50     38s] Read 33 cells in library 'asap7sc7p5t_SEQ_SLVT_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/tech-asap7-cache/LIB/NLDM/asap7sc7p5t_SEQ_SRAM_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] Read 33 cells in library 'asap7sc7p5t_SEQ_SRAM_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_RVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] Read 37 cells in library 'asap7sc7p5t_INVBUF_RVT_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_LVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] Read 37 cells in library 'asap7sc7p5t_INVBUF_LVT_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SLVT_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/B/asap7/asap7sc7p5t_27/LIB/NLDM/asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020.lib.gz' ...
[11/26 18:57:50     38s] Read 37 cells in library 'asap7sc7p5t_INVBUF_SRAM_FF_nldm_201020' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x16_lib/SRAM1RW1024x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x16_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x17_lib/SRAM1RW1024x17_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x17_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x32_lib/SRAM1RW1024x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x32_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x37_lib/SRAM1RW1024x37_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x37_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x38_lib/SRAM1RW1024x38_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x38_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x44_lib/SRAM1RW1024x44_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x44_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x64_lib/SRAM1RW1024x64_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x64_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW1024x8_lib/SRAM1RW1024x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW1024x8_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW2048x8_lib/SRAM1RW2048x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW2048x8_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x12_lib/SRAM1RW128x12_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x12_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x14_lib/SRAM1RW128x14_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x14_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x22_lib/SRAM1RW128x22_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x22_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x40_lib/SRAM1RW128x40_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x40_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x46_lib/SRAM1RW128x46_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x46_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x48_lib/SRAM1RW128x48_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x48_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x64_lib/SRAM1RW128x64_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x64_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW128x8_lib/SRAM1RW128x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW128x8_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x128_lib/SRAM1RW256x128_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x128_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x32_lib/SRAM1RW256x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x32_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x46_lib/SRAM1RW256x46_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x46_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x48_lib/SRAM1RW256x48_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x48_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x64_lib/SRAM1RW256x64_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x64_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW256x8_lib/SRAM1RW256x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW256x8_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW32x50_lib/SRAM1RW32x50_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW32x50_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x16_lib/SRAM1RW4096x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW4096x16_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW4096x8_lib/SRAM1RW4096x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     38s] Read 1 cells in library 'SRAM1RW4096x8_PVT_0P77V_0C' 
[11/26 18:57:50     38s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x128_lib/SRAM1RW512x128_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW512x128_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x32_lib/SRAM1RW512x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW512x32_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x64_lib/SRAM1RW512x64_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW512x64_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW512x8_lib/SRAM1RW512x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW512x8_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x128_lib/SRAM1RW64x128_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x128_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x20_lib/SRAM1RW64x20_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x20_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x21_lib/SRAM1RW64x21_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x21_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x22_lib/SRAM1RW64x22_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x22_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x32_lib/SRAM1RW64x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x32_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x34_lib/SRAM1RW64x34_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x34_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM1RW64x8_lib/SRAM1RW64x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM1RW64x8_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x16_lib/SRAM2RW128x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM2RW128x16_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x32_lib/SRAM2RW128x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM2RW128x32_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x4_lib/SRAM2RW128x4_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM2RW128x4_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW128x8_lib/SRAM2RW128x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM2RW128x8_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x16_lib/SRAM2RW16x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:50     39s] Read 1 cells in library 'SRAM2RW16x16_PVT_0P77V_0C' 
[11/26 18:57:50     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW16x32_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x4_lib/SRAM2RW16x4_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW16x4_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x8_lib/SRAM2RW16x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW16x8_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x16_lib/SRAM2RW32x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x16_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x22_lib/SRAM2RW32x22_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x22_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x32_lib/SRAM2RW32x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x32_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x33_lib/SRAM2RW32x33_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x33_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x39_lib/SRAM2RW32x39_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x39_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x4_lib/SRAM2RW32x4_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x4_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW32x8_lib/SRAM2RW32x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW32x8_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x16_lib/SRAM2RW64x16_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW64x16_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x24_lib/SRAM2RW64x24_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW64x24_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x32_lib/SRAM2RW64x32_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW64x32_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x4_lib/SRAM2RW64x4_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW64x4_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Reading PVT_0P77V_0C.hold_set timing library '/bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lib/SRAM2RW64x8_lib/SRAM2RW64x8_PVT_0P77V_0C.lib' ...
[11/26 18:57:51     39s] Read 1 cells in library 'SRAM2RW64x8_PVT_0P77V_0C' 
[11/26 18:57:51     39s] Ending "PreSetAnalysisView" (total cpu=0:00:18.9, real=0:00:18.0, peak res=1407.1M, current mem=1111.6M)
[11/26 18:57:51     39s] % End Load MMMC data (date=11/26 18:57:51, total cpu=0:00:19.0, real=0:00:19.0, peak res=1407.1M, current mem=1111.6M)
[11/26 18:57:51     39s] % Begin Load LEF files (date=11/26 18:57:51, mem=1111.6M)
[11/26 18:57:51     39s] (stylus_db): Load LEF files ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/techlef_misc/asap7_tech_4x_201209.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_R_4x_201211.lef ...
[11/26 18:57:51     39s] Set DBUPerIGU to M1 pitch 576.
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_L_4x_201211.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SL_4x_201211.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/B/asap7/asap7sc7p5t_27/LEF/scaled/asap7sc7p5t_27_SRAM_4x_201211.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x17_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x37_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x38_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x44_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x64_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW1024x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW2048x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x12_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x14_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x22_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x40_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x46_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x48_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x64_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW128x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x128_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x46_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x48_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x64_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW256x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW32x50_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW4096x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x128_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x64_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW512x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x128_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x20_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x21_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x22_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x34_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM1RW64x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x4_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW128x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x4_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x22_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x33_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x39_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x4_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW32x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x16_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x24_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x32_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x4_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] Loading LEF file /bwrcq/scratch/caderichard/hammer/hammer/technology/asap7/sram_compiler/memories/lef/SRAM2RW64x8_x4.lef ...
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] ##  Check design process and node:  
[11/26 18:57:51     39s] ##  Both design process and tech node are not set.
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] % End Load LEF files (date=11/26 18:57:51, total cpu=0:00:00.2, real=0:00:00.0, peak res=1121.9M, current mem=1121.9M)
[11/26 18:57:51     39s] (stylus_db): Load Verilog Netlist ...
[11/26 18:57:51     39s] % Begin Load netlist data ... (date=11/26 18:57:51, mem=1122.0M)
[11/26 18:57:51     39s] *** Begin netlist parsing (mem=1260.9M) ***
[11/26 18:57:51     39s] Created 865 new cells from 154 timing libraries.
[11/26 18:57:51     39s] Reading netlist ...
[11/26 18:57:51     39s] Backslashed names will retain backslash and a trailing blank character.
[11/26 18:57:51     39s] Reading verilog netlist './innovus/genus2invs_db/cmn/riscv_top.v.gz'
[11/26 18:57:51     39s] 
[11/26 18:57:51     39s] *** Memory Usage v#1 (Current mem = 1261.945M, initial mem = 612.109M) ***
[11/26 18:57:51     39s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1261.9M) ***
[11/26 18:57:51     39s] % End Load netlist data ... (date=11/26 18:57:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1152.1M, current mem=1152.1M)
[11/26 18:57:51     39s] Top level cell is riscv_top.
[11/26 18:57:52     40s] Hooked 1730 DB cells to tlib cells.
[11/26 18:57:52     40s] Ending "BindLib:" (total cpu=0:00:00.5, real=0:00:01.0, peak res=1421.2M, current mem=1421.2M)
[11/26 18:57:52     40s] Starting recursive module instantiation check.
[11/26 18:57:52     40s] No recursion found.
[11/26 18:57:52     40s] Building hierarchical netlist for Cell riscv_top ...
[11/26 18:57:52     40s] ***** UseNewTieNetMode *****.
[11/26 18:57:52     40s] *** Netlist is unique.
[11/26 18:57:52     40s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[11/26 18:57:52     40s] Set DBUPerIGU to techSite asap7sc7p5t width 864.
[11/26 18:57:52     40s] ** info: there are 1781 modules.
[11/26 18:57:52     40s] ** info: there are 225 stdCell insts.
[11/26 18:57:52     40s] ** info: there are 18 macros.
[11/26 18:57:52     40s] 
[11/26 18:57:52     40s] *** Memory Usage v#1 (Current mem = 1418.418M, initial mem = 612.109M) ***
[11/26 18:57:52     40s] (stylus_db): Init Design
[11/26 18:57:52     40s] The core width changes from 350.000000 to 350.064000 when snapping to grid "PlacementGrid".
[11/26 18:57:52     40s] The core height changes from 400.000000 to 400.032000 when snapping to grid "PlacementGrid".
[11/26 18:57:52     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 350.064000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
[11/26 18:57:52     40s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 400.032000 due to track/row misalignment. To force the value, specify the -no_snap_to_grid option or use floorplan_set_snap_rule command to specify the die/core to different grid.
[11/26 18:57:52     40s] Start create_tracks
[11/26 18:57:53     40s] Extraction setup Delayed 
[11/26 18:57:53     40s] *Info: initialize multi-corner CTS.
[11/26 18:57:53     41s] Ending "SetAnalysisView" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1725.3M, current mem=1268.0M)
[11/26 18:57:53     41s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/26 18:57:53     41s] Summary for sequential cells identification: 
[11/26 18:57:53     41s]   Identified SBFF number: 68
[11/26 18:57:53     41s]   Identified MBFF number: 0
[11/26 18:57:53     41s]   Identified SB Latch number: 0
[11/26 18:57:53     41s]   Identified MB Latch number: 0
[11/26 18:57:53     41s]   Not identified SBFF number: 0
[11/26 18:57:53     41s]   Not identified MBFF number: 0
[11/26 18:57:53     41s]   Not identified SB Latch number: 0
[11/26 18:57:53     41s]   Not identified MB Latch number: 0
[11/26 18:57:53     41s]   Number of sequential cells which are not FFs: 64
[11/26 18:57:53     41s] Total number of combinational cells: 676
[11/26 18:57:53     41s] Total number of sequential cells: 132
[11/26 18:57:53     41s] Total number of tristate cells: 0
[11/26 18:57:53     41s] Total number of level shifter cells: 0
[11/26 18:57:53     41s] Total number of power gating cells: 0
[11/26 18:57:53     41s] Total number of isolation cells: 0
[11/26 18:57:53     41s] Total number of power switch cells: 0
[11/26 18:57:53     41s] Total number of pulse generator cells: 0
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/26 18:57:53     41s] Total number of always on buffers: 0
[11/26 18:57:53     41s] Total number of retention cells: 0
[11/26 18:57:53     41s] Total number of physical cells: 0
[11/26 18:57:53     41s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
[11/26 18:57:53     41s] Total number of usable buffers: 51
[11/26 18:57:53     41s] List of unusable buffers:
[11/26 18:57:53     41s] Total number of unusable buffers: 0
[11/26 18:57:53     41s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 18:57:53     41s] Total number of usable inverters: 84
[11/26 18:57:53     41s] List of unusable inverters:
[11/26 18:57:53     41s] Total number of unusable inverters: 0
[11/26 18:57:53     41s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/26 18:57:53     41s] Total number of identified usable delay cells: 13
[11/26 18:57:53     41s] List of identified unusable delay cells:
[11/26 18:57:53     41s] Total number of identified unusable delay cells: 0
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Deleting Cell Server End ...
[11/26 18:57:53     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1308.1M, current mem=1308.1M)
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/26 18:57:53     41s] Summary for sequential cells identification: 
[11/26 18:57:53     41s]   Identified SBFF number: 68
[11/26 18:57:53     41s]   Identified MBFF number: 0
[11/26 18:57:53     41s]   Identified SB Latch number: 0
[11/26 18:57:53     41s]   Identified MB Latch number: 0
[11/26 18:57:53     41s]   Not identified SBFF number: 0
[11/26 18:57:53     41s]   Not identified MBFF number: 0
[11/26 18:57:53     41s]   Not identified SB Latch number: 0
[11/26 18:57:53     41s]   Not identified MB Latch number: 0
[11/26 18:57:53     41s]   Number of sequential cells which are not FFs: 64
[11/26 18:57:53     41s] eee: Trim Metal Layers: { }
[11/26 18:57:53     41s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:57:53     41s]    : PowerDomain = none : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = 0
[11/26 18:57:53     41s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:57:53     41s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:57:53     41s]    : PowerDomain = none : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = 1
[11/26 18:57:53     41s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] TimeStamp Deleting Cell Server End ...
[11/26 18:57:53     41s] (stylus_db): Initialized design 'riscv_top'
[11/26 18:57:53     41s] (stylus_db): Load Metric file ...
[11/26 18:57:53     41s] % Begin Load Metric file (date=11/26 18:57:53, mem=1582.0M)
[11/26 18:57:53     41s] % End Load Metric file (date=11/26 18:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1582.8M, current mem=1582.8M)
[11/26 18:57:53     41s] (stylus_db): Setting Root attributes ...
[11/26 18:57:53     41s] (stylus_db): Set 21 attributes of Root 
[11/26 18:57:53     41s] % Begin Set DB preserves (date=11/26 18:57:53, mem=1583.9M)
[11/26 18:57:53     41s] (stylus_db): Setting preserves on design objects ...
[11/26 18:57:53     41s] (stylus_db): Set 253 preserves of design objects
[11/26 18:57:53     41s] % End Set DB preserves (date=11/26 18:57:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1584.0M, current mem=1584.0M)
[11/26 18:57:53     41s] % Begin Load Timing views and constraints (date=11/26 18:57:53, mem=1584.0M)
[11/26 18:57:53     41s] (stylus_db): Read MMMC timing views ...
[11/26 18:57:53     41s] Ending "Binding Checks" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1584.1M, current mem=1584.1M)
[11/26 18:57:53     41s] Reading timing constraints file './innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz' ...
[11/26 18:57:53     41s] Current (total cpu=0:00:41.9, real=0:00:44.0, peak res=1725.3M, current mem=1709.8M)
[11/26 18:57:53     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 9).
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz, Line 10).
[11/26 18:57:53     41s] 
[11/26 18:57:53     41s] riscv_top
[11/26 18:57:53     41s] INFO (CTE): Reading of timing constraints file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/modes/my_constraint_mode/my_constraint_mode.sdc.gz completed, with 2 WARNING
[11/26 18:57:54     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=1723.2M, current mem=1723.2M)
[11/26 18:57:54     41s] Current (total cpu=0:00:42.0, real=0:00:45.0, peak res=1725.3M, current mem=1723.2M)
[11/26 18:57:54     41s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[11/26 18:57:54     41s] % End Load Timing views and constraints (date=11/26 18:57:54, total cpu=0:00:00.4, real=0:00:01.0, peak res=1743.2M, current mem=1743.2M)
[11/26 18:57:54     41s] (stylus_db): Load Power Intent (CPF) ...
[11/26 18:57:54     42s] % Begin Load Power Intent (CPF) (date=11/26 18:57:54, mem=1743.2M)
[11/26 18:57:54     42s] Loading CPF file ./innovus/genus2invs_db/cmn/riscv_top.cpf ...
[11/26 18:57:54     42s] INFO: processed 12 CPF commands in 45 lines from file ./innovus/genus2invs_db/cmn/riscv_top.cpf, with 0 errors
[11/26 18:57:54     42s] Checking CPF file ...
[11/26 18:57:54     42s] INFO: The CPF has only one domain defined.
[11/26 18:57:54     42s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[11/26 18:57:54     42s] % End Load Power Intent (CPF) (date=11/26 18:57:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1743.9M, current mem=1743.0M)
[11/26 18:57:54     42s] (stylus_db): Commit Power Intent ...
[11/26 18:57:54     42s] % Begin Commit Power Intent (date=11/26 18:57:54, mem=1743.0M)
[11/26 18:57:54     42s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.31 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: make_secondary_pgconn: cpu=0:00:00.02 real=0:00:00.00
[11/26 18:57:54     42s] Total 0 new pin(s) connected to net 'VDD'
[11/26 18:57:54     42s] Total 0 new pin(s) connected to net 'VSS'
[11/26 18:57:54     42s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[11/26 18:57:54     42s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.03 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.01 real=0:00:00.00
[11/26 18:57:54     42s] Current (total cpu=0:00:42.7, real=0:00:45.0, peak res=1846.1M, current mem=1840.7M)
[11/26 18:57:54     42s] riscv_top
[11/26 18:57:54     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1851.9M, current mem=1851.2M)
[11/26 18:57:54     42s] Current (total cpu=0:00:42.8, real=0:00:45.0, peak res=1851.9M, current mem=1851.2M)
[11/26 18:57:54     42s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.35 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: build_shifter_table: cpu=0:00:00.01 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] CPF_RUNTIME: commit_pso -pgconn: cpu=0:00:00.00 real=0:00:00.00
[11/26 18:57:54     42s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:57:54     42s] 
[11/26 18:57:54     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/26 18:57:54     42s] Summary for sequential cells identification: 
[11/26 18:57:54     42s]   Identified SBFF number: 68
[11/26 18:57:54     42s]   Identified MBFF number: 0
[11/26 18:57:54     42s]   Identified SB Latch number: 0
[11/26 18:57:54     42s]   Identified MB Latch number: 0
[11/26 18:57:54     42s]   Not identified SBFF number: 0
[11/26 18:57:54     42s]   Not identified MBFF number: 0
[11/26 18:57:54     42s]   Not identified SB Latch number: 0
[11/26 18:57:54     42s]   Not identified MB Latch number: 0
[11/26 18:57:54     42s]   Number of sequential cells which are not FFs: 64
[11/26 18:57:54     42s] Total number of combinational cells: 676
[11/26 18:57:54     42s] Total number of sequential cells: 132
[11/26 18:57:54     42s] Total number of tristate cells: 0
[11/26 18:57:54     42s] Total number of level shifter cells: 0
[11/26 18:57:54     42s] Total number of power gating cells: 0
[11/26 18:57:54     42s] Total number of isolation cells: 0
[11/26 18:57:54     42s] Total number of power switch cells: 0
[11/26 18:57:54     42s] Total number of pulse generator cells: 0
[11/26 18:57:54     42s] Total number of always on buffers: 0
[11/26 18:57:54     42s] Total number of retention cells: 0
[11/26 18:57:54     42s] Total number of physical cells: 0
[11/26 18:57:54     42s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R[11/26 18:57:54     42s] 
[11/26 18:57:54     42s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R
[11/26 18:57:54     42s] Total number of usable buffers: 51
[11/26 18:57:54     42s] List of unusable buffers:
[11/26 18:57:54     42s] Total number of unusable buffers: 0
[11/26 18:57:54     42s] List of usable inverters: CKINVDCx10_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_L CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx16_ASAP7_75t_L CKINVDCx20_ASAP7_75t_L CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_L INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_R CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_R INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/26 18:57:54     42s] Total number of usable inverters: 84
[11/26 18:57:54     42s] List of unusable inverters:
[11/26 18:57:54     42s] Total number of unusable inverters: 0
[11/26 18:57:54     42s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/26 18:57:54     42s] Total number of identified usable delay cells: 13
[11/26 18:57:54     42s] List of identified unusable delay cells:
[11/26 18:57:54     42s] Total number of identified unusable delay cells: 0
[11/26 18:57:55     42s] 
[11/26 18:57:55     42s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:57:55     42s] 
[11/26 18:57:55     42s] TimeStamp Deleting Cell Server End ...
[11/26 18:57:55     42s] No isolation cell in libraries.
[11/26 18:57:55     42s] No level shifter cell in libraries.
[11/26 18:57:55     42s] % End Commit Power Intent (date=11/26 18:57:55, total cpu=0:00:00.8, real=0:00:01.0, peak res=1852.6M, current mem=1851.6M)
[11/26 18:57:55     42s] *** Checked 4 GNC rules.
[11/26 18:57:55     42s] *** Applying global-net connections...
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to tied low net mem/d_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to tied low net mem/i_stall_n.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/dcache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/dcache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to tied low net mem/dcache/dirty_bits[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to tied low net mem/icache/memory_rw_ctr[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to tied low net mem/icache/memory_rw_ctr[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:57:55     42s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[11/26 18:57:55     42s] (stylus_db): Load DEF file ...
[11/26 18:57:55     42s] % Begin Load DEF (date=11/26 18:57:55, mem=1851.6M)
[11/26 18:57:55     42s] Reading DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz', current time is Sun Nov 26 18:57:55 2023 ...
[11/26 18:57:55     42s] --- DIVIDERCHAR '/'
[11/26 18:57:55     42s] --- UnitsPerDBU = 1.0000
[11/26 18:57:55     42s] Start create_tracks
[11/26 18:57:55     42s] --- DIEAREA (0 0) (2800000 3200000)
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 412: OffMGrid: Component location (1075500, 908228) of inst cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 414: OffMGrid: Component location (1039379, 945978) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[0\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 416: OffMGrid: Component location (1056314, 680807) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[1\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 418: OffMGrid: Component location (1012203, 893835) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[2\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 420: OffMGrid: Component location (1030419, 913103) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[3\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 422: OffMGrid: Component location (665694, 615267) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[4\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 424: OffMGrid: Component location (818119, 894491) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[5\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 426: OffMGrid: Component location (1035244, 655668) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[6\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 428: OffMGrid: Component location (693041, 1195431) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[7\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 430: OffMGrid: Component location (834238, 1117414) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[8\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 432: OffMGrid: Component location (697180, 882879) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[9\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 434: OffMGrid: Component location (652570, 680190) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[10\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 436: OffMGrid: Component location (824243, 862663) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[11\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 438: OffMGrid: Component location (615569, 1007782) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[12\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 440: OffMGrid: Component location (993506, 873561) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[13\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 442: OffMGrid: Component location (912091, 672559) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[14\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 444: OffMGrid: Component location (920147, 862110) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[15\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 446: OffMGrid: Component location (785650, 674133) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[16\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 448: OffMGrid: Component location (911265, 893933) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[17\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **ERROR: (IMPDF-28):	Line 450: OffMGrid: Component location (785976, 645884) of inst cpu/DATA_DX/DATA_REGFILE/data_out_B_reg\[18\] is not on Manufacturing Grid.
[11/26 18:57:55     42s] **WARN: (EMS-27):	Message (IMPDF-28) has exceeded the current message display limit of 20.
[11/26 18:57:55     42s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'clk' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'reset' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_req_data_ready' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_valid' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_tag\[4\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_tag\[3\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_tag\[2\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_tag\[1\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_tag\[0\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[127\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[126\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[125\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[124\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[123\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[122\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[121\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[120\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[119\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[118\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (IMPDF-249):	Pin 'mem_resp_data\[117\]' missing '+ LAYER' attribute, converted to UNPLACED.
[11/26 18:57:55     42s] **WARN: (EMS-27):	Message (IMPDF-249) has exceeded the current message display limit of 20.
[11/26 18:57:55     42s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_rw' specified in Pin 'mem_req_rw' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[27\]' specified in Pin 'mem_req_addr\[27\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[26\]' specified in Pin 'mem_req_addr\[26\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[25\]' specified in Pin 'mem_req_addr\[25\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[24\]' specified in Pin 'mem_req_addr\[24\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[23\]' specified in Pin 'mem_req_addr\[23\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[22\]' specified in Pin 'mem_req_addr\[22\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[21\]' specified in Pin 'mem_req_addr\[21\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[20\]' specified in Pin 'mem_req_addr\[20\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[19\]' specified in Pin 'mem_req_addr\[19\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[18\]' specified in Pin 'mem_req_addr\[18\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[17\]' specified in Pin 'mem_req_addr\[17\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[16\]' specified in Pin 'mem_req_addr\[16\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[15\]' specified in Pin 'mem_req_addr\[15\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[14\]' specified in Pin 'mem_req_addr\[14\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[13\]' specified in Pin 'mem_req_addr\[13\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[12\]' specified in Pin 'mem_req_addr\[12\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[11\]' specified in Pin 'mem_req_addr\[11\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[10\]' specified in Pin 'mem_req_addr\[10\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (IMPDF-247):	Net 'mem_req_addr\[8\]' specified in Pin 'mem_req_addr\[8\]' is inconsistent with netlist.
[11/26 18:57:55     42s] **WARN: (EMS-27):	Message (IMPDF-247) has exceeded the current message display limit of 20.
[11/26 18:57:55     42s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:57:55     42s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[11/26 18:57:55     42s] DEF file './innovus/genus2invs_db/cmn/riscv_top.def.gz' is parsed, current time is Sun Nov 26 18:57:55 2023.
[11/26 18:57:55     42s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[11/26 18:57:55     42s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[11/26 18:57:55     42s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 2081 out of 2081 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[11/26 18:57:55     42s] Type 'man IMPTR-2108' for more detail.
[11/26 18:57:55     42s]  As a result, your trialRoute congestion could be incorrect.
[11/26 18:57:55     42s] Extracting standard cell pins and blockage ...... 
[11/26 18:57:55     42s] Pin and blockage extraction finished
[11/26 18:57:55     42s] Updating the floorplan ...
[11/26 18:57:55     42s] % End Load DEF (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.1M, current mem=1854.1M)
[11/26 18:57:55     43s] % Begin Set route_types (date=11/26 18:57:55, mem=1854.1M)
[11/26 18:57:55     43s] (stylus_db): Setting route_types  ...
[11/26 18:57:55     43s] % End Set route_types (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.2M, current mem=1854.2M)
[11/26 18:57:55     43s] % Begin Set power_domain attributes (date=11/26 18:57:55, mem=1854.2M)
[11/26 18:57:55     43s] (stylus_db): Setting power_domain attributes ...
[11/26 18:57:55     43s] % End Set power_domain attributes (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.2M, current mem=1854.2M)
[11/26 18:57:55     43s] (stylus_db): Load additional timing constraints ...
[11/26 18:57:55     43s] % Begin Load Additional Timing constraints (date=11/26 18:57:55, mem=1854.2M)
[11/26 18:57:55     43s] Loading path adjust file ./innovus/genus2invs_db/cmn/riscv_top.mmmc/pathadjust.sdc.gz ...
[11/26 18:57:55     43s] Current (total cpu=0:00:43.1, real=0:00:46.0, peak res=1854.2M, current mem=1854.2M)
[11/26 18:57:55     43s] INFO (CTE): Constraints read successfully.
[11/26 18:57:55     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
[11/26 18:57:55     43s] Current (total cpu=0:00:43.2, real=0:00:46.0, peak res=1854.6M, current mem=1854.6M)
[11/26 18:57:55     43s] % End Load Additional Timing constraints (date=11/26 18:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
[11/26 18:57:55     43s] % Begin Set message attributes (date=11/26 18:57:55, mem=1854.6M)
[11/26 18:57:55     43s] (stylus_db): Setting attributes on Genus message objects ...
[11/26 18:57:55     43s] % End Set message attributes (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1854.6M, current mem=1854.6M)
[11/26 18:57:55     43s] (stylus_db): Couldn't load SDP file, (file doesn't exists)
[11/26 18:57:55     43s] % Begin Generate Vias (date=11/26 18:57:55, mem=1854.6M)
[11/26 18:57:55     43s] (stylus_db): Generate advanced rule Vias ...
[11/26 18:57:55     43s] Start generating vias ..
[11/26 18:57:55     43s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:57:55     43s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:57:55     43s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:57:55     43s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 18:57:55     43s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1
[11/26 18:57:55     43s] #Skip building auto via since it is not turned on.
[11/26 18:57:55     43s] Via generation completed.
[11/26 18:57:55     43s] % End Generate Vias (date=11/26 18:57:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1860.2M, current mem=1858.2M)
[11/26 18:57:55     43s] % Begin Set attributes (date=11/26 18:57:55, mem=1858.2M)
[11/26 18:57:55     43s] (stylus_db): Setting attributes on design objects ...
[11/26 18:57:55     43s] 
[11/26 18:57:55     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/26 18:57:55     43s] Summary for sequential cells identification: 
[11/26 18:57:55     43s]   Identified SBFF number: 68
[11/26 18:57:55     43s]   Identified MBFF number: 0
[11/26 18:57:55     43s]   Identified SB Latch number: 0
[11/26 18:57:55     43s]   Identified MB Latch number: 0
[11/26 18:57:55     43s]   Not identified SBFF number: 0
[11/26 18:57:55     43s]   Not identified MBFF number: 0
[11/26 18:57:55     43s]   Not identified SB Latch number: 0
[11/26 18:57:55     43s]   Not identified MB Latch number: 0
[11/26 18:57:55     43s]   Number of sequential cells which are not FFs: 64
[11/26 18:57:55     43s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:57:55     43s]    : PowerDomain = AO : Weighted F : unweighted  = 7.90 (1.000) with rcCorner = 0
[11/26 18:57:55     43s]    : PowerDomain = AO : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:57:55     43s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:57:55     43s]    : PowerDomain = AO : Weighted F : unweighted  = 4.70 (1.000) with rcCorner = 1
[11/26 18:57:55     43s]    : PowerDomain = AO : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:57:55     43s] 
[11/26 18:57:55     43s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/26 18:57:55     43s] (stylus_db): Set 2041 attributes of design objects
[11/26 18:57:55     43s] % End Set attributes (date=11/26 18:57:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1865.2M, current mem=1865.2M)
[11/26 18:57:55     43s] (stylus_db): Couldn't load RC preroute patterns, (riscv_top.extraction/ doesn't exists)
[11/26 18:57:55     43s] Extraction setup Started 
[11/26 18:57:55     43s] eee: Trim Metal Layers: { }
[11/26 18:57:55     43s] eee: __QRC_SADV_USE_LE__ is set 0
[11/26 18:57:55     43s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[11/26 18:57:55     43s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/26 18:57:56     43s] eee: Metal Layer Id 1 is M1 
[11/26 18:57:56     43s] eee: Metal Layer Id 2 is M2 
[11/26 18:57:56     43s] eee: Metal Layer Id 3 is M3 
[11/26 18:57:56     43s] eee: Metal Layer Id 4 is M4 
[11/26 18:57:56     43s] eee: Metal Layer Id 5 is M5 
[11/26 18:57:56     43s] eee: Metal Layer Id 6 is M6 
[11/26 18:57:56     43s] eee: Metal Layer Id 7 is M7 
[11/26 18:57:56     43s] eee: Metal Layer Id 8 is M8 
[11/26 18:57:56     43s] eee: Metal Layer Id 9 is M9 
[11/26 18:57:56     43s] eee: Metal Layer Id 10 is Pad 
[11/26 18:57:56     43s] eee: Via Layer Id 33 is V0 
[11/26 18:57:56     43s] eee: Via Layer Id 34 is V1 
[11/26 18:57:56     43s] eee: Via Layer Id 35 is V2 
[11/26 18:57:56     43s] eee: Via Layer Id 36 is V3 
[11/26 18:57:56     43s] eee: Via Layer Id 37 is V4 
[11/26 18:57:56     43s] eee: Via Layer Id 38 is V5 
[11/26 18:57:56     43s] eee: Via Layer Id 39 is V6 
[11/26 18:57:56     43s] eee: Via Layer Id 40 is V7 
[11/26 18:57:56     43s] eee: Via Layer Id 41 is V8 
[11/26 18:57:56     43s] eee: Via Layer Id 42 is V9 
[11/26 18:57:56     43s] eee: Trim Metal Layers: { }
[11/26 18:57:56     43s] eee:  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[11/26 18:57:56     43s] eee:  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[11/26 18:57:56     43s] eee:  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[11/26 18:57:56     43s] eee:  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[11/26 18:57:56     43s] eee:  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[11/26 18:57:56     43s] eee:  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[11/26 18:57:56     43s] eee:  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[11/26 18:57:56     43s] eee:  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[11/26 18:57:56     43s] eee:  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[11/26 18:57:56     43s] eee:  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[11/26 18:57:56     43s] eee:  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[11/26 18:57:56     43s] eee: Metal Layer Id 0 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 0 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 1 mapped to 2 
[11/26 18:57:56     43s] eee: Via Layer Id 1 mapped to 3 
[11/26 18:57:56     43s] eee: Metal Layer Id 2 mapped to 4 
[11/26 18:57:56     43s] eee: Via Layer Id 2 mapped to 5 
[11/26 18:57:56     43s] eee: Metal Layer Id 3 mapped to 6 
[11/26 18:57:56     43s] eee: Via Layer Id 3 mapped to 7 
[11/26 18:57:56     43s] eee: Metal Layer Id 4 mapped to 8 
[11/26 18:57:56     43s] eee: Via Layer Id 4 mapped to 9 
[11/26 18:57:56     43s] eee: Metal Layer Id 5 mapped to 10 
[11/26 18:57:56     43s] Generating auto layer map file.
[11/26 18:57:56     43s] eee: Via Layer Id 5 mapped to 11 
[11/26 18:57:56     43s] eee: Metal Layer Id 6 mapped to 12 
[11/26 18:57:56     43s] eee: Via Layer Id 6 mapped to 13 
[11/26 18:57:56     43s] eee: Metal Layer Id 7 mapped to 14 
[11/26 18:57:56     43s] eee: Via Layer Id 7 mapped to 15 
[11/26 18:57:56     43s] eee: Metal Layer Id 8 mapped to 16 
[11/26 18:57:56     43s] eee: Via Layer Id 8 mapped to 17 
[11/26 18:57:56     43s] eee: Metal Layer Id 9 mapped to 18 
[11/26 18:57:56     43s] eee: Via Layer Id 9 mapped to 19 
[11/26 18:57:56     43s] eee: Metal Layer Id 10 mapped to 20 
[11/26 18:57:56     43s] eee: Via Layer Id 10 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 11 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 11 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 12 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 12 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 13 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 13 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 14 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 14 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 15 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 15 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 16 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 16 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 17 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 17 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 18 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 18 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 19 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 19 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 20 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 20 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 21 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 21 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 22 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 22 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 23 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 23 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 24 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 24 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 25 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 25 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 26 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 26 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 27 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 27 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 28 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 28 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 29 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 29 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 30 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 30 mapped to 232 
[11/26 18:57:56     43s] eee: Metal Layer Id 31 mapped to 233 
[11/26 18:57:56     43s] eee: Via Layer Id 31 mapped to 232 
[11/26 18:57:56     44s] eee: pegPreRouteEnableSaveRestoreRCPatterns=1, retVal=1, doesAnyTechFileNeedExtraction=1
[11/26 18:57:56     44s] eee: Reading patterns meta data.
[11/26 18:57:56     44s] eee: PatternAvail=0, PreRoutePatternReadFailed=1
[11/26 18:57:56     44s] eee: Restore PreRoute Pattern Extraction data failed.
[11/26 18:57:56     44s] Importing multi-corner technology file(s) for preRoute extraction...
[11/26 18:57:56     44s] /bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06
[11/26 18:57:56     44s] eee: Metal Layer Id 1 is M1 
[11/26 18:57:56     44s] eee: Metal Layer Id 2 is M2 
[11/26 18:57:56     44s] eee: Metal Layer Id 3 is M3 
[11/26 18:57:56     44s] eee: Metal Layer Id 4 is M4 
[11/26 18:57:56     44s] eee: Metal Layer Id 5 is M5 
[11/26 18:57:56     44s] eee: Metal Layer Id 6 is M6 
[11/26 18:57:56     44s] eee: Metal Layer Id 7 is M7 
[11/26 18:57:56     44s] eee: Metal Layer Id 8 is M8 
[11/26 18:57:56     44s] eee: Metal Layer Id 9 is M9 
[11/26 18:57:56     44s] eee: Metal Layer Id 10 is Pad 
[11/26 18:57:56     44s] eee: Via Layer Id 33 is V0 
[11/26 18:57:56     44s] eee: Via Layer Id 34 is V1 
[11/26 18:57:56     44s] eee: Via Layer Id 35 is V2 
[11/26 18:57:56     44s] eee: Via Layer Id 36 is V3 
[11/26 18:57:56     44s] eee: Via Layer Id 37 is V4 
[11/26 18:57:56     44s] eee: Via Layer Id 38 is V5 
[11/26 18:57:56     44s] eee: Via Layer Id 39 is V6 
[11/26 18:57:56     44s] eee: Via Layer Id 40 is V7 
[11/26 18:57:56     44s] eee: Via Layer Id 41 is V8 
[11/26 18:57:56     44s] eee: Via Layer Id 42 is V9 
[11/26 18:57:56     44s] eee: Trim Metal Layers: { }
[11/26 18:57:56     44s] eee:  lef metal Layer Id 1 mapped to tech Id 2 of Layer lisd 
[11/26 18:57:56     44s] eee:  lef via Layer Id 1 mapped to tech Id 3 of Layer v0 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 2 mapped to tech Id 4 of Layer m1 
[11/26 18:57:56     44s] eee:  lef via Layer Id 2 mapped to tech Id 5 of Layer v1 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 3 mapped to tech Id 6 of Layer m2 
[11/26 18:57:56     44s] eee:  lef via Layer Id 3 mapped to tech Id 7 of Layer v2 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 4 mapped to tech Id 8 of Layer m3 
[11/26 18:57:56     44s] eee:  lef via Layer Id 4 mapped to tech Id 9 of Layer v3 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 5 mapped to tech Id 10 of Layer m4 
[11/26 18:57:56     44s] eee:  lef via Layer Id 5 mapped to tech Id 11 of Layer v4 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 6 mapped to tech Id 12 of Layer m5 
[11/26 18:57:56     44s] eee:  lef via Layer Id 6 mapped to tech Id 13 of Layer v5 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 7 mapped to tech Id 14 of Layer m6 
[11/26 18:57:56     44s] eee:  lef via Layer Id 7 mapped to tech Id 15 of Layer v6 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 8 mapped to tech Id 16 of Layer m7 
[11/26 18:57:56     44s] eee:  lef via Layer Id 8 mapped to tech Id 17 of Layer v7 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 9 mapped to tech Id 18 of Layer m8 
[11/26 18:57:56     44s] eee:  lef via Layer Id 9 mapped to tech Id 19 of Layer v8 
[11/26 18:57:56     44s] eee:  lef metal Layer Id 10 mapped to tech Id 20 of Layer m9 
[11/26 18:57:56     44s] Generating auto layer map file.
[11/26 18:57:56     44s] eee: Metal Layer Id 0 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 0 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 1 mapped to 2 
[11/26 18:57:56     44s] eee: Via Layer Id 1 mapped to 3 
[11/26 18:57:56     44s] eee: Metal Layer Id 2 mapped to 4 
[11/26 18:57:56     44s] eee: Via Layer Id 2 mapped to 5 
[11/26 18:57:56     44s] eee: Metal Layer Id 3 mapped to 6 
[11/26 18:57:56     44s] eee: Via Layer Id 3 mapped to 7 
[11/26 18:57:56     44s] eee: Metal Layer Id 4 mapped to 8 
[11/26 18:57:56     44s] eee: Via Layer Id 4 mapped to 9 
[11/26 18:57:56     44s] eee: Metal Layer Id 5 mapped to 10 
[11/26 18:57:56     44s] eee: Via Layer Id 5 mapped to 11 
[11/26 18:57:56     44s] eee: Metal Layer Id 6 mapped to 12 
[11/26 18:57:56     44s] eee: Via Layer Id 6 mapped to 13 
[11/26 18:57:56     44s] eee: Metal Layer Id 7 mapped to 14 
[11/26 18:57:56     44s] eee: Via Layer Id 7 mapped to 15 
[11/26 18:57:56     44s] eee: Metal Layer Id 8 mapped to 16 
[11/26 18:57:56     44s] eee: Via Layer Id 8 mapped to 17 
[11/26 18:57:56     44s] eee: Metal Layer Id 9 mapped to 18 
[11/26 18:57:56     44s] eee: Via Layer Id 9 mapped to 19 
[11/26 18:57:56     44s] eee: Metal Layer Id 10 mapped to 20 
[11/26 18:57:56     44s] eee: Via Layer Id 10 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 11 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 11 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 12 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 12 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 13 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 13 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 14 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 14 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 15 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 15 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 16 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 16 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 17 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 17 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 18 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 18 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 19 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 19 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 20 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 20 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 21 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 21 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 22 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 22 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 23 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 23 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 24 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 24 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 25 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 25 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 26 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 26 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 27 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 27 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 28 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 28 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 29 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 29 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 30 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 30 mapped to 232 
[11/26 18:57:56     44s] eee: Metal Layer Id 31 mapped to 233 
[11/26 18:57:56     44s] eee: Via Layer Id 31 mapped to 232 
[11/26 18:57:59     46s] Completed (cpu: 0:00:03.0 real: 0:00:04.0)
[11/26 18:57:59     46s] Set Shrink Factor to 1.00000
[11/26 18:57:59     46s] Technology file '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
[11/26 18:57:59     46s] Summary of Active RC-Corners : 
[11/26 18:57:59     46s]  
[11/26 18:57:59     46s]  Analysis View: PVT_0P63V_100C.setup_view
[11/26 18:57:59     46s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[11/26 18:57:59     46s]     RC-Corner Index       : 0
[11/26 18:57:59     46s]     RC-Corner Temperature : 100 Celsius
[11/26 18:57:59     46s]     RC-Corner Cap Table   : ''
[11/26 18:57:59     46s]     RC-Corner PreRoute Res Factor         : 1
[11/26 18:57:59     46s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 18:57:59     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 18:57:59     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 18:57:59     46s] eee: Trim Metal Layers: { }
[11/26 18:57:59     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 18:57:59     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 18:57:59     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 18:57:59     46s]  
[11/26 18:57:59     46s]  Analysis View: PVT_0P77V_0C.hold_view
[11/26 18:57:59     46s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[11/26 18:57:59     46s]     RC-Corner Index       : 1
[11/26 18:57:59     46s]     RC-Corner Temperature : 0 Celsius
[11/26 18:57:59     46s]     RC-Corner Cap Table   : ''
[11/26 18:57:59     46s]     RC-Corner PreRoute Res Factor         : 1
[11/26 18:57:59     46s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 18:57:59     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 18:57:59     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 18:57:59     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 18:57:59     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 18:57:59     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 18:57:59     46s]     RC-Corner Technology file: '/bwrcq/B/asap7/asap7sc7p5t_27/qrc/qrcTechFile_typ03_scaled4xV06'
[11/26 18:57:59     46s] eee: RC Grid Memory allocated=601920
[11/26 18:57:59     46s] eee: LayerId=1 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=2 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=3 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=4 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=5 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=6 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=7 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=8 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=9 widthSet size=1
[11/26 18:57:59     46s] eee: LayerId=10 widthSet size=1
[11/26 18:57:59     46s] eee: Total RC Grid memory=601920
[11/26 18:57:59     46s] eee: Metal Layers Info:
[11/26 18:57:59     46s] eee: L: M1 M2 M3 M4 M5 M6 M7 M8 M9 Pad
[11/26 18:57:59     46s] eee: W: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 0.160000
[11/26 18:57:59     46s] eee: S: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 8.000000
[11/26 18:57:59     46s] eee: pegSigSF=1.070000
[11/26 18:57:59     46s] Updating RC grid for preRoute extraction ...
[11/26 18:57:59     46s] Initializing multi-corner resistance tables ...
[11/26 18:57:59     46s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:57:59     46s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:57:59     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.640700 newSi=0.000000 wHLS=1.601750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/26 18:57:59     46s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[11/26 18:57:59     46s] (stylus_db): Couldn't load Min Layer File : ./innovus/genus2invs_db/cmn/riscv_top.min_layer not found)
[11/26 18:57:59     46s] (stylus_db): Couldn't load Routing congestion map, (riscv_top.route.congestion doesn't exists)
[11/26 18:57:59     46s] (stylus_db): Couldn't load SPEF, (spef data dir riscv_top.mmmc/corners/ not found)
[11/26 18:57:59     46s] (stylus_db): Couldn't load SCANDEF, (file doesn't exists)
[11/26 18:57:59     46s] (stylus_db): Couldn't load TCF file, (file doesn't exists)
[11/26 18:57:59     46s] +----------------------------------------------------------------+
[11/26 18:57:59     46s]     Summary of 'read_db genus2invs_db'                     
[11/26 18:57:59     46s] +----------------------------------------------------------------+
[11/26 18:57:59     46s]     Generated by         :     Innovus 22.12-s080_1
[11/26 18:57:59     46s]     Generated on         :     Sun Nov 26 18:57:59 PST 2023
[11/26 18:57:59     46s]     Design               :     riscv_top
[11/26 18:57:59     46s]     process_node         :     90   
[11/26 18:57:59     46s]     db units             :     4000 
[11/26 18:57:59     46s]     tech_mfg_grid        :     0.004
[11/26 18:57:59     46s]     bbox                 :     {0.0 0.0 700.0 800.0}
[11/26 18:57:59     46s]     core_bbox            :     {0.0 0.0 350.0 400.0}
[11/26 18:57:59     46s] +----------------------------------------------------------------+
[11/26 18:57:59     46s]     Object Type          :     Count
[11/26 18:57:59     46s] +-----------------------------------+
[11/26 18:57:59     46s]     timing_libraries     :     154  
[11/26 18:57:59     46s]     library_sets         :     2    
[11/26 18:57:59     46s]     lib_cells            :     1730 
[11/26 18:57:59     46s]     setup_analysis_views :     1    
[11/26 18:57:59     46s]     hold_analysis_views  :     1    
[11/26 18:57:59     46s]     rc_corners           :     2    
[11/26 18:57:59     46s]     delay_corners        :     2    
[11/26 18:57:59     46s]     constraint_modes     :     1    
[11/26 18:57:59     46s]     clocks               :     2    
[11/26 18:57:59     46s] +-----------------------------------+
[11/26 18:57:59     46s]     base_cells           :     905  
[11/26 18:57:59     46s]     modules              :     10   
[11/26 18:57:59     46s]     insts                :     243  
[11/26 18:57:59     46s]     ports                :     350  
[11/26 18:57:59     46s]     nets                 :     3757 
[11/26 18:57:59     46s]     pg_nets              :     2    
[11/26 18:57:59     46s]     power_domains        :     1    
[11/26 18:57:59     46s]     groups               :     1    
[11/26 18:57:59     46s] +-----------------------------------+
[11/26 18:57:59     46s]     layers               :     25   
[11/26 18:57:59     46s]     via_defs             :     9    
[11/26 18:57:59     46s]     via_def_rule         :     11   
[11/26 18:57:59     46s]     sites                :     1    
[11/26 18:57:59     46s]     core_rows            :     370  
[11/26 18:57:59     46s]     track_patterns       :     20   
[11/26 18:57:59     46s] +-----------------------------------+
[11/26 18:57:59     46s] #% End Load Common DB (date=11/26 18:57:59, total cpu=0:00:25.8, real=0:00:27.0, peak res=2015.5M, current mem=1921.6M)
[11/26 18:57:59     46s] 
[11/26 18:57:59     46s] *** Summary of all messages that are not suppressed in this session:
[11/26 18:57:59     46s] Severity  ID               Count  Summary                                  
[11/26 18:57:59     46s] ERROR     IMPDF-28           141  Line %ld: OffMGrid: %s (%d, %d) %s %s is...
[11/26 18:57:59     46s] WARNING   IMPDF-247          208  Net '%s' specified in Pin '%s' is incons...
[11/26 18:57:59     46s] WARNING   IMPDF-249          141  Pin '%s' missing '+ LAYER' attribute, co...
[11/26 18:57:59     46s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[11/26 18:57:59     46s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[11/26 18:57:59     46s] WARNING   IMPDB-2078           7  Output pin %s of instance %s is connecte...
[11/26 18:57:59     46s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/26 18:57:59     46s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/26 18:57:59     46s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/26 18:57:59     46s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/26 18:57:59     46s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/26 18:57:59     46s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/26 18:57:59     46s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/26 18:57:59     46s] ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' has one...
[11/26 18:57:59     46s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[11/26 18:57:59     46s] WARNING   TECHLIB-9108       912   '%s' not specified in the library, usin...
[11/26 18:57:59     46s] *** Message Summary: 1296 warning(s), 154 error(s)
[11/26 18:57:59     46s] 
[11/26 18:57:59     46s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:57:59     46s] UM:*                                                                   genus2invs_setup
[11/26 18:57:59     46s] %# Design Import Complete (11/26 18:57:59, mem=1921.31M)
[11/26 18:57:59     46s] **WARN: (IMPSE-16):	The feature innovusGenusRestructuring is now a Production feature. The use of 'set_beta_feature innovusGenusRestructuring 1' is no longer required.
[11/26 18:57:59     46s] **WARN: (IMPTCM-77):	Option "-fixPlacedMacros" for command setPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 18:57:59     46s] **WARN: (IMPDBTCL-321):	The attribute 'plan_design_fix_placed_macros' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[11/26 18:57:59     46s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[11/26 18:57:59     46s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[11/26 18:57:59     46s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[11/26 18:57:59     46s] **WARN: (IMPTCM-77):	Option "-honorOrientation" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 18:57:59     46s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[11/26 18:57:59     46s] **WARN: (IMPTCM-77):	Option "-savePlacement" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 18:57:59     46s] **WARN: (IMPAFP-9024):	This command is hidden and will be obsolete in the next major release. For module placement, use proto_design instead. For macro placement, use place_design -concurrent_macros to place both standard cells and macros together.
[11/26 18:57:59     46s] **WARN: (IMPTCM-77):	Option "-moduleAware" for command getPlanDesignMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/26 18:57:59     46s]  *** Starting placeMacroHigh flow *** 
[11/26 18:57:59     46s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:1921.3M, EPOCH TIME: 1701053879.504862
[11/26 18:57:59     46s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:1921.3M, EPOCH TIME: 1701053879.504975
[11/26 18:57:59     46s] Deleted 0 physical inst  (cell - / prefix -).
[11/26 18:57:59     46s] ***** New seed flow = 1. *****  
[11/26 18:57:59     46s] Auto Seed: mem/dcache
[11/26 18:57:59     46s] Auto Seed: mem/icache
[11/26 18:57:59     46s] Auto Macro Seed: mem/icache
[11/26 18:57:59     46s] Auto Macro Seed: mem/dcache
[11/26 18:57:59     46s] Ignore PD Guides: numIgnoredGuide = 1 
[11/26 18:57:59     46s] INFO: #ExclusiveGroups=0
[11/26 18:57:59     46s] INFO: There are no Exclusive Groups.
[11/26 18:57:59     46s] *** Starting "NanoPlace(TM) placement v#8 (mem=1921.3M)" ...
[11/26 18:57:59     46s] Wait...
[11/26 18:58:00     47s] Estimated loop count for BSM: 68433
[11/26 18:58:03     50s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:03.8 mem=2120.2M) ***
[11/26 18:58:09     56s] *** Build Virtual Sizing Timing Model
[11/26 18:58:09     56s] (cpu=0:00:10.1 mem=2205.2M) ***
[11/26 18:58:09     56s] no activity file in design. spp won't run.
[11/26 18:58:09     56s] No user-set net weight.
[11/26 18:58:09     56s] Net fanout histogram:
[11/26 18:58:09     56s] 2		: 184 (47.5%) nets
[11/26 18:58:09     56s] 3		: 14 (3.6%) nets
[11/26 18:58:09     56s] 4     -	14	: 185 (47.8%) nets
[11/26 18:58:09     56s] 15    -	39	: 3 (0.8%) nets
[11/26 18:58:09     56s] 40    -	79	: 1 (0.3%) nets
[11/26 18:58:09     56s] 80    -	159	: 0 (0.0%) nets
[11/26 18:58:09     56s] 160   -	319	: 0 (0.0%) nets
[11/26 18:58:09     56s] 320   -	639	: 0 (0.0%) nets
[11/26 18:58:09     56s] 640   -	1279	: 0 (0.0%) nets
[11/26 18:58:09     56s] 1280  -	2559	: 0 (0.0%) nets
[11/26 18:58:09     56s] 2560  -	5119	: 0 (0.0%) nets
[11/26 18:58:09     56s] 5120+		: 0 (0.0%) nets
[11/26 18:58:09     56s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:09     56s] # Init pin-track-align, new floorplan.
[11/26 18:58:09     56s] Processing tracks to init pin-track alignment.
[11/26 18:58:09     56s] z: 1, totalTracks: 1
[11/26 18:58:09     56s] z: 3, totalTracks: 1
[11/26 18:58:09     56s] z: 5, totalTracks: 1
[11/26 18:58:09     56s] z: 7, totalTracks: 1
[11/26 18:58:09     56s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:09     56s] Cell riscv_top LLGs are deleted
[11/26 18:58:09     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:09     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:09     56s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2215.2M, EPOCH TIME: 1701053889.804073
[11/26 18:58:09     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:09     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:09     56s] #std cell=225 (0 fixed + 225 movable) #buf cell=0 #inv cell=20 #block=18 (18 floating + 0 preplaced)
[11/26 18:58:09     56s] #ioInst=0 #net=387 #term=1652 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=141
[11/26 18:58:09     56s] stdCell: 225 single + 0 double + 0 multi
[11/26 18:58:09     56s] Total standard cell length = 0.6093 (mm), area = 0.0007 (mm^2)
[11/26 18:58:09     56s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2215.2M, EPOCH TIME: 1701053889.807351
[11/26 18:58:09     56s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:09     56s] Core basic site is asap7sc7p5t
[11/26 18:58:09     56s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:09     56s] DP-Init: Signature of floorplan is d1229f86da2ff000. Signature of routing blockage is 0.
[11/26 18:58:09     56s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 18:58:09     56s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 18:58:09     56s] Use non-trimmed site array because memory saving is not enough.
[11/26 18:58:09     56s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:09     56s] SiteArray: use 3,317,760 bytes
[11/26 18:58:09     56s] SiteArray: current memory after site array memory allocation 2219.4M
[11/26 18:58:09     56s] SiteArray: FP blocked sites are writable
[11/26 18:58:09     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x425aa920): Create thread pool 0x2b7811573f48.
[11/26 18:58:09     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x425aa920): 0 out of 1 thread pools are available.
[11/26 18:58:09     57s] Estimated cell power/ground rail width = 0.135 um
[11/26 18:58:09     57s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:09     57s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2348.4M, EPOCH TIME: 1701053889.830611
[11/26 18:58:09     57s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:09     57s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2348.4M, EPOCH TIME: 1701053889.830824
[11/26 18:58:09     57s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:09     57s] Atter site array init, number of instance map data is 0.
[11/26 18:58:09     57s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.028, MEM:2348.4M, EPOCH TIME: 1701053889.835654
[11/26 18:58:09     57s] 
[11/26 18:58:09     57s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:09     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.037, MEM:2348.4M, EPOCH TIME: 1701053889.840761
[11/26 18:58:09     57s] 
[11/26 18:58:09     57s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:09     57s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.846985
[11/26 18:58:09     57s] Average module density = 0.090.
[11/26 18:58:09     57s] Density for the design = 0.090.
[11/26 18:58:09     57s]        = (stdcell_area 2821 sites (658 um^2) + block_area 50979 sites (11892 um^2)) / alloc_area 599400 sites (139828 um^2).
[11/26 18:58:09     57s] Pin Density = 0.002756.
[11/26 18:58:09     57s]             = total # of pins 1652 / total area 599400.
[11/26 18:58:09     57s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.010, REAL:0.004, MEM:2348.4M, EPOCH TIME: 1701053889.850516
[11/26 18:58:09     57s] OPERPROF: Starting pre-place ADS at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.851905
[11/26 18:58:09     57s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2348.4M, EPOCH TIME: 1701053889.860318
[11/26 18:58:09     57s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2348.4M, EPOCH TIME: 1701053889.860392
[11/26 18:58:09     57s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2348.4M, EPOCH TIME: 1701053889.860535
[11/26 18:58:09     57s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2348.4M, EPOCH TIME: 1701053889.860568
[11/26 18:58:09     57s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2348.4M, EPOCH TIME: 1701053889.862017
[11/26 18:58:09     57s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.002, MEM:2348.4M, EPOCH TIME: 1701053889.863664
[11/26 18:58:09     57s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2348.4M, EPOCH TIME: 1701053889.865050
[11/26 18:58:09     57s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:2348.4M, EPOCH TIME: 1701053889.866657
[11/26 18:58:09     57s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.008, MEM:2348.4M, EPOCH TIME: 1701053889.868274
[11/26 18:58:09     57s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.010, MEM:2348.4M, EPOCH TIME: 1701053889.870467
[11/26 18:58:09     57s] ADSU 0.005 -> 0.005. site 599400.000 -> 599400.000. GS 8.640
[11/26 18:58:09     57s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.026, MEM:2348.4M, EPOCH TIME: 1701053889.878299
[11/26 18:58:09     57s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.879480
[11/26 18:58:09     57s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2348.4M, EPOCH TIME: 1701053889.880985
[11/26 18:58:09     57s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.002, MEM:2348.4M, EPOCH TIME: 1701053889.882661
[11/26 18:58:09     57s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.005, MEM:2348.4M, EPOCH TIME: 1701053889.884289
[11/26 18:58:09     57s] Initial padding reaches pin density 0.461 for top
[11/26 18:58:09     57s] InitPadU 0.090 -> 0.091 for top
[11/26 18:58:09     57s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[11/26 18:58:09     57s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.901601
[11/26 18:58:09     57s] === lastAutoLevel = 10 
[11/26 18:58:09     57s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.005, MEM:2348.4M, EPOCH TIME: 1701053889.906846
[11/26 18:58:09     57s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.907816
[11/26 18:58:09     57s] no activity file in design. spp won't run.
[11/26 18:58:09     57s] [spp] 0
[11/26 18:58:09     57s] [adp] 0:1:1:3
[11/26 18:58:09     57s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.001, MEM:2348.4M, EPOCH TIME: 1701053889.909218
[11/26 18:58:09     57s] OPERPROF: Starting NP-MAIN at level 1, MEM:2348.4M, EPOCH TIME: 1701053889.911352
[11/26 18:58:11     57s] Iteration  1: Total net bbox = 1.245e+04 (7.43e+03 5.02e+03)
[11/26 18:58:11     57s]               Est.  stn bbox = 1.387e+04 (8.25e+03 5.62e+03)
[11/26 18:58:11     57s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2387.4M
[11/26 18:58:11     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.080, REAL:1.091, MEM:2387.4M, EPOCH TIME: 1701053891.002462
[11/26 18:58:11     57s] User specified -module_cluster_mode =  0 
[11/26 18:58:11     57s] 
[11/26 18:58:11     57s] OPERPROF: Starting NP-MAIN at level 1, MEM:2387.4M, EPOCH TIME: 1701053891.007615
[11/26 18:58:11     57s] Iteration  2: Total net bbox = 1.152e+04 (6.96e+03 4.56e+03)
[11/26 18:58:11     57s]               Est.  stn bbox = 1.289e+04 (7.76e+03 5.13e+03)
[11/26 18:58:11     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2387.4M
[11/26 18:58:11     57s] Iteration  3: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
[11/26 18:58:11     57s]               Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
[11/26 18:58:11     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M
[11/26 18:58:11     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.100, REAL:0.103, MEM:2389.8M, EPOCH TIME: 1701053891.110160
[11/26 18:58:11     57s] 
[11/26 18:58:11     57s] 
[11/26 18:58:11     57s] OPERPROF: Starting NP-MAIN at level 1, MEM:2389.8M, EPOCH TIME: 1701053891.115338
[11/26 18:58:11     57s] Iteration  4: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
[11/26 18:58:11     57s]               Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
[11/26 18:58:11     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.100, REAL:0.103, MEM:2389.8M, EPOCH TIME: 1701053891.218507
[11/26 18:58:11     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M
[11/26 18:58:11     57s] 
[11/26 18:58:11     57s] 
[11/26 18:58:11     57s] OPERPROF: Starting NP-MAIN at level 1, MEM:2389.8M, EPOCH TIME: 1701053891.223687
[11/26 18:58:11     57s] Iteration  5: Total net bbox = 1.124e+04 (6.68e+03 4.56e+03)
[11/26 18:58:11     57s]               Est.  stn bbox = 1.259e+04 (7.46e+03 5.13e+03)
[11/26 18:58:11     57s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2389.8M
[11/26 18:58:11     57s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.100, REAL:0.101, MEM:2389.8M, EPOCH TIME: 1701053891.324551
[11/26 18:58:11     57s] 
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/icache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/icache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/dcache/\dirty_bits_reg[0]308 /Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/dcache/cpu_req_ready_reg304/Q is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[0]295 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] **WARN: (IMPDC-348):	The output pin mem/dcache/\memory_rw_ctr_reg[1]296 /QN is connected to power/ground net VSS. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 18:58:12     58s] nrCritNet: 0.00% ( 0 / 387 ) cutoffSlk: 214748364.7ps stdDelay: 7.9ps
[11/26 18:58:12     58s] 
[11/26 18:58:12     58s] OPERPROF: Starting NP-MAIN at level 1, MEM:2404.3M, EPOCH TIME: 1701053892.296430
[11/26 18:58:12     58s] Iteration  6: Total net bbox = 6.451e+04 (3.13e+04 3.32e+04)
[11/26 18:58:12     58s]               Est.  stn bbox = 7.130e+04 (3.46e+04 3.67e+04)
[11/26 18:58:12     58s]               cpu = 0:00:01.4 real = 0:00:03.0 mem = 2404.3M
[11/26 18:58:12     58s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 18:58:12     58s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/26 18:58:12     58s] place_exp_mt_interval set to default 32
[11/26 18:58:12     58s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 18:58:13     59s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.590, REAL:0.829, MEM:2442.8M, EPOCH TIME: 1701053893.125274
[11/26 18:58:13     59s] Iteration  7: Total net bbox = 5.338e+04 (2.53e+04 2.81e+04)
[11/26 18:58:13     59s]               Est.  stn bbox = 5.993e+04 (2.84e+04 3.16e+04)
[11/26 18:58:13     59s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2442.8M
[11/26 18:58:13     59s]  RelinkConst: Total constraint = 2, Relinked 2 constraints . 
[11/26 18:58:13     59s] User specified -fenceSpacing =  -1.0000 
[11/26 18:58:13     59s] User specified fence spacing: -1.0000 um
[11/26 18:58:13     59s] ===== HInst FP constraint mem/icache HInst utilization 1.000007, conUtil 0.097795 
[11/26 18:58:13     59s] ===== HInst FP constraint mem/dcache HInst utilization 1.000007, conUtil 0.097795 
[11/26 18:58:13     59s] *** The nonConstraint instance area ratio is 0.022411 
[11/26 18:58:13     59s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.223472 
[11/26 18:58:13     59s] Start Auto fence creation, hasNoConInst = 1  .
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] ================== Start Auto-Fence Creation ==================
[11/26 18:58:13     59s] User define fence spacing: -1.0000 um
[11/26 18:58:13     59s] Number of Movable Guide      : 0
[11/26 18:58:13     59s] Number of Movable Region     : 0
[11/26 18:58:13     59s] Number of Movable Fence      : 0
[11/26 18:58:13     59s] Number of Movable Soft Guide : 0
[11/26 18:58:13     59s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[11/26 18:58:13     59s] Total Prefixed Objects       : 0
[11/26 18:58:13     59s] Total Partition Cut Objects  : 0
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] Number of Nested Objects    : 0
[11/26 18:58:13     59s] Number of Non-Nested Objects: 0
[11/26 18:58:13     59s] Number of Nested Sets       : 0
[11/26 18:58:13     59s] Number of Master&Clone Pairs: 0
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] Fence Spacing: 2.0000 um
[11/26 18:58:13     59s] Snap Spacing: X(0.2160 um), Y(1.0800 um)
[11/26 18:58:13     59s] Fence2Core Spaceing: 0.0000 um
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] ==== Design Information ====
[11/26 18:58:13     59s] Core site: (0, 0) - (1400000, 1600000)
[11/26 18:58:13     59s] Design Whitespace% : 100.00%
[11/26 18:58:13     59s] Maximum Logical Level: 0
[11/26 18:58:13     59s] Has Non-constraint Instance: 1
[11/26 18:58:13     59s] Allow Disjoint Whitespace: 0
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] ==To Place Non-Nested Objects==
[11/26 18:58:13     59s] Targets: 
[11/26 18:58:13     59s] Number of Total Targets: 0
[11/26 18:58:13     59s] 
[11/26 18:58:13     59s] ================== Finished Auto-Fence Creation ===============
[11/26 18:58:13     59s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 2442.8M, mem_delta = 0.0M) ***
[11/26 18:58:13     59s] End Auto fence creation 1.
[11/26 18:58:13     59s] New Seed Flow: add mem/dcache as hinst seed
[11/26 18:58:13     59s] New Seed Flow: add mem/icache as hinst seed
[11/26 18:58:14     59s] MacroPlacer: Options: -pathConnWeight 1.000000 -bp 6 
[11/26 18:58:14     59s] MacroPlacer: Reading Data for Block Placer
[11/26 18:58:14     59s] MacroPlacer: total number of seeds contain macros: 2
[11/26 18:58:14     59s] MacroPlacer: total number of seeds:                2
[11/26 18:58:14     59s] MacroPlacer: total number of macros:               18
[11/26 18:58:14     59s] MacroPlacer: total number of clusters:             3
[11/26 18:58:14     59s] MacroPlacer: total number of ios:                  350
[11/26 18:58:14     59s] MacroPlacer: total number of nets:                 199
[11/26 18:58:14     59s] MacroPlacer: total number of keepouts:             0
[11/26 18:58:14     59s] MacroPlacer: total number of fences:               0
[11/26 18:58:14     59s] MacroPlacer: total number of fixed macros:         0
[11/26 18:58:14     59s] MacroPlacer:             35 2-pins nets
[11/26 18:58:14     59s] MacroPlacer:              0 3-pins nets
[11/26 18:58:14     59s] MacroPlacer:            128 4-pins nets
[11/26 18:58:14     59s] MacroPlacer:              4 5-pins nets
[11/26 18:58:14     59s] MacroPlacer: Merging nets.
[11/26 18:58:14     59s] MacroPlacer: total number of merged nets: 131
[11/26 18:58:14     59s] -maxRouteLayer is specified which turned on auto macro spacing estimation.
[11/26 18:58:14     59s] Macro spacing is determined by auto spacing estimation, ..., see documentation for details.
[11/26 18:58:14     59s] MacroPlacer: Finished data reading for Block Placer
[11/26 18:58:15     59s] ... in Multi-Level Module Mode...
[11/26 18:58:15     59s] Start generating contour.
[11/26 18:58:15     59s] Completed data preparation.
[11/26 18:58:15     59s] 
[11/26 18:58:15     59s] ================== Start to Place This Module ===============
[11/26 18:58:15     59s] 
[11/26 18:58:15     59s] ==== Design Information ====
[11/26 18:58:15     59s] Core site: (0, 0) - (1400000, 1600000)
[11/26 18:58:15     59s] Num of Blocks 18 (M: 18, F: 0, O: 0)
[11/26 18:58:15     59s]  Generating virtual wall for each modules
[11/26 18:58:15     59s] ...
[11/26 18:58:15     59s] Calling Macro Packer
[11/26 18:58:15     59s] ...
[11/26 18:58:15     59s] 	 Packing whole design.
[11/26 18:58:15     59s] 
[11/26 18:58:15     59s] == Macro Placement Stage 0 (2)==
[11/26 18:58:15     59s] 
[11/26 18:58:15     59s] ---Succeed on placing blocks!
[11/26 18:58:15     59s] *** Done Macro Placing, (cpu = 0:00:00.0, mem = 2498.8M, mem_delta = 0.0M) ***
[11/26 18:58:15     59s] Num of placed blocks:   18 / 18
[11/26 18:58:15     59s] Num of unplaced blocks: 0
[11/26 18:58:15     59s] 
[11/26 18:58:15     59s] ================== Done Placing This Module ===============
[11/26 18:58:15     59s] Placing Macro with -bp mode 6.
[11/26 18:58:15     59s] *** Done refineMacro, (cpu = 0:00:00.4, mem = 2498.8M, mem_delta = 56.0M) ***
[11/26 18:58:15     59s] $$$$ RefineAll 18  macros
[11/26 18:58:15     59s] Iteration  8: Total net bbox = 1.157e+05 (5.05e+04 6.51e+04)
[11/26 18:58:15     59s]               Est.  stn bbox = 1.293e+05 (5.65e+04 7.28e+04)
[11/26 18:58:15     59s]               cpu = 0:00:02.4 real = 0:00:06.0 mem = 2498.8M
[11/26 18:58:15     59s] *** cost = 1.157e+05 (5.05e+04 6.51e+04) (cpu for global=0:00:02.4) real=472514:58:15***
[11/26 18:58:15     59s] Saved padding area to DB
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:15     59s] Cell riscv_top LLGs are deleted
[11/26 18:58:15     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:15     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:15     59s] # Resetting pin-track-align track data.
[11/26 18:58:15     59s] Solver runtime cpu: 0:00:00.5 real: 0:00:00.7
[11/26 18:58:15     59s] Core Placement runtime cpu: 0:00:01.0 real: 0:00:03.0
[11/26 18:58:15     59s] *** Free Virtual Timing Model ...(mem=2498.8M)
[11/26 18:58:16     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:16     59s] UM:*                                                                   final
[11/26 18:58:16     59s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:16     59s] UM:*                                                                   global_place
[11/26 18:58:16     59s] *** Finishing placeMacroHigh flow ***
[11/26 18:58:16     59s] ***** runMacroHigh mode(initial) =   0 
[11/26 18:58:16     59s] checkFence: found no fence violation.
[11/26 18:58:16     59s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:58:16     59s] Checking routing tracks.....
[11/26 18:58:16     59s] Checking other grids.....
[11/26 18:58:16     59s] Checking FINFET Grid is on Manufacture Grid.....
[11/26 18:58:16     59s] Checking core/die box is on Grid.....
[11/26 18:58:16     59s] **WARN: (IMPFP-7236):	DIE's corner: (700.0000000000 , 800.0000000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorplan can be used to fix this issue.
[11/26 18:58:16     59s] **WARN: (IMPFP-7238):	CORE's  corner:	(350.0000000000 , 400.0000000000)  is	NOT on PlacementGrid. You can use the getFPlanMode command to check the current grid settings and use the setFPlanMode command to  change the grid to snap to. You can also use the get_snap_grid_info command to get information on the offset and pitch of the current snap grid. To resolve this issue, use the floorPlan command.
[11/26 18:58:16     59s] Checking snap rule ......
[11/26 18:58:16     59s] Checking Row is on grid......
[11/26 18:58:16     59s] Checking AreaIO row.....
[11/26 18:58:16     59s] Checking row out of die ...
[11/26 18:58:16     59s] Checking routing blockage.....
[11/26 18:58:16     59s] Checking placement blockage.....
[11/26 18:58:16     59s] placeBlkGrid grid_type = 1 
[11/26 18:58:16     59s] Checking components.....
[11/26 18:58:16     59s] Processing tracks to init pin-track alignment.
[11/26 18:58:16     59s] z: 1, totalTracks: 1
[11/26 18:58:16     59s] z: 3, totalTracks: 1
[11/26 18:58:16     59s] z: 5, totalTracks: 1
[11/26 18:58:16     59s] z: 7, totalTracks: 1
[11/26 18:58:16     59s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:16     59s] Cell riscv_top LLGs are deleted
[11/26 18:58:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_0_0 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_0_1 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_0_2 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_0_3 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_1_0 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_1_1 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_1_2 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/CACHE_DATA_BANK_1_3 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/dcache/TAGS not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     59s] **WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_0_0 not snapped to row-site.
[11/26 18:58:16     59s] **WARN: (EMS-27):	Message (IMPFP-10013) has exceeded the current message display limit of 20.
[11/26 18:58:16     59s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_0_1 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_0_2 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_0_3 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_1_0 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_1_1 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_1_2 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/CACHE_DATA_BANK_1_3 not snapped to row-site.
[11/26 18:58:16     59s] Instance mem/icache/TAGS not snapped to row-site.
[11/26 18:58:16     59s] Checking IO Pads out of die...
[11/26 18:58:16     59s] Checking constraints (guide/region/fence).....
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s] Checking Preroutes.....
[11/26 18:58:16     59s] No. of regular pre-routes not on tracks : 0 
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s] Reporting Utilizations.....
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s] Core utilization  = 8.868297
[11/26 18:58:16     59s] TU for constraint module  mem/icache = 9503071027200.000000
[11/26 18:58:16     59s] TU for constraint module  mem/dcache = 9862882099200.000000
[11/26 18:58:16     59s] TU for group AO = 8.870629
[11/26 18:58:16     59s] Effective Utilizations
[11/26 18:58:16     59s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2489.3M, EPOCH TIME: 1701053896.219442
[11/26 18:58:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:16     59s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2489.3M, EPOCH TIME: 1701053896.219927
[11/26 18:58:16     59s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:16     59s] Core basic site is asap7sc7p5t
[11/26 18:58:16     59s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:16     59s] DP-Init: Signature of floorplan is d13226e88fcb7ec1. Signature of routing blockage is 0.
[11/26 18:58:16     59s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 18:58:16     59s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 18:58:16     59s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:16     59s] SiteArray: use 3,317,760 bytes
[11/26 18:58:16     59s] SiteArray: current memory after site array memory allocation 2489.3M
[11/26 18:58:16     59s] SiteArray: FP blocked sites are writable
[11/26 18:58:16     59s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:16     59s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2489.3M, EPOCH TIME: 1701053896.237532
[11/26 18:58:16     59s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:16     59s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2489.3M, EPOCH TIME: 1701053896.237587
[11/26 18:58:16     59s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:16     59s] Atter site array init, number of instance map data is 0.
[11/26 18:58:16     59s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.010, REAL:0.022, MEM:2489.3M, EPOCH TIME: 1701053896.241894
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:16     59s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.027, MEM:2489.3M, EPOCH TIME: 1701053896.246243
[11/26 18:58:16     59s] Average module density = 0.005.
[11/26 18:58:16     59s] Density for the design = 0.005.
[11/26 18:58:16     59s]        = stdcell_area 2821 sites (658 um^2) / alloc_area 547270 sites (127667 um^2).
[11/26 18:58:16     59s] Pin Density = 0.004625.
[11/26 18:58:16     59s]             = total # of pins 2772 / total area 599400.
[11/26 18:58:16     59s] Cell riscv_top LLGs are deleted
[11/26 18:58:16     59s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:16     59s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:16     59s] # Resetting pin-track-align track data.
[11/26 18:58:16     59s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s] *** Summary of all messages that are not suppressed in this session:
[11/26 18:58:16     59s] Severity  ID               Count  Summary                                  
[11/26 18:58:16     59s] WARNING   IMPFP-7238           1  CORE's  corner:	%s  is	NOT on %s. You ca...
[11/26 18:58:16     59s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[11/26 18:58:16     59s] WARNING   IMPFP-10013         36  Halo should be created around block %s a...
[11/26 18:58:16     59s] WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
[11/26 18:58:16     59s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:58:16     59s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:58:16     59s] WARNING   IMPDC-348            7  The output pin %s is connected to power/...
[11/26 18:58:16     59s] WARNING   IMPAFP-9024          3  This command is hidden and will be obsol...
[11/26 18:58:16     59s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[11/26 18:58:16     59s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/26 18:58:16     59s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/26 18:58:16     59s] *** Message Summary: 65 warning(s), 0 error(s)
[11/26 18:58:16     59s] 
[11/26 18:58:16     59s] Starting IO pin assignment...
[11/26 18:58:16     59s] The design is not placed. Using create_floorplan based method for pin assignment.
[11/26 18:58:16     59s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1
[11/26 18:58:16     59s] INFO: Assigning 1 floating pins in partition riscv_top.
[11/26 18:58:16     59s] **WARN: (IMPMSMV-8630):	Power domain (AO) in view (PVT_0P63V_100C.setup_view) has no user defined operating condition.
[11/26 18:58:16     59s] Type 'man IMPMSMV-8630' for more detail.
[11/26 18:58:16     59s] **WARN: (IMPMSMV-8630):	Power domain (AO) in view (PVT_0P77V_0C.hold_view) has no user defined operating condition.
[11/26 18:58:16     59s] Type 'man IMPMSMV-8630' for more detail.
[11/26 18:58:16     59s] **WARN: (IMPMSMV-8660):	No available AO buffer for power domain (AO) in view (PVT_0P63V_100C.setup_view).
[11/26 18:58:16     59s] Type 'man IMPMSMV-8660' for more detail.
[11/26 18:58:16     59s] **WARN: (IMPMSMV-8660):	No available AO buffer for power domain (AO) in view (PVT_0P77V_0C.hold_view).
[11/26 18:58:16     59s] Type 'man IMPMSMV-8660' for more detail.
[11/26 18:58:16     59s] Verifying P/G connection of power domain - 'AO'.
[11/26 18:58:16     59s] Writing nets crossing power domain boundary and needing shifter cell in report file 'chkd_shifter.rpt'.
[11/26 18:58:16     59s] Verifying CPF level_shifter rules ...
[11/26 18:58:16     59s] Found 0 net missing required shifter
[11/26 18:58:16     59s] Writing nets crossing power domain boundary and needing isolation cell in report file 'chkd_isolation.rpt'.
[11/26 18:58:16     59s] Verifying CPF isolation rules ...
[11/26 18:58:16     59s] Found 0 net missing required isolation cell
[11/26 18:58:16     60s] Completed IO pin assignment.
[11/26 18:58:16     60s] There are 0 path_groups defined before optimization.
[11/26 18:58:16     60s] Configuring iSpatial control settings
[11/26 18:58:16     60s] Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
[11/26 18:58:16     60s] **WARN: (IMPSYC-881):	You have enabled beta feature newExpressflow. Usage
[11/26 18:58:16     60s]       and support of this beta feature are subject to prior agreement with Cadence.
[11/26 18:58:16     60s]       In addition, Cadence assumes you understand the feature limitations and
[11/26 18:58:16     60s]       expected results.
[11/26 18:58:16     60s]       Contact your Cadence representative if you have any questions.
[11/26 18:58:16     60s]       If you have turned on this feature by mistake, you can turn it off by
[11/26 18:58:16     60s]       resetting the newExpressflow variable to 0, via
[11/26 18:58:16     60s]       "set_beta_feature newExpressflow 0 ".
[11/26 18:58:16     60s] Genus has configured non-incremental Spatial Extreme flow.
[11/26 18:58:16     60s] rcp::optimization1_place_opt_design__phys_syn__out_dir___innovus__prefix_invs2genus_final.882592590005413
[11/26 18:58:16     60s] place_opt_design -phys_syn -out_dir ./innovus -prefix invs2genus_final
[11/26 18:58:16     60s] Begin: Design checking
[11/26 18:58:16     60s]         Checking 'power_intent' category...
[11/26 18:58:16     60s]         Messages issued during checks:
[11/26 18:58:16     60s] -------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] | ID                | Severity  | Count       | Description                                                             |
[11/26 18:58:16     60s] -------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] | IMPMSMV-8630      | warning   | 2           | Power domain (%s) in view (%s) has no user defined operating condition. |
[11/26 18:58:16     60s] | IMPMSMV-8660      | warning   | 2           | No available AO buffer for power domain (%s) in view (%s).              |
[11/26 18:58:16     60s] -------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] 		(Real time: 0:00:00.0, Memory: 2332.3M)
[11/26 18:58:16     60s] 
[11/26 18:58:16     60s]         Checking 'place' category...
[11/26 18:58:16     60s] Ending "check_follow_pin_not_overlap_with_hard_macro" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.5M, current mem=2143.0M)
[11/26 18:58:16     60s] Ending "check_macro_pin_on_track" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.0M, current mem=2143.0M)
[11/26 18:58:16     60s] Checking constraints (fence).....
[11/26 18:58:16     60s] Ending "check_macro_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] Ending "check_io_pad_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] Ending "check_constraint_blockage_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] Checking constraints (fence).....
[11/26 18:58:16     60s] Ending "check_fence_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_0_0 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_0_1 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_0_2 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_0_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_0_3 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_1_0 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_1 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_1_1 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_2 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_1_2 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/CACHE_DATA_BANK_1_3 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/CACHE_DATA_BANK_1_3 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/dcache/TAGS and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/dcache/TAGS not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's width is not multiple of default tech site's width.
[11/26 18:58:16     60s] **WARN: (IMPFP-10013):	Halo should be created around block mem/icache/CACHE_DATA_BANK_0_0 and snapping rules are not checked since it's height is not multiple of default tech site's height.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_0_0 not snapped to row-site.
[11/26 18:58:16     60s] **WARN: (EMS-27):	Message (IMPFP-10013) has exceeded the current message display limit of 20.
[11/26 18:58:16     60s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_0_1 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_0_2 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_0_3 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_1_0 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_1_1 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_1_2 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/CACHE_DATA_BANK_1_3 not snapped to row-site.
[11/26 18:58:16     60s] Instance mem/icache/TAGS not snapped to row-site.
[11/26 18:58:16     60s] Ending "check_component_status" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] Checking Row is on grid......
[11/26 18:58:16     60s] Ending "check_row_on_grid" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2143.1M, current mem=2143.1M)
[11/26 18:58:16     60s] **WARN: (CHKPLC-11):	Macro cell <SRAM2RW16x32> should have a fully covered obstruction.
[11/26 18:58:16     60s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:16     60s] Ending "check_fixed_inst_alignment" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2144.1M, current mem=2144.1M)
[11/26 18:58:16     60s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:16     60s] Average module density = 0.005.
[11/26 18:58:16     60s] Density for the design = 0.005.
[11/26 18:58:16     60s]        = stdcell_area 2821 sites (658 um^2) / alloc_area 547270 sites (127667 um^2).
[11/26 18:58:16     60s] Pin Density = 0.004625.
[11/26 18:58:16     60s]             = total # of pins 2772 / total area 599400.
[11/26 18:58:16     60s] Ending "check_module_density" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2144.1M, current mem=2144.1M)
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 0.540000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 1.620000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 2.700000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 3.780000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 4.860000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 5.940000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 7.020000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 8.100000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 9.180000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 10.260000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 11.340000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 12.420000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 13.500000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 14.580000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 15.660000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 16.740000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 17.820000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 18.900000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 19.980000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (IMPPP-4422):	Followpin wire is missing at row {174.960000 21.060000}. This may cause PG connectivity issues for cells that are placed at this location.
[11/26 18:58:16     60s] **WARN: (EMS-27):	Message (IMPPP-4422) has exceeded the current message display limit of 20.
[11/26 18:58:16     60s] To increase the message display limit, refer to the product command reference manual.
[11/26 18:58:16     60s]         Messages issued during checks:
[11/26 18:58:16     60s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] | ID                | Severity  | Count       | Description                                                                                                                 |
[11/26 18:58:16     60s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] | CHKPLC-11         | warning   | 1           | Macro cell <%s> should have a fully covered obstruction.                                                                    |
[11/26 18:58:16     60s] | IMPPP-4422        | warning   | 21          | Followpin wire is missing at row {%f %f}. This may cause PG connectivity issues for cells that are placed at this location. |
[11/26 18:58:16     60s] | IMPFP-10122       | info      | 18          | Instance %s not snapped to row-site.                                                                                        |
[11/26 18:58:16     60s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:16     60s] 		(Real time: 0:00:00.0, Memory: 2332.3M)
[11/26 18:58:16     60s] 
[11/26 18:58:16     60s]         Checking 'opt' category...
[11/26 18:58:19     63s] *** CheckDesignCatOpt #1 [begin] (check_design_opt #1) : totSession cpu/real = 0:01:00.3/0:01:06.4 (0.9), mem = 2332.3M
[11/26 18:58:19     63s] Extraction called for design 'riscv_top' of instances=243 and nets=3789 using extraction engine 'pre_route' .
[11/26 18:58:19     63s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 18:58:19     63s] Type 'man IMPEXT-3530' for more detail.
[11/26 18:58:19     63s] pre_route RC Extraction called for design riscv_top.
[11/26 18:58:19     63s] RC Extraction called in multi-corner(2) mode.
[11/26 18:58:19     63s] RCMode: PreRoute
[11/26 18:58:19     63s]       RC Corner Indexes            0       1   
[11/26 18:58:19     63s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/26 18:58:19     63s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:19     63s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:19     63s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:19     63s] Shrink Factor                : 1.00000
[11/26 18:58:19     63s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 18:58:19     63s] Using Quantus QRC technology file ...
[11/26 18:58:19     63s] Updating RC grid for preRoute extraction ...
[11/26 18:58:19     63s] Initializing multi-corner resistance tables ...
[11/26 18:58:19     63s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2332.258M)
[11/26 18:58:19     63s] #################################################################################
[11/26 18:58:19     63s] # Design Stage: PreRoute
[11/26 18:58:19     63s] # Design Name: riscv_top
[11/26 18:58:19     63s] # Design Mode: 90nm
[11/26 18:58:19     63s] # Analysis Mode: MMMC Non-OCV 
[11/26 18:58:19     63s] # Parasitics Mode: No SPEF/RCDB 
[11/26 18:58:19     63s] # Signoff Settings: SI Off 
[11/26 18:58:19     63s] #################################################################################
[11/26 18:58:19     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:19     63s] **WARN: (IMPOPT-7276):	225 instance(s) out of 225 are unplaced.
[11/26 18:58:19     63s] **WARN: (IMPOPT-2901):	Design is not placed. Place the design before running
[11/26 18:58:19     63s] Type 'man IMPOPT-2901' for more detail.
[11/26 18:58:19     63s] **WARN: (IMPOPT-2908):	Maximum transition -0.000 is too small compared to maximum transition threshold 0.319, this would result in excessive buffering.
[11/26 18:58:19     63s] **INFO: Skipping check RC Nets: check disabled
[11/26 18:58:19     63s] *** CheckDesignCatOpt #1 [finish] (check_design_opt #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:01:03.1/0:01:09.3 (0.9), mem = 2424.2M
[11/26 18:58:19     63s] 
[11/26 18:58:19     63s] =============================================================================================
[11/26 18:58:19     63s]  Step TAT Report : CheckDesignCatOpt #1 / check_design_opt #1                   22.12-s080_1
[11/26 18:58:19     63s] =============================================================================================
[11/26 18:58:19     63s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:58:19     63s] ---------------------------------------------------------------------------------------------
[11/26 18:58:19     63s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  16.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 18:58:19     63s] [ CheckInitTiming        ]      1   0:00:00.4  (  13.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 18:58:19     63s] [ CheckDesignStatus      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckPhysical          ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 18:58:19     63s] [ CheckOptConstraints    ]      1   0:00:01.8  (  64.1 % )     0:00:01.8 /  0:00:01.8    1.0
[11/26 18:58:19     63s] [ CheckTimingSetup       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckOptIgnoredInst    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckOptIgnoredNets    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckOptFlowSetup      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckPowerOptSetup     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckRouteAwareOpt     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckStackViaInRule    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckRCNets            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ CheckEEQCells          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:58:19     63s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 18:58:19     63s] [ ExtractRC              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 18:58:19     63s] [ TimingUpdate           ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 18:58:19     63s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.2
[11/26 18:58:19     63s] ---------------------------------------------------------------------------------------------
[11/26 18:58:19     63s]  CheckDesignCatOpt #1 TOTAL         0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[11/26 18:58:19     63s] ---------------------------------------------------------------------------------------------
[11/26 18:58:19     63s] 
[11/26 18:58:19     63s]         Messages issued during checks:
[11/26 18:58:19     63s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:19     63s] | ID                | Severity  | Count       | Description                                                                                                                   |
[11/26 18:58:19     63s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:19     63s] | IMPOPT-2901       | warning   | 1           | Design is not placed. Place the design before running                                                                         |
[11/26 18:58:19     63s] | IMPOPT-2908       | warning   | 1           | Maximum transition %.3f is too small compared to maximum transition threshold %.3f, this would result in excessive buffering. |
[11/26 18:58:19     63s] | IMPOPT-7276       | warning   | 1           | %d instance(s) out of %d are unplaced.                                                                                        |
[11/26 18:58:19     63s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/26 18:58:19     63s] 		(Real time: 0:00:03.0, Memory: 2424.2M)
[11/26 18:58:19     63s] 
[11/26 18:58:19     63s] **INFO: Identified 0 error(s) and 29 warning(s) during 'check_design -type {place opt power_intent}'.
[11/26 18:58:19     63s]         The details of the error(s) and warning(s) can be found in report './innovus/invs2genus_final_check_design.rpt'
[11/26 18:58:19     63s] End: Design checking
[11/26 18:58:19     63s] **INFO: User settings:
[11/26 18:58:19     63s] setAnalysisMode -virtualIPO                         false
[11/26 18:58:19     63s] setDelayCalMode -engine                             aae
[11/26 18:58:19     63s] design_bottom_routing_layer                         M2
[11/26 18:58:19     63s] design_power_effort                                 none
[11/26 18:58:19     63s] extract_rc_pre_place_cap_scale_factor               0.37
[11/26 18:58:19     63s] extract_rc_pre_place_fanout_penalty                 0.0
[11/26 18:58:19     63s] extract_rc_pre_place_fanout_threshold               10
[11/26 18:58:19     63s] extract_rc_pre_place_res_scale_factor               0.9356
[11/26 18:58:19     63s] extract_rc_pre_place_site_size                      1.224
[11/26 18:58:19     63s] extract_rc_pre_place_wire_length_slope              3.5972
[11/26 18:58:19     63s] extract_rc_pre_place_wire_length_y0                 1.3472
[11/26 18:58:19     63s] extract_rc_shrink_factor                            1.0
[11/26 18:58:19     63s] opt_enable_podv2_clock_opt_flow                     false
[11/26 18:58:19     63s] opt_leakage_to_dynamic_ratio                        1.0
[11/26 18:58:19     63s] opt_multi_bit_flop_opt                              false
[11/26 18:58:19     63s] opt_remove_redundant_insts                          false
[11/26 18:58:19     63s] opt_skew                                            true
[11/26 18:58:19     63s] opt_skew_pre_cts                                    true
[11/26 18:58:19     63s] opt_spatial_power_driven                            false
[11/26 18:58:19     63s] place_global_cong_effort                            auto
[11/26 18:58:19     63s] place_global_place_io_pins                          true
[11/26 18:58:19     63s] place_global_reorder_scan                           false
[11/26 18:58:19     63s] setPlaceMode -MXPBoundaryLevel                      7
[11/26 18:58:19     63s] setPlaceMode -MXPConstraintFile                     {}
[11/26 18:58:19     63s] setPlaceMode -MXPControlSetting                     0
[11/26 18:58:19     63s] setPlaceMode -MXPLogicHierAware                     0
[11/26 18:58:19     63s] setPlaceMode -MXPPreplaceSetting                    5
[11/26 18:58:19     63s] setPlaceMode -MXPRefineSetting                      17
[11/26 18:58:19     63s] setPlaceMode -timingDriven                          true
[11/26 18:58:19     63s] getAnalysisMode -virtualIPO                         false
[11/26 18:58:19     63s] getDelayCalMode -engine                             aae
[11/26 18:58:19     63s] getPlaceMode -MXPBoundaryLevel                      7
[11/26 18:58:19     63s] getPlaceMode -MXPConstraintFile                     {}
[11/26 18:58:19     63s] getPlaceMode -MXPControlSetting                     0
[11/26 18:58:19     63s] getPlaceMode -MXPLogicHierAware                     0
[11/26 18:58:19     63s] getPlaceMode -MXPPreplaceSetting                    5
[11/26 18:58:19     63s] getPlaceMode -MXPRefineSetting                      17
[11/26 18:58:19     63s] getPlaceMode -timingDriven                          true
[11/26 18:58:19     63s] getAnalysisMode -virtualIPO                         false
[11/26 18:58:19     63s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:03.1/0:01:09.3 (0.9), mem = 2424.2M
[11/26 18:58:19     63s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/26 18:58:19     63s] 'set_default_switching_activity' finished successfully.
[11/26 18:58:19     63s] *** Starting GigaPlace ***
[11/26 18:58:19     63s] Starting extreme-effort iSpatial flow
[11/26 18:58:19     63s] #optDebug: fT-E <X 2 3 1 0>
[11/26 18:58:19     63s] #optDebug: fT-E <X 2 3 1 0>
[11/26 18:58:19     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:2424.2M, EPOCH TIME: 1701053899.630362
[11/26 18:58:19     63s] Processing tracks to init pin-track alignment.
[11/26 18:58:19     63s] z: 1, totalTracks: 1
[11/26 18:58:19     63s] z: 3, totalTracks: 1
[11/26 18:58:19     63s] z: 5, totalTracks: 1
[11/26 18:58:19     63s] z: 7, totalTracks: 1
[11/26 18:58:19     63s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:19     63s] Cell riscv_top LLGs are deleted
[11/26 18:58:19     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] # Building AO llgBox search-tree.
[11/26 18:58:19     63s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2421.1M, EPOCH TIME: 1701053899.634635
[11/26 18:58:19     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2421.1M, EPOCH TIME: 1701053899.634877
[11/26 18:58:19     63s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:19     63s] Core basic site is asap7sc7p5t
[11/26 18:58:19     63s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:19     63s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 18:58:19     63s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 18:58:19     63s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:19     63s] SiteArray: use 3,317,760 bytes
[11/26 18:58:19     63s] SiteArray: current memory after site array memory allocation 2424.2M
[11/26 18:58:19     63s] SiteArray: FP blocked sites are writable
[11/26 18:58:19     63s] PD AO has 0 placeable physical insts.
[11/26 18:58:19     63s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:19     63s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2424.2M, EPOCH TIME: 1701053899.657425
[11/26 18:58:19     63s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:19     63s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.000, REAL:0.002, MEM:2424.2M, EPOCH TIME: 1701053899.659269
[11/26 18:58:19     63s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:19     63s] Atter site array init, number of instance map data is 0.
[11/26 18:58:19     63s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.029, MEM:2424.2M, EPOCH TIME: 1701053899.663672
[11/26 18:58:19     63s] 
[11/26 18:58:19     63s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:19     63s] OPERPROF:     Starting CMU at level 3, MEM:2424.2M, EPOCH TIME: 1701053899.668553
[11/26 18:58:19     63s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2424.2M, EPOCH TIME: 1701053899.669641
[11/26 18:58:19     63s] 
[11/26 18:58:19     63s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:58:19     63s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.030, REAL:0.037, MEM:2424.2M, EPOCH TIME: 1701053899.671904
[11/26 18:58:19     63s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2424.2M, EPOCH TIME: 1701053899.671962
[11/26 18:58:19     63s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.007, MEM:2424.2M, EPOCH TIME: 1701053899.678921
[11/26 18:58:19     63s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2424.2MB).
[11/26 18:58:19     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.056, MEM:2424.2M, EPOCH TIME: 1701053899.686416
[11/26 18:58:19     63s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2424.3M, EPOCH TIME: 1701053899.686466
[11/26 18:58:19     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:19     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] Cell riscv_top LLGs are deleted
[11/26 18:58:19     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:19     63s] # Resetting pin-track-align track data.
[11/26 18:58:19     63s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.012, MEM:2413.2M, EPOCH TIME: 1701053899.698616
[11/26 18:58:19     63s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:03.2/0:01:09.4 (0.9), mem = 2413.2M
[11/26 18:58:19     63s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:58:19     63s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 123, percentage of missing scan cell = 0.00% (0 / 123)
[11/26 18:58:19     63s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/26 18:58:19     63s] Type 'man IMPEXT-3493' for more detail.
[11/26 18:58:19     63s] no activity file in design. spp won't run.
[11/26 18:58:19     63s] #Start colorize_geometry on Sun Nov 26 18:58:19 2023
[11/26 18:58:19     63s] #
[11/26 18:58:19     63s] ### Time Record (colorize_geometry) is installed.
[11/26 18:58:19     63s] ### Time Record (Pre Callback) is installed.
[11/26 18:58:19     63s] ### Time Record (Pre Callback) is uninstalled.
[11/26 18:58:19     63s] ### Time Record (DB Import) is installed.
[11/26 18:58:19     63s] ### info: trigger incremental cell import ( 905 new cells ).
[11/26 18:58:19     63s] ### info: trigger incremental reloading library data ( #cell = 905 ).
[11/26 18:58:19     63s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=423900868 placement=1707305471 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1
[11/26 18:58:19     63s] ### Time Record (DB Import) is uninstalled.
[11/26 18:58:19     63s] ### Time Record (DB Export) is installed.
[11/26 18:58:19     63s] ### export design design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=423900868 placement=1707305471 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1
[11/26 18:58:19     63s] ### Time Record (DB Export) is uninstalled.
[11/26 18:58:19     63s] ### Time Record (Post Callback) is installed.
[11/26 18:58:19     63s] ### Time Record (Post Callback) is uninstalled.
[11/26 18:58:19     63s] #
[11/26 18:58:19     63s] #colorize_geometry statistics:
[11/26 18:58:19     63s] #Cpu time = 00:00:00
[11/26 18:58:19     63s] #Elapsed time = 00:00:00
[11/26 18:58:19     63s] #Increased memory = 0.58 (MB)
[11/26 18:58:19     63s] #Total memory = 2241.25 (MB)
[11/26 18:58:19     63s] #Peak memory = 2370.36 (MB)
[11/26 18:58:19     63s] #Number of warnings = 0
[11/26 18:58:19     63s] #Total number of warnings = 8
[11/26 18:58:19     63s] #Number of fails = 0
[11/26 18:58:19     63s] #Total number of fails = 0
[11/26 18:58:19     63s] #Complete colorize_geometry on Sun Nov 26 18:58:19 2023
[11/26 18:58:19     63s] #
[11/26 18:58:19     63s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1
[11/26 18:58:19     63s] ### Time Record (colorize_geometry) is uninstalled.
[11/26 18:58:19     63s] ### 
[11/26 18:58:19     63s] ###   Scalability Statistics
[11/26 18:58:19     63s] ### 
[11/26 18:58:19     63s] ### ------------------------+----------------+----------------+----------------+
[11/26 18:58:19     63s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/26 18:58:19     63s] ### ------------------------+----------------+----------------+----------------+
[11/26 18:58:19     63s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/26 18:58:19     63s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/26 18:58:19     63s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/26 18:58:20     63s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/26 18:58:20     63s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/26 18:58:20     63s] ### ------------------------+----------------+----------------+----------------+
[11/26 18:58:20     63s] ### 
[11/26 18:58:20     63s] {MMLU 0 0 1507}
[11/26 18:58:20     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=2413.2M
[11/26 18:58:20     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=2413.2M
[11/26 18:58:20     63s] *** Start delete_buffer_trees ***
[11/26 18:58:20     63s] Info: Detect buffers to remove automatically.
[11/26 18:58:20     63s] Analyzing netlist ...
[11/26 18:58:20     63s] Updating netlist
[11/26 18:58:20     63s] 
[11/26 18:58:20     63s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:58:20     63s] 
[11/26 18:58:20     63s] Creating Lib Analyzer ...
[11/26 18:58:20     63s] Total number of usable buffers from Lib Analyzer: 51 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[11/26 18:58:20     63s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[11/26 18:58:20     63s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:58:20     63s] 
[11/26 18:58:20     63s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:58:22     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:06 mem=2427.3M
[11/26 18:58:22     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:06 mem=2427.3M
[11/26 18:58:22     65s] Creating Lib Analyzer, finished. 
[11/26 18:58:22     66s] *summary: 2 instances (buffers/inverters) removed
[11/26 18:58:22     66s] *** Finish delete_buffer_trees (0:00:02.6) ***
[11/26 18:58:22     66s] 
[11/26 18:58:22     66s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:58:22     66s] Deleting Lib Analyzer.
[11/26 18:58:22     66s] 
[11/26 18:58:22     66s] TimeStamp Deleting Cell Server End ...
[11/26 18:58:22     66s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/26 18:58:22     66s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2435.3M, EPOCH TIME: 1701053902.925614
[11/26 18:58:22     66s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2435.3M, EPOCH TIME: 1701053902.925722
[11/26 18:58:22     66s] no activity file in design. spp won't run.
[11/26 18:58:22     66s] Deleted 0 physical inst  (cell - / prefix -).
[11/26 18:58:22     66s] Processing tracks to init pin-track alignment.
[11/26 18:58:22     66s] z: 1, totalTracks: 1
[11/26 18:58:22     66s] z: 3, totalTracks: 1
[11/26 18:58:22     66s] z: 5, totalTracks: 1
[11/26 18:58:22     66s] z: 7, totalTracks: 1
[11/26 18:58:22     66s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:22     66s] INFO: #ExclusiveGroups=0
[11/26 18:58:22     66s] INFO: There are no Exclusive Groups.
[11/26 18:58:22     66s] No user-set net weight.
[11/26 18:58:22     66s] Net fanout histogram:
[11/26 18:58:22     66s] 2		: 184 (47.7%) nets
[11/26 18:58:22     66s] 3		: 14 (3.6%) nets
[11/26 18:58:22     66s] 4     -	14	: 184 (47.7%) nets
[11/26 18:58:22     66s] 15    -	39	: 3 (0.8%) nets
[11/26 18:58:22     66s] 40    -	79	: 1 (0.3%) nets
[11/26 18:58:22     66s] 80    -	159	: 0 (0.0%) nets
[11/26 18:58:22     66s] 160   -	319	: 0 (0.0%) nets
[11/26 18:58:22     66s] 320   -	639	: 0 (0.0%) nets
[11/26 18:58:22     66s] 640   -	1279	: 0 (0.0%) nets
[11/26 18:58:22     66s] 1280  -	2559	: 0 (0.0%) nets
[11/26 18:58:22     66s] 2560  -	5119	: 0 (0.0%) nets
[11/26 18:58:22     66s] 5120+		: 0 (0.0%) nets
[11/26 18:58:22     66s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/26 18:58:22     66s] Scan chains were not defined.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:22     66s] Cell riscv_top LLGs are deleted
[11/26 18:58:22     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:22     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:22     66s] # Building AO llgBox search-tree.
[11/26 18:58:22     66s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2435.3M, EPOCH TIME: 1701053902.938241
[11/26 18:58:22     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:22     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:22     66s] #std cell=224 (0 fixed + 224 movable) #buf cell=0 #inv cell=19 #block=18 (0 floating + 18 preplaced)
[11/26 18:58:22     66s] #ioInst=0 #net=386 #term=1650 #term/net=4.27, #fixedIo=0, #floatIo=0, #fixedPin=141, #floatPin=0
[11/26 18:58:22     66s] stdCell: 224 single + 0 double + 0 multi
[11/26 18:58:22     66s] Total standard cell length = 0.6087 (mm), area = 0.0007 (mm^2)
[11/26 18:58:22     66s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2435.3M, EPOCH TIME: 1701053902.938443
[11/26 18:58:22     66s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:22     66s] Core basic site is asap7sc7p5t
[11/26 18:58:22     66s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:22     66s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 18:58:22     66s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 18:58:22     66s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:22     66s] SiteArray: use 3,317,760 bytes
[11/26 18:58:22     66s] SiteArray: current memory after site array memory allocation 2435.3M
[11/26 18:58:22     66s] SiteArray: FP blocked sites are writable
[11/26 18:58:22     66s] PD AO has 0 placeable physical insts.
[11/26 18:58:22     66s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:22     66s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2435.3M, EPOCH TIME: 1701053902.955075
[11/26 18:58:22     66s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:22     66s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.004, MEM:2435.3M, EPOCH TIME: 1701053902.959054
[11/26 18:58:22     66s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:22     66s] Atter site array init, number of instance map data is 0.
[11/26 18:58:22     66s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.027, MEM:2435.3M, EPOCH TIME: 1701053902.965138
[11/26 18:58:22     66s] 
[11/26 18:58:22     66s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:22     66s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.031, MEM:2435.3M, EPOCH TIME: 1701053902.969696
[11/26 18:58:22     66s] 
[11/26 18:58:22     66s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:22     66s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2435.3M, EPOCH TIME: 1701053902.984041
[11/26 18:58:22     66s] Average module density = 0.005.
[11/26 18:58:22     66s] Density for the design = 0.005.
[11/26 18:58:22     66s]        = stdcell_area 2818 sites (657 um^2) / alloc_area 547270 sites (127667 um^2).
[11/26 18:58:22     66s] Pin Density = 0.002753.
[11/26 18:58:22     66s]             = total # of pins 1650 / total area 599400.
[11/26 18:58:22     66s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.010, REAL:0.004, MEM:2435.3M, EPOCH TIME: 1701053902.987675
[11/26 18:58:22     66s] OPERPROF: Starting pre-place ADS at level 1, MEM:2435.3M, EPOCH TIME: 1701053902.989633
[11/26 18:58:22     66s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2435.3M, EPOCH TIME: 1701053902.999414
[11/26 18:58:22     66s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2435.3M, EPOCH TIME: 1701053902.999565
[11/26 18:58:22     66s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2435.3M, EPOCH TIME: 1701053902.999682
[11/26 18:58:23     66s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2435.3M, EPOCH TIME: 1701053903.001198
[11/26 18:58:23     66s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2435.3M, EPOCH TIME: 1701053903.003190
[11/26 18:58:23     66s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.003, MEM:2435.3M, EPOCH TIME: 1701053903.005712
[11/26 18:58:23     66s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2435.3M, EPOCH TIME: 1701053903.007619
[11/26 18:58:23     66s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2435.3M, EPOCH TIME: 1701053903.007874
[11/26 18:58:23     66s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.009, MEM:2435.3M, EPOCH TIME: 1701053903.010620
[11/26 18:58:23     66s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.014, MEM:2435.3M, EPOCH TIME: 1701053903.012927
[11/26 18:58:23     66s] ADSU 0.005 -> 0.005. site 547270.000 -> 541313.100. GS 8.640
[11/26 18:58:23     66s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.032, MEM:2435.3M, EPOCH TIME: 1701053903.021593
[11/26 18:58:23     66s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2424.3M, EPOCH TIME: 1701053903.026103
[11/26 18:58:23     66s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2424.3M, EPOCH TIME: 1701053903.026189
[11/26 18:58:23     66s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1701053903.026221
[11/26 18:58:23     66s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1701053903.026252
[11/26 18:58:23     66s] Initial padding reaches pin density 0.462 for top
[11/26 18:58:23     66s] InitPadU 0.005 -> 0.006 for top
[11/26 18:58:23     66s] OPERPROF: Starting Section-Head-Init at level 1, MEM:2424.3M, EPOCH TIME: 1701053903.041604
[11/26 18:58:23     66s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.010, REAL:0.005, MEM:2424.3M, EPOCH TIME: 1701053903.046665
[11/26 18:58:23     66s] === lastAutoLevel = 10 
[11/26 18:58:23     66s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:2424.3M, EPOCH TIME: 1701053903.048808
[11/26 18:58:23     66s] no activity file in design. spp won't run.
[11/26 18:58:23     66s] [spp] 0
[11/26 18:58:23     66s] [adp] 0:1:1:3
[11/26 18:58:23     66s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:2424.3M, EPOCH TIME: 1701053903.049055
[11/26 18:58:23     66s] no activity file in design. spp won't run.
[11/26 18:58:23     66s] no activity file in design. spp won't run.
[11/26 18:58:23     66s] OPERPROF: Starting NP-MAIN at level 1, MEM:2424.3M, EPOCH TIME: 1701053903.049513
[11/26 18:58:23     66s] Clock gating cells determined by native netlist tracing.
[11/26 18:58:23     66s] OPERPROF:   Starting NP-Place at level 2, MEM:2424.3M, EPOCH TIME: 1701053903.052414
[11/26 18:58:23     66s] Iteration  1: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
[11/26 18:58:23     66s]               Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
[11/26 18:58:23     66s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2444.3M
[11/26 18:58:23     66s] Iteration  2: Total net bbox = 3.379e+04 (1.76e+04 1.62e+04)
[11/26 18:58:23     66s]               Est.  stn bbox = 3.868e+04 (2.04e+04 1.83e+04)
[11/26 18:58:23     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2444.3M
[11/26 18:58:23     66s] OPERPROF:     Starting InitSKP at level 3, MEM:2444.3M, EPOCH TIME: 1701053903.157947
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:23     66s] TLC MultiMap info (StdDelay):
[11/26 18:58:23     66s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:23     66s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:23     66s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:23     66s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:23     66s]  Setting StdDelay to: 5.9ps
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Deleting Cell Server End ...
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:23     66s] TLC MultiMap info (StdDelay):
[11/26 18:58:23     66s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:23     66s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:23     66s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:23     66s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:23     66s]  Setting StdDelay to: 5.9ps
[11/26 18:58:23     66s] 
[11/26 18:58:23     66s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:25     68s] 
[11/26 18:58:25     68s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:58:25     68s] 
[11/26 18:58:25     68s] TimeStamp Deleting Cell Server End ...
[11/26 18:58:25     68s] 
[11/26 18:58:25     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:25     68s] TLC MultiMap info (StdDelay):
[11/26 18:58:25     68s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:25     68s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:25     68s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:25     68s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:25     68s]  Setting StdDelay to: 5.9ps
[11/26 18:58:25     68s] 
[11/26 18:58:25     68s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:28     71s] *** Distribution of endpoint levels
[11/26 18:58:28     71s]   [0-9]: 964 / 968 = 99.59%
[11/26 18:58:28     71s]   [10-19]: 4 / 968 = 0.41%
[11/26 18:58:28     71s]   [20-29]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [30-39]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [40-49]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [50-59]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [60-69]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [70-79]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [80-89]: 0 / 968 = 0.00%
[11/26 18:58:28     71s]   [90+]: 0 / 968 = 0.00%
[11/26 18:58:28     71s] Max Level = 13, on mem/icache/memory_rw_ctr_reg[0]295/D
[11/26 18:58:28     71s] OPERPROF:     Finished InitSKP at level 3, CPU:5.080, REAL:5.117, MEM:2672.2M, EPOCH TIME: 1701053908.275424
[11/26 18:58:28     71s] *** Finished SKP initialization (cpu=0:00:05.1, real=0:00:05.0)***
[11/26 18:58:28     71s] Iteration  3: Total net bbox = 1.438e+04 (1.10e+04 3.38e+03)
[11/26 18:58:28     71s]               Est.  stn bbox = 1.885e+04 (1.40e+04 4.88e+03)
[11/26 18:58:28     71s]               cpu = 0:00:05.2 real = 0:00:05.0 mem = 2682.2M
[11/26 18:58:28     71s] Iteration  4: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
[11/26 18:58:28     71s]               Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
[11/26 18:58:28     71s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2660.2M
[11/26 18:58:28     71s] Iteration  5: Total net bbox = 1.380e+04 (1.06e+04 3.22e+03)
[11/26 18:58:28     71s]               Est.  stn bbox = 1.828e+04 (1.36e+04 4.71e+03)
[11/26 18:58:28     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2660.2M
[11/26 18:58:28     71s] OPERPROF:   Finished NP-Place at level 2, CPU:5.330, REAL:5.406, MEM:2660.2M, EPOCH TIME: 1701053908.458648
[11/26 18:58:28     71s] OPERPROF: Finished NP-MAIN at level 1, CPU:5.330, REAL:5.412, MEM:2660.2M, EPOCH TIME: 1701053908.461604
[11/26 18:58:28     71s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2660.2M, EPOCH TIME: 1701053908.471207
[11/26 18:58:28     71s] *Info(CAP): clkGateAware moves 1 insts, mean move: 7.16 um, max move: 7.16 um
[11/26 18:58:28     71s] *Info(CAP): max move on inst (cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST): (33.14, 20.57) --> (29.00, 17.54)
[11/26 18:58:28     71s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2660.2M, EPOCH TIME: 1701053908.471556
[11/26 18:58:28     71s] OPERPROF: Starting NP-MAIN at level 1, MEM:2660.2M, EPOCH TIME: 1701053908.471624
[11/26 18:58:28     71s] OPERPROF:   Starting NP-Place at level 2, MEM:2660.2M, EPOCH TIME: 1701053908.475785
[11/26 18:58:28     71s] Iteration  6: Total net bbox = 1.493e+04 (1.13e+04 3.63e+03)
[11/26 18:58:28     71s]               Est.  stn bbox = 1.937e+04 (1.43e+04 5.10e+03)
[11/26 18:58:28     71s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2660.2M
[11/26 18:58:28     71s] OPERPROF:   Finished NP-Place at level 2, CPU:0.300, REAL:0.293, MEM:2660.2M, EPOCH TIME: 1701053908.768296
[11/26 18:58:28     71s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.300, REAL:0.298, MEM:2660.2M, EPOCH TIME: 1701053908.769526
[11/26 18:58:28     71s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2660.2M, EPOCH TIME: 1701053908.769659
[11/26 18:58:28     71s] *Info(CAP): clkGateAware moves 1 insts, mean move: 16.72 um, max move: 16.72 um
[11/26 18:58:28     71s] *Info(CAP): max move on inst (cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST): (44.31, 25.93) --> (57.98, 22.88)
[11/26 18:58:28     71s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2660.2M, EPOCH TIME: 1701053908.769823
[11/26 18:58:28     71s] 
[11/26 18:58:28     71s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2660.2M, EPOCH TIME: 1701053908.770033
[11/26 18:58:28     71s] Starting Early Global Route rough congestion estimation: mem = 2660.2M
[11/26 18:58:28     71s] (I)      Initializing eGR engine (rough)
[11/26 18:58:28     71s] Set min layer with design mode ( 2 )
[11/26 18:58:28     71s] Set max layer with default ( 127 )
[11/26 18:58:28     71s] Min route layer (adjusted) = 2
[11/26 18:58:28     71s] Max route layer (adjusted) = 10
[11/26 18:58:28     71s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:28     71s] (I)      Initializing eGR engine (rough)
[11/26 18:58:28     71s] Set min layer with design mode ( 2 )
[11/26 18:58:28     71s] Set max layer with default ( 127 )
[11/26 18:58:28     71s] Min route layer (adjusted) = 2
[11/26 18:58:28     71s] Max route layer (adjusted) = 10
[11/26 18:58:28     71s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:28     71s] (I)      Running eGR Rough flow
[11/26 18:58:28     71s] (I)      # wire layers (front) : 11
[11/26 18:58:28     71s] (I)      # wire layers (back)  : 0
[11/26 18:58:28     71s] (I)      min wire layer : 1
[11/26 18:58:28     71s] (I)      max wire layer : 10
[11/26 18:58:28     71s] (I)      # cut layers (front) : 10
[11/26 18:58:28     71s] (I)      # cut layers (back)  : 0
[11/26 18:58:28     71s] (I)      min cut layer : 1
[11/26 18:58:28     71s] (I)      max cut layer : 9
[11/26 18:58:28     71s] (I)      ================================ Layers ================================
[11/26 18:58:28     71s] (I)      +----+----+[11/26 18:58:28     71s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.56 MB )
---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:28     71s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:58:28     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:28     71s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:28     71s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:28     71s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:28     71s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:28     71s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:28     71s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:28     71s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:28     71s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:28     71s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:28     71s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:58:28     71s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:58:28     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:28     71s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:58:28     71s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:58:28     71s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:58:28     71s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:58:28     71s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:58:28     71s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:28     71s] (I)      Started Import and model ( Curr Mem: 2.56 MB )
[11/26 18:58:28     71s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:28     71s] (I)      == Non-default Options ==
[11/26 18:58:28     71s] (I)      Print mode                                         : 2
[11/26 18:58:28     71s] (I)      Stop if highly congested                           : false
[11/26 18:58:28     71s] (I)      Maximum routing layer                              : 10
[11/26 18:58:28     71s] (I)      Top routing layer                                  : 10
[11/26 18:58:28     71s] (I)      Assign partition pins                              : false
[11/26 18:58:28     71s] (I)      Support large GCell                                : true
[11/26 18:58:28     71s] (I)      Number of threads                                  : 1
[11/26 18:58:28     71s] (I)      Number of rows per GCell                           : 22
[11/26 18:58:28     71s] (I)      Max num rows per GCell                             : 32
[11/26 18:58:28     71s] (I)      Route tie net to shape                             : auto
[11/26 18:58:28     71s] (I)      Method to set GCell size                           : row
[11/26 18:58:28     71s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:58:28     71s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:58:28     71s] (I)      ============== Pin Summary ==============
[11/26 18:58:28     71s] (I)      +-------+--------+---------+------------+
[11/26 18:58:28     71s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:58:28     71s] (I)      +-------+--------+---------+------------+
[11/26 18:58:28     71s] (I)      |     1 |    653 |   99.85 |        Pin |
[11/26 18:58:28     71s] (I)      |     2 |      1 |    0.15 | Pin access |
[11/26 18:58:28     71s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:58:28     71s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:58:28     71s] (I)      +-------+--------+---------+------------+
[11/26 18:58:28     71s] (I)      Use row-based GCell size
[11/26 18:58:28     71s] (I)      Use row-based GCell align
[11/26 18:58:28     71s] (I)      layer 0 area = 170496
[11/26 18:58:28     71s] (I)      layer 1 area = 170496
[11/26 18:58:28     71s] (I)      layer 2 area = 170496
[11/26 18:58:28     71s] (I)      layer 3 area = 512000
[11/26 18:58:28     71s] (I)      layer 4 area = 512000
[11/26 18:58:28     71s] (I)      layer 5 area = 560000
[11/26 18:58:28     71s] (I)      layer 6 area = 560000
[11/26 18:58:28     71s] (I)      layer 7 area = 481279999
[11/26 18:58:28     71s] (I)      layer 8 area = 481279999
[11/26 18:58:28     71s] (I)      layer 9 area = 0
[11/26 18:58:28     71s] (I)      GCell unit size   : 4320
[11/26 18:58:28     71s] (I)      GCell multiplier  : 22
[11/26 18:58:28     71s] (I)      GCell row height  : 4320
[11/26 18:58:28     71s] (I)      Actual row height : 4320
[11/26 18:58:28     71s] (I)      GCell align ref   : 0 0
[11/26 18:58:28     71s] (I)      Track table information for default rule: 
[11/26 18:58:28     71s] (I)      M1 has single uniform track structure
[11/26 18:58:28     71s] (I)      M2 has single uniform track structure
[11/26 18:58:28     71s] (I)      M3 has single uniform track structure
[11/26 18:58:28     71s] (I)      M4 has single uniform track structure
[11/26 18:58:28     71s] (I)      M5 has single uniform track structure
[11/26 18:58:28     71s] (I)      M6 has single uniform track structure
[11/26 18:58:28     71s] (I)      M7 has single uniform track structure
[11/26 18:58:28     71s] (I)      M8 has single uniform track structure
[11/26 18:58:28     71s] (I)      M9 has single uniform track structure
[11/26 18:58:28     71s] (I)      Pad has single uniform track structure
[11/26 18:58:28     71s] (I)      ============== Default via ===============
[11/26 18:58:28     71s] (I)      +---+------------------+-----------------+
[11/26 18:58:28     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:58:28     71s] (I)      +---+------------------+-----------------+
[11/26 18:58:28     71s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:58:28     71s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:58:28     71s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:58:28     71s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:58:28     71s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:58:28     71s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:58:28     71s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:58:28     71s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:58:28     71s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:58:28     71s] (I)      +---+------------------+-----------------+
[11/26 18:58:28     71s] (I)      Read 0 PG shapes
[11/26 18:58:28     71s] (I)      Read 0 clock shapes
[11/26 18:58:28     71s] (I)      Read 0 other shapes
[11/26 18:58:28     71s] (I)      #Routing Blockages  : 0
[11/26 18:58:28     71s] (I)      #Instance Blockages : 3644
[11/26 18:58:28     71s] (I)      #PG Blockages       : 0
[11/26 18:58:28     71s] (I)      #Halo Blockages     : 0
[11/26 18:58:28     71s] (I)      #Boundary Blockages : 0
[11/26 18:58:28     71s] (I)      #Clock Blockages    : 0
[11/26 18:58:28     71s] (I)      #Other Blockages    : 0
[11/26 18:58:28     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:58:28     71s] (I)      Custom ignore net properties:
[11/26 18:58:28     71s] (I)      1 : NotLegal
[11/26 18:58:28     71s] (I)      Default ignore net properties:
[11/26 18:58:28     71s] (I)      1 : Special
[11/26 18:58:28     71s] (I)      2 : Analog
[11/26 18:58:28     71s] (I)      3 : Fixed
[11/26 18:58:28     71s] (I)      4 : Skipped
[11/26 18:58:28     71s] (I)      5 : MixedSignal
[11/26 18:58:28     71s] (I)      Prerouted net properties:
[11/26 18:58:28     71s] (I)      1 : NotLegal
[11/26 18:58:28     71s] (I)      2 : Special
[11/26 18:58:28     71s] (I)      3 : Analog
[11/26 18:58:28     71s] (I)      4 : Fixed
[11/26 18:58:28     71s] (I)      5 : Skipped
[11/26 18:58:28     71s] (I)      6 : MixedSignal
[11/26 18:58:28     71s] (I)      Early global route reroute all routable nets
[11/26 18:58:28     71s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:58:28     71s] (I)      Read 386 nets ( ignored 0 )
[11/26 18:58:28     71s] (I)        Front-side 386 ( ignored 0 )
[11/26 18:58:28     71s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:58:28     71s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:58:28     71s] (I)      early_global_route_priority property id does not exist.
[11/26 18:58:28     71s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:58:28     71s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:28     71s] (I)      Number of ignored nets                =      0
[11/26 18:58:28     71s] (I)      Number of connected nets              =      0
[11/26 18:58:28     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:58:28     71s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:58:28     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:58:28     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:58:28     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:58:28     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:58:28     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:58:28     71s] (I)      There are 4 clock nets ( 0 with NDR ).
[11/26 18:58:28     71s] (I)      Ndr track 0 does not exist
[11/26 18:58:28     71s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:58:28     71s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:58:28     71s] (I)      Core area           : (0, 0) - (1400000, 1600000)
[11/26 18:58:28     71s] (I)      Site width          :   864  (dbu)
[11/26 18:58:28     71s] (I)      Row height          :  4320  (dbu)
[11/26 18:58:28     71s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:58:28     71s] (I)      GCell width         : 95040  (dbu)
[11/26 18:58:28     71s] (I)      GCell height        : 95040  (dbu)
[11/26 18:58:28     71s] (I)      Grid                :    30    34    10
[11/26 18:58:28     71s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:58:28     71s] (I)      Vertical capacity   :     0     0 95040     0 95040     0 95040     0 95040     0
[11/26 18:58:28     71s] (I)      Horizontal capacity :     0 95040     0 95040     0 95040     0 95040     0 95040
[11/26 18:58:28     71s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:58:28     71s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:58:28     71s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:58:28     71s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:58:28     71s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:58:29     71s] (I)      Num tracks per GCell: 165.00 165.00 165.00 123.75 110.00 82.50 82.50 61.88 66.00  2.91
[11/26 18:58:29     71s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:58:29     71s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:58:29     71s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:58:29     71s] (I)      --------------------------------------------------------
[11/26 18:58:29     71s] 
[11/26 18:58:29     71s] (I)      ============ Routing rule table ============
[11/26 18:58:29     71s] (I)      Rule id: 0  Nets: 386
[11/26 18:58:29     71s] (I)      ========================================
[11/26 18:58:29     71s] (I)      
[11/26 18:58:29     71s] (I)      ======== NDR :  =========
[11/26 18:58:29     71s] (I)      +--------------+--------+
[11/26 18:58:29     71s] (I)      |           ID |      0 |
[11/26 18:58:29     71s] (I)      |         Name |        |
[11/26 18:58:29     71s] (I)      |      Default |    yes |
[11/26 18:58:29     71s] (I)      |  Clk Special |     no |
[11/26 18:58:29     71s] (I)      | Hard spacing |     no |
[11/26 18:58:29     71s] (I)      |    NDR track | (none) |
[11/26 18:58:29     71s] (I)      |      NDR via | (none) |
[11/26 18:58:29     71s] (I)      |  Extra space |      0 |
[11/26 18:58:29     71s] (I)      |      Shields |      0 |
[11/26 18:58:29     71s] (I)      |   Demand (H) |      1 |
[11/26 18:58:29     71s] (I)      |   Demand (V) |      1 |
[11/26 18:58:29     71s] (I)      |        #Nets |    386 |
[11/26 18:58:29     71s] (I)      +--------------+--------+
[11/26 18:58:29     71s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:29     71s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:58:29     71s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:29     71s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:58:29     71s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:29     71s] (I)      =============== Blocked Tracks ===============
[11/26 18:58:29     71s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:29     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:58:29     71s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:29     71s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |     2 |  166650 |     4395 |         2.64% |
[11/26 18:58:29     71s] (I)      |     3 |  165240 |     3766 |         2.28% |
[11/26 18:58:29     71s] (I)      |     4 |  124980 |     3131 |         2.51% |
[11/26 18:58:29     71s] (I)      |     5 |  110160 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |     6 |   83310 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |     7 |   82586 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |     8 |   62460 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |     9 |   66062 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      |    10 |   62460 |        0 |         0.00% |
[11/26 18:58:29     71s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:29     71s] (I)      Finished Import and model ( CPU: 0.03 sec, Real: 0.60 sec, Curr Mem: 2.56 MB )
[11/26 18:58:29     71s] (I)      Reset routing kernel
[11/26 18:58:29     71s] (I)      numLocalWires=773  numGlobalNetBranches=248  numLocalNetBranches=156
[11/26 18:58:29     71s] (I)      totalPins=1650  totalGlobalPin=1131 (68.55%)
[11/26 18:58:29     71s] (I)      total 2D Cap : 916062 = (494866 H, 421196 V)
[11/26 18:58:29     71s] (I)      total 2D Demand : 31 = (31 H, 0 V)
[11/26 18:58:29     71s] (I)      
[11/26 18:58:29     71s] (I)      ============  Phase 1a Route ============
[11/26 18:58:29     71s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 18:58:29     71s] (I)      Usage: 4470 = (2337 H, 2133 V) = (0.47% H, 0.51% V) = (5.553e+04um H, 5.068e+04um V)
[11/26 18:58:29     71s] (I)      
[11/26 18:58:29     71s] (I)      ============  Phase 1b Route ============
[11/26 18:58:29     71s] (I)      Usage: 4470 = (2337 H, 2133 V) = (0.47% H, 0.51% V) = (5.553e+04um H, 5.068e+04um V)
[11/26 18:58:29     71s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/26 18:58:29     71s] 
[11/26 18:58:29     71s] (I)      Updating congestion map
[11/26 18:58:29     71s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 18:58:29     71s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.63 sec, Curr Mem: 2.56 MB )
[11/26 18:58:29     71s] Finished Early Global Route rough congestion estimation: mem = 2640.2M
[11/26 18:58:29     71s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.040, REAL:0.669, MEM:2640.2M, EPOCH TIME: 1701053909.438547
[11/26 18:58:29     71s] earlyGlobalRoute rough estimation gcell size 22 row height
[11/26 18:58:29     71s] OPERPROF: Starting CDPad at level 1, MEM:2640.2M, EPOCH TIME: 1701053909.441869
[11/26 18:58:29     71s] CDPadU 0.006 -> 0.006. R=0.005, N=224, GS=23.760
[11/26 18:58:29     71s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.028, MEM:2640.2M, EPOCH TIME: 1701053909.469426
[11/26 18:58:29     71s] OPERPROF: Starting NP-MAIN at level 1, MEM:2640.2M, EPOCH TIME: 1701053909.470776
[11/26 18:58:29     71s] OPERPROF:   Starting NP-Place at level 2, MEM:2640.2M, EPOCH TIME: 1701053909.481298
[11/26 18:58:29     71s] OPERPROF:   Finished NP-Place at level 2, CPU:0.080, REAL:0.088, MEM:2661.6M, EPOCH TIME: 1701053909.569539
[11/26 18:58:29     71s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.080, REAL:0.100, MEM:2661.6M, EPOCH TIME: 1701053909.571108
[11/26 18:58:29     71s] Global placement CDP skipped at cutLevel 7.
[11/26 18:58:29     71s] Iteration  7: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
[11/26 18:58:29     71s]               Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
[11/26 18:58:29     71s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2661.6M
[11/26 18:58:29     71s] Iteration  8: Total net bbox = 9.721e+04 (4.69e+04 5.03e+04)
[11/26 18:58:29     71s]               Est.  stn bbox = 1.099e+05 (5.34e+04 5.65e+04)
[11/26 18:58:29     71s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2661.6M
[11/26 18:58:29     71s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2661.6M, EPOCH TIME: 1701053909.584315
[11/26 18:58:29     71s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 18:58:29     71s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2661.6M, EPOCH TIME: 1701053909.584459
[11/26 18:58:29     71s] OPERPROF: Starting NP-MAIN at level 1, MEM:2661.6M, EPOCH TIME: 1701053909.584517
[11/26 18:58:29     71s] OPERPROF:   Starting NP-Place at level 2, MEM:2661.6M, EPOCH TIME: 1701053909.589759
[11/26 18:58:30     72s] OPERPROF:   Finished NP-Place at level 2, CPU:0.440, REAL:0.460, MEM:2661.6M, EPOCH TIME: 1701053910.049650
[11/26 18:58:30     72s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.440, REAL:0.466, MEM:2661.6M, EPOCH TIME: 1701053910.050970
[11/26 18:58:30     72s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2661.6M, EPOCH TIME: 1701053910.057698
[11/26 18:58:30     72s] *Info(CAP): clkGateAware moves 1 insts, mean move: 21.15 um, max move: 21.15 um
[11/26 18:58:30     72s] *Info(CAP): max move on inst (cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST): (35.24, 41.60) --> (39.82, 25.03)
[11/26 18:58:30     72s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.005, MEM:2661.6M, EPOCH TIME: 1701053910.062289
[11/26 18:58:30     72s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2661.6M, EPOCH TIME: 1701053910.063911
[11/26 18:58:30     72s] Starting Early Global Route rough congestion estimation: mem = 2661.6M
[11/26 18:58:30     72s] (I)      Initializing eGR engine (rough)
[11/26 18:58:30     72s] Set min layer with design mode ( 2 )
[11/26 18:58:30     72s] Set max layer with default ( 127 )
[11/26 18:58:30     72s] Min route layer (adjusted) = 2
[11/26 18:58:30     72s] Max route layer (adjusted) = 10
[11/26 18:58:30     72s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:30     72s] (I)      Initializing eGR engine (rough)
[11/26 18:58:30     72s] Set min layer with design mode ( 2 )
[11/26 18:58:30     72s] Set max layer with default ( 127 )
[11/26 18:58:30     72s] Min route layer (adjusted) = 2
[11/26 18:58:30     72s] Max route layer (adjusted) = 10
[11/26 18:58:30     72s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:30     72s] (I)      Started Early Global Route kernel ( Curr Mem: 2.57 MB )
[11/26 18:58:30     72s] (I)      Running eGR Rough flow
[11/26 18:58:30     72s] (I)      # wire layers (front) : 11
[11/26 18:58:30     72s] (I)      # wire layers (back)  : 0
[11/26 18:58:30     72s] (I)      min wire layer : 1
[11/26 18:58:30     72s] (I)      max wire layer : 10
[11/26 18:58:30     72s] (I)      # cut layers (front) : 10
[11/26 18:58:30     72s] (I)      # cut layers (back)  : 0
[11/26 18:58:30     72s] (I)      min cut layer : 1
[11/26 18:58:30     72s] (I)      max cut layer : 9
[11/26 18:58:30     72s] (I)      ================================ Layers ================================
[11/26 18:58:30     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:30     72s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:58:30     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:30     72s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:30     72s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:30     72s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:30     72s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:30     72s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:30     72s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:30     72s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:30     72s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:30     72s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:30     72s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:58:30     72s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:58:30     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:30     72s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:58:30     72s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:58:30     72s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:58:30     72s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:58:30     72s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:58:30     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:30     72s] (I)      Started Import and model ( Curr Mem: 2.57 MB )
[11/26 18:58:30     72s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:30     72s] (I)      == Non-default Options ==
[11/26 18:58:30     72s] (I)      Print mode                                         : 2
[11/26 18:58:30     72s] (I)      Stop if highly congested                           : false
[11/26 18:58:30     72s] (I)      Maximum routing layer                              : 10
[11/26 18:58:30     72s] (I)      Top routing layer                                  : 10
[11/26 18:58:30     72s] (I)      Assign partition pins                              : false
[11/26 18:58:30     72s] (I)      Support large GCell                                : true
[11/26 18:58:30     72s] (I)      Number of threads                                  : 1
[11/26 18:58:30     72s] (I)      Number of rows per GCell                           : 11
[11/26 18:58:30     72s] (I)      Max num rows per GCell                             : 32
[11/26 18:58:30     72s] (I)      Route tie net to shape                             : auto
[11/26 18:58:30     72s] (I)      Method to set GCell size                           : row
[11/26 18:58:30     72s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:58:30     72s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:58:30     72s] (I)      ============== Pin Summary ==============
[11/26 18:58:30     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:30     72s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:58:30     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:30     72s] (I)      |     1 |    653 |   99.85 |        Pin |
[11/26 18:58:30     72s] (I)      |     2 |      1 |    0.15 | Pin access |
[11/26 18:58:30     72s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:58:30     72s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:58:30     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:30     72s] (I)      Use row-based GCell size
[11/26 18:58:30     72s] (I)      Use row-based GCell align
[11/26 18:58:30     72s] (I)      layer 0 area = 170496
[11/26 18:58:30     72s] (I)      layer 1 area = 170496
[11/26 18:58:30     72s] (I)      layer 2 area = 170496
[11/26 18:58:30     72s] (I)      layer 3 area = 512000
[11/26 18:58:30     72s] (I)      layer 4 area = 512000
[11/26 18:58:30     72s] (I)      layer 5 area = 560000
[11/26 18:58:30     72s] (I)      layer 6 area = 560000
[11/26 18:58:30     72s] (I)      layer 7 area = 481279999
[11/26 18:58:30     72s] (I)      layer 8 area = 481279999
[11/26 18:58:30     72s] (I)      layer 9 area = 0
[11/26 18:58:30     72s] (I)      GCell unit size   : 4320
[11/26 18:58:30     72s] (I)      GCell multiplier  : 11
[11/26 18:58:30     72s] (I)      GCell row height  : 4320
[11/26 18:58:30     72s] (I)      Actual row height : 4320
[11/26 18:58:30     72s] (I)      GCell align ref   : 0 0
[11/26 18:58:30     72s] (I)      Track table information for default rule: 
[11/26 18:58:30     72s] (I)      M1 has single uniform track structure
[11/26 18:58:30     72s] (I)      M2 has single uniform track structure
[11/26 18:58:30     72s] (I)      M3 has single uniform track structure
[11/26 18:58:30     72s] (I)      M4 has single uniform track structure
[11/26 18:58:30     72s] (I)      M5 has single uniform track structure
[11/26 18:58:30     72s] (I)      M6 has single uniform track structure
[11/26 18:58:30     72s] (I)      M7 has single uniform track structure
[11/26 18:58:30     72s] (I)      M8 has single uniform track structure
[11/26 18:58:30     72s] (I)      M9 has single uniform track structure
[11/26 18:58:30     72s] (I)      Pad has single uniform track structure
[11/26 18:58:30     72s] (I)      ============== Default via ===============
[11/26 18:58:30     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:30     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:58:30     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:30     72s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:58:30     72s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:58:30     72s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:58:30     72s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:58:30     72s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:58:30     72s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:58:30     72s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:58:30     72s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:58:30     72s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:58:30     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:30     72s] (I)      Read 0 PG shapes
[11/26 18:58:30     72s] (I)      Read 0 clock shapes
[11/26 18:58:30     72s] (I)      Read 0 other shapes
[11/26 18:58:30     72s] (I)      #Routing Blockages  : 0
[11/26 18:58:30     72s] (I)      #Instance Blockages : 3644
[11/26 18:58:30     72s] (I)      #PG Blockages       : 0
[11/26 18:58:30     72s] (I)      #Halo Blockages     : 0
[11/26 18:58:30     72s] (I)      #Boundary Blockages : 0
[11/26 18:58:30     72s] (I)      #Clock Blockages    : 0
[11/26 18:58:30     72s] (I)      #Other Blockages    : 0
[11/26 18:58:30     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:58:30     72s] (I)      Custom ignore net properties:
[11/26 18:58:30     72s] (I)      1 : NotLegal
[11/26 18:58:30     72s] (I)      Default ignore net properties:
[11/26 18:58:30     72s] (I)      1 : Special
[11/26 18:58:30     72s] (I)      2 : Analog
[11/26 18:58:30     72s] (I)      3 : Fixed
[11/26 18:58:30     72s] (I)      4 : Skipped
[11/26 18:58:30     72s] (I)      5 : MixedSignal
[11/26 18:58:30     72s] (I)      Prerouted net properties:
[11/26 18:58:30     72s] (I)      1 : NotLegal
[11/26 18:58:30     72s] (I)      2 : Special
[11/26 18:58:30     72s] (I)      3 : Analog
[11/26 18:58:30     72s] (I)      4 : Fixed
[11/26 18:58:30     72s] (I)      5 : Skipped
[11/26 18:58:30     72s] (I)      6 : MixedSignal
[11/26 18:58:30     72s] (I)      Early global route reroute all routable nets
[11/26 18:58:30     72s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:58:30     72s] (I)      Read 386 nets ( ignored 0 )
[11/26 18:58:30     72s] (I)        Front-side 386 ( ignored 0 )
[11/26 18:58:30     72s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:58:30     72s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:58:30     72s] (I)      early_global_route_priority property id does not exist.
[11/26 18:58:30     72s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:58:30     72s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:30     72s] (I)      Number of ignored nets                =      0
[11/26 18:58:30     72s] (I)      Number of connected nets              =      0
[11/26 18:58:30     72s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:58:30     72s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:58:30     72s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:58:30     72s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:58:30     72s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:58:30     72s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:58:30     72s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:58:30     72s] (I)      There are 4 clock nets ( 0 with NDR ).
[11/26 18:58:30     72s] (I)      Ndr track 0 does not exist
[11/26 18:58:30     72s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:58:30     72s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:58:30     72s] (I)      Core area           : (0, 0) - (1400000, 1600000)
[11/26 18:58:30     72s] (I)      Site width          :   864  (dbu)
[11/26 18:58:30     72s] (I)      Row height          :  4320  (dbu)
[11/26 18:58:30     72s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:58:30     72s] (I)      GCell width         : 47520  (dbu)
[11/26 18:58:30     72s] (I)      GCell height        : 47520  (dbu)
[11/26 18:58:30     72s] (I)      Grid                :    59    68    10
[11/26 18:58:30     72s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:58:30     72s] (I)      Vertical capacity   :     0     0 47520     0 47520     0 47520     0 47520     0
[11/26 18:58:30     72s] (I)      Horizontal capacity :     0 47520     0 47520     0 47520     0 47520     0 47520
[11/26 18:58:30     72s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:58:30     72s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:58:30     72s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:58:30     72s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:58:30     72s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:58:30     72s] (I)      Num tracks per GCell: 82.50 82.50 82.50 61.88 55.00 41.25 41.25 30.94 33.00  1.46
[11/26 18:58:30     72s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:58:30     72s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:58:30     72s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:58:30     72s] (I)      --------------------------------------------------------
[11/26 18:58:30     72s] 
[11/26 18:58:30     72s] (I)      ============ Routing rule table ============
[11/26 18:58:30     72s] (I)      Rule id: 0  Nets: 386
[11/26 18:58:30     72s] (I)      ========================================
[11/26 18:58:30     72s] (I)      
[11/26 18:58:30     72s] (I)      ======== NDR :  =========
[11/26 18:58:30     72s] (I)      +--------------+--------+
[11/26 18:58:30     72s] (I)      |           ID |      0 |
[11/26 18:58:30     72s] (I)      |         Name |        |
[11/26 18:58:30     72s] (I)      |      Default |    yes |
[11/26 18:58:30     72s] (I)      |  Clk Special |     no |
[11/26 18:58:30     72s] (I)      | Hard spacing |     no |
[11/26 18:58:30     72s] (I)      |    NDR track | (none) |
[11/26 18:58:30     72s] (I)      |      NDR via | (none) |
[11/26 18:58:30     72s] (I)      |  Extra space |      0 |
[11/26 18:58:30     72s] (I)      |      Shields |      0 |
[11/26 18:58:30     72s] (I)      |   Demand (H) |      1 |
[11/26 18:58:30     72s] (I)      |   Demand (V) |      1 |
[11/26 18:58:30     72s] (I)      |        #Nets |    386 |
[11/26 18:58:30     72s] (I)      +--------------+--------+
[11/26 18:58:30     72s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:30     72s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:58:30     72s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:30     72s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:58:30     72s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:30     72s] (I)      =============== Blocked Tracks ===============
[11/26 18:58:30     72s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:30     72s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:58:30     72s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:30     72s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |     2 |  327745 |     8374 |         2.56% |
[11/26 18:58:30     72s] (I)      |     3 |  330480 |     6590 |         1.99% |
[11/26 18:58:30     72s] (I)      |     4 |  245794 |     5065 |         2.06% |
[11/26 18:58:30     72s] (I)      |     5 |  220320 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |     6 |  163843 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |     7 |  165172 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |     8 |  122838 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |     9 |  132124 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      |    10 |  122838 |        0 |         0.00% |
[11/26 18:58:30     72s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:30     72s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.40 sec, Curr Mem: 2.57 MB )
[11/26 18:58:30     72s] (I)      Reset routing kernel
[11/26 18:58:30     72s] (I)      numLocalWires=614  numGlobalNetBranches=149  numLocalNetBranches=159
[11/26 18:58:30     72s] (I)      totalPins=1650  totalGlobalPin=1213 (73.52%)
[11/26 18:58:30     72s] (I)      total 2D Cap : 1815524 = (973122 H, 842402 V)
[11/26 18:58:30     72s] (I)      total 2D Demand : 54 = (54 H, 0 V)
[11/26 18:58:30     72s] (I)      
[11/26 18:58:30     72s] (I)      ============  Phase 1a Route ============
[11/26 18:58:30     72s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 18:58:30     72s] (I)      Usage: 8813 = (4566 H, 4247 V) = (0.47% H, 0.50% V) = (5.424e+04um H, 5.045e+04um V)
[11/26 18:58:30     72s] (I)      
[11/26 18:58:30     72s] (I)      ============  Phase 1b Route ============
[11/26 18:58:30     72s] (I)      Usage: 8813 = (4566 H, 4247 V) = (0.47% H, 0.50% V) = (5.424e+04um H, 5.045e+04um V)
[11/26 18:58:30     72s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/26 18:58:30     72s] 
[11/26 18:58:30     72s] (I)      Updating congestion map
[11/26 18:58:30     72s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 18:58:30     72s] (I)      Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.55 sec, Curr Mem: 2.57 MB )
[11/26 18:58:30     72s] Finished Early Global Route rough congestion estimation: mem = 2640.6M
[11/26 18:58:30     72s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.040, REAL:0.574, MEM:2640.6M, EPOCH TIME: 1701053910.638128
[11/26 18:58:30     72s] earlyGlobalRoute rough estimation gcell size 11 row height
[11/26 18:58:30     72s] OPERPROF: Starting CDPad at level 1, MEM:2640.6M, EPOCH TIME: 1701053910.643895
[11/26 18:58:30     72s] CDPadU 0.006 -> 0.006. R=0.005, N=224, GS=11.880
[11/26 18:58:30     72s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.022, MEM:2640.6M, EPOCH TIME: 1701053910.665511
[11/26 18:58:30     72s] OPERPROF: Starting NP-MAIN at level 1, MEM:2640.6M, EPOCH TIME: 1701053910.665846
[11/26 18:58:30     72s] OPERPROF:   Starting NP-Place at level 2, MEM:2640.6M, EPOCH TIME: 1701053910.671095
[11/26 18:58:30     72s] OPERPROF:   Finished NP-Place at level 2, CPU:0.090, REAL:0.090, MEM:2651.6M, EPOCH TIME: 1701053910.760743
[11/26 18:58:30     72s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.090, REAL:0.096, MEM:2651.6M, EPOCH TIME: 1701053910.762050
[11/26 18:58:30     72s] Global placement CDP skipped at cutLevel 9.
[11/26 18:58:30     72s] Iteration  9: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
[11/26 18:58:30     72s]               Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
[11/26 18:58:30     72s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2651.6M
[11/26 18:58:30     72s] Iteration 10: Total net bbox = 9.672e+04 (4.60e+04 5.07e+04)
[11/26 18:58:30     72s]               Est.  stn bbox = 1.097e+05 (5.26e+04 5.71e+04)
[11/26 18:58:30     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2651.6M
[11/26 18:58:30     72s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2651.6M, EPOCH TIME: 1701053910.769944
[11/26 18:58:30     72s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 18:58:30     72s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2651.6M, EPOCH TIME: 1701053910.770103
[11/26 18:58:30     72s] OPERPROF: Starting NP-MAIN at level 1, MEM:2651.6M, EPOCH TIME: 1701053910.770162
[11/26 18:58:30     72s] OPERPROF:   Starting NP-Place at level 2, MEM:2651.6M, EPOCH TIME: 1701053910.772825
[11/26 18:58:31     72s] OPERPROF:   Finished NP-Place at level 2, CPU:0.390, REAL:0.646, MEM:2651.6M, EPOCH TIME: 1701053911.419128
[11/26 18:58:31     72s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.390, REAL:0.650, MEM:2651.6M, EPOCH TIME: 1701053911.420568
[11/26 18:58:31     72s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2651.6M, EPOCH TIME: 1701053911.421328
[11/26 18:58:31     72s] *Info(CAP): clkGateAware moves 1 insts, mean move: 22.42 um, max move: 22.42 um
[11/26 18:58:31     72s] *Info(CAP): max move on inst (cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST): (65.84, 8.21) --> (62.21, 27.00)
[11/26 18:58:31     72s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.003, MEM:2651.6M, EPOCH TIME: 1701053911.424450
[11/26 18:58:31     72s] OPERPROF: Starting HUM-Estimate at level 1, MEM:2651.6M, EPOCH TIME: 1701053911.426314
[11/26 18:58:31     72s] Starting Early Global Route rough congestion estimation: mem = 2651.6M
[11/26 18:58:31     72s] (I)      Initializing eGR engine (rough)
[11/26 18:58:31     72s] Set min layer with design mode ( 2 )
[11/26 18:58:31     72s] Set max layer with default ( 127 )
[11/26 18:58:31     72s] Min route layer (adjusted) = 2
[11/26 18:58:31     72s] Max route layer (adjusted) = 10
[11/26 18:58:31     72s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:31     72s] (I)      Initializing eGR engine (rough)
[11/26 18:58:31     72s] Set min layer with design mode ( 2 )
[11/26 18:58:31     72s] Set max layer with default ( 127 )
[11/26 18:58:31     72s] Min route layer (adjusted) = 2
[11/26 18:58:31     72s] Max route layer (adjusted) = 10
[11/26 18:58:31     72s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:31     72s] (I)      Started Early Global Route kernel ( Curr Mem: 2.56 MB )
[11/26 18:58:31     72s] (I)      Running eGR Rough flow
[11/26 18:58:31     72s] (I)      # wire layers (front) : 11
[11/26 18:58:31     72s] (I)      # wire layers (back)  : 0
[11/26 18:58:31     72s] (I)      min wire layer : 1
[11/26 18:58:31     72s] (I)      max wire layer : 10
[11/26 18:58:31     72s] (I)      # cut layers (front) : 10
[11/26 18:58:31     72s] (I)      # cut layers (back)  : 0
[11/26 18:58:31     72s] (I)      min cut layer : 1
[11/26 18:58:31     72s] (I)      max cut layer : 9
[11/26 18:58:31     72s] (I)      ================================ Layers ================================
[11/26 18:58:31     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:31     72s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:58:31     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:31     72s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:31     72s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:31     72s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:31     72s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:31     72s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:31     72s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:31     72s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:31     72s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:31     72s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:31     72s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:58:31     72s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:58:31     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:31     72s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:58:31     72s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:58:31     72s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:58:31     72s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:58:31     72s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:58:31     72s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:31     72s] (I)      Started Import and model ( Curr Mem: 2.56 MB )
[11/26 18:58:31     72s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:31     72s] (I)      == Non-default Options ==
[11/26 18:58:31     72s] (I)      Print mode                                         : 2
[11/26 18:58:31     72s] (I)      Stop if highly congested                           : false
[11/26 18:58:31     72s] (I)      Maximum routing layer                              : 10
[11/26 18:58:31     72s] (I)      Top routing layer                                  : 10
[11/26 18:58:31     72s] (I)      Assign partition pins                              : false
[11/26 18:58:31     72s] (I)      Support large GCell                                : true
[11/26 18:58:31     72s] (I)      Number of threads                                  : 1
[11/26 18:58:31     72s] (I)      Number of rows per GCell                           : 6
[11/26 18:58:31     72s] (I)      Max num rows per GCell                             : 32
[11/26 18:58:31     72s] (I)      Route tie net to shape                             : auto
[11/26 18:58:31     72s] (I)      Method to set GCell size                           : row
[11/26 18:58:31     72s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:58:31     72s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:58:31     72s] (I)      ============== Pin Summary ==============
[11/26 18:58:31     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:31     72s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:58:31     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:31     72s] (I)      |     1 |    653 |   99.85 |        Pin |
[11/26 18:58:31     72s] (I)      |     2 |      1 |    0.15 | Pin access |
[11/26 18:58:31     72s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:58:31     72s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:58:31     72s] (I)      +-------+--------+---------+------------+
[11/26 18:58:31     72s] (I)      Use row-based GCell size
[11/26 18:58:31     72s] (I)      Use row-based GCell align
[11/26 18:58:31     72s] (I)      layer 0 area = 170496
[11/26 18:58:31     72s] (I)      layer 1 area = 170496
[11/26 18:58:31     72s] (I)      layer 2 area = 170496
[11/26 18:58:31     72s] (I)      layer 3 area = 512000
[11/26 18:58:31     72s] (I)      layer 4 area = 512000
[11/26 18:58:31     72s] (I)      layer 5 area = 560000
[11/26 18:58:31     72s] (I)      layer 6 area = 560000
[11/26 18:58:31     72s] (I)      layer 7 area = 481279999
[11/26 18:58:31     72s] (I)      layer 8 area = 481279999
[11/26 18:58:31     72s] (I)      layer 9 area = 0
[11/26 18:58:31     72s] (I)      GCell unit size   : 4320
[11/26 18:58:31     72s] (I)      GCell multiplier  : 6
[11/26 18:58:31     72s] (I)      GCell row height  : 4320
[11/26 18:58:31     72s] (I)      Actual row height : 4320
[11/26 18:58:31     72s] (I)      GCell align ref   : 0 0
[11/26 18:58:31     72s] (I)      Track table information for default rule: 
[11/26 18:58:31     72s] (I)      M1 has single uniform track structure
[11/26 18:58:31     72s] (I)      M2 has single uniform track structure
[11/26 18:58:31     72s] (I)      M3 has single uniform track structure
[11/26 18:58:31     72s] (I)      M4 has single uniform track structure
[11/26 18:58:31     72s] (I)      M5 has single uniform track structure
[11/26 18:58:31     72s] (I)      M6 has single uniform track structure
[11/26 18:58:31     72s] (I)      M7 has single uniform track structure
[11/26 18:58:31     72s] (I)      M8 has single uniform track structure
[11/26 18:58:31     72s] (I)      M9 has single uniform track structure
[11/26 18:58:31     72s] (I)      Pad has single uniform track structure
[11/26 18:58:31     72s] (I)      ============== Default via ===============
[11/26 18:58:31     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:31     72s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:58:31     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:31     72s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:58:31     72s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:58:31     72s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:58:31     72s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:58:31     72s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:58:31     72s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:58:31     72s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:58:31     72s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:58:31     72s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:58:31     72s] (I)      +---+------------------+-----------------+
[11/26 18:58:31     72s] (I)      Read 0 PG shapes
[11/26 18:58:31     72s] (I)      Read 0 clock shapes
[11/26 18:58:31     72s] (I)      Read 0 other shapes
[11/26 18:58:31     72s] (I)      #Routing Blockages  : 0
[11/26 18:58:31     72s] (I)      #Instance Blockages : 3644
[11/26 18:58:31     72s] (I)      #PG Blockages       : 0
[11/26 18:58:31     72s] (I)      #Halo Blockages     : 0
[11/26 18:58:31     72s] (I)      #Boundary Blockages : 0
[11/26 18:58:31     72s] (I)      #Clock Blockages    : 0
[11/26 18:58:31     72s] (I)      #Other Blockages    : 0
[11/26 18:58:31     72s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:58:31     72s] (I)      Custom ignore net properties:
[11/26 18:58:31     72s] (I)      1 : NotLegal
[11/26 18:58:31     72s] (I)      Default ignore net properties:
[11/26 18:58:31     72s] (I)      1 : Special
[11/26 18:58:31     72s] (I)      2 : Analog
[11/26 18:58:31     72s] (I)      3 : Fixed
[11/26 18:58:31     72s] (I)      4 : Skipped
[11/26 18:58:31     72s] (I)      5 : MixedSignal
[11/26 18:58:31     72s] (I)      Prerouted net properties:
[11/26 18:58:31     72s] (I)      1 : NotLegal
[11/26 18:58:31     72s] (I)      2 : Special
[11/26 18:58:31     72s] (I)      3 : Analog
[11/26 18:58:31     72s] (I)      4 : Fixed
[11/26 18:58:31     72s] (I)      5 : Skipped
[11/26 18:58:31     72s] (I)      6 : MixedSignal
[11/26 18:58:31     72s] (I)      Early global route reroute all routable nets
[11/26 18:58:31     72s] (I)      Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:58:31     72s] (I)      Read 386 nets ( ignored 0 )
[11/26 18:58:31     72s] (I)        Front-side 386 ( ignored 0 )
[11/26 18:58:31     72s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:58:31     72s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:58:31     72s] (I)      early_global_route_priority property id does not exist.
[11/26 18:58:31     72s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:58:31     72s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:58:31     72s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:58:31     72s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:58:31     72s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:31     72s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:31     72s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:31     73s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:31     73s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:31     73s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:31     73s] (I)      Number of ignored nets                =      0
[11/26 18:58:31     73s] (I)      Number of connected nets              =      0
[11/26 18:58:31     73s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:58:31     73s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:58:31     73s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:58:31     73s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:58:31     73s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:58:31     73s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:58:31     73s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:58:31     73s] (I)      There are 4 clock nets ( 0 with NDR ).
[11/26 18:58:31     73s] (I)      Ndr track 0 does not exist
[11/26 18:58:31     73s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:58:31     73s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:58:31     73s] (I)      Core area           : (0, 0) - (1400000, 1600000)
[11/26 18:58:31     73s] (I)      Site width          :   864  (dbu)
[11/26 18:58:31     73s] (I)      Row height          :  4320  (dbu)
[11/26 18:58:31     73s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:58:31     73s] (I)      GCell width         : 25920  (dbu)
[11/26 18:58:31     73s] (I)      GCell height        : 25920  (dbu)
[11/26 18:58:31     73s] (I)      Grid                :   109   124    10
[11/26 18:58:31     73s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:58:31     73s] (I)      Vertical capacity   :     0     0 25920     0 25920     0 25920     0 25920     0
[11/26 18:58:31     73s] (I)      Horizontal capacity :     0 25920     0 25920     0 25920     0 25920     0 25920
[11/26 18:58:31     73s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:58:31     73s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:58:31     73s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:58:31     73s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:58:31     73s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:58:31     73s] (I)      Num tracks per GCell: 45.00 45.00 45.00 33.75 30.00 22.50 22.50 16.88 18.00  0.79
[11/26 18:58:31     73s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:58:31     73s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:58:31     73s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:58:31     73s] (I)      --------------------------------------------------------
[11/26 18:58:31     73s] 
[11/26 18:58:31     73s] (I)      ============ Routing rule table ============
[11/26 18:58:31     73s] (I)      Rule id: 0  Nets: 386
[11/26 18:58:31     73s] (I)      ========================================
[11/26 18:58:31     73s] (I)      
[11/26 18:58:31     73s] (I)      ======== NDR :  =========
[11/26 18:58:31     73s] (I)      +--------------+--------+
[11/26 18:58:31     73s] (I)      |           ID |      0 |
[11/26 18:58:31     73s] (I)      |         Name |        |
[11/26 18:58:31     73s] (I)      |      Default |    yes |
[11/26 18:58:31     73s] (I)      |  Clk Special |     no |
[11/26 18:58:31     73s] (I)      | Hard spacing |     no |
[11/26 18:58:31     73s] (I)      |    NDR track | (none) |
[11/26 18:58:31     73s] (I)      |      NDR via | (none) |
[11/26 18:58:31     73s] (I)      |  Extra space |      0 |
[11/26 18:58:31     73s] (I)      |      Shields |      0 |
[11/26 18:58:31     73s] (I)      |   Demand (H) |      1 |
[11/26 18:58:31     73s] (I)      |   Demand (V) |      1 |
[11/26 18:58:31     73s] (I)      |        #Nets |    386 |
[11/26 18:58:31     73s] (I)      +--------------+--------+
[11/26 18:58:31     73s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:31     73s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:58:31     73s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:31     73s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:58:31     73s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:58:32     73s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:58:32     73s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:32     73s] (I)      =============== Blocked Tracks ===============
[11/26 18:58:32     73s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:32     73s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:58:32     73s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:32     73s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |     2 |  605495 |    14963 |         2.47% |
[11/26 18:58:32     73s] (I)      |     3 |  602640 |    11298 |         1.87% |
[11/26 18:58:32     73s] (I)      |     4 |  454094 |     7593 |         1.67% |
[11/26 18:58:32     73s] (I)      |     5 |  401760 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |     6 |  302693 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |     7 |  301196 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |     8 |  226938 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |     9 |  240932 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      |    10 |  226938 |        0 |         0.00% |
[11/26 18:58:32     73s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:32     73s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.63 sec, Curr Mem: 2.56 MB )
[11/26 18:58:32     73s] (I)      Reset routing kernel
[11/26 18:58:32     73s] (I)      numLocalWires=480  numGlobalNetBranches=121  numLocalNetBranches=121
[11/26 18:58:32     73s] (I)      totalPins=1650  totalGlobalPin=1316 (79.76%)
[11/26 18:58:32     73s] (I)      total 2D Cap : 3334814 = (1798700 H, 1536114 V)
[11/26 18:58:32     73s] (I)      total 2D Demand : 77 = (77 H, 0 V)
[11/26 18:58:32     73s] (I)      
[11/26 18:58:32     73s] (I)      ============  Phase 1a Route ============
[11/26 18:58:32     73s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 18:58:32     73s] (I)      Usage: 16540 = (8674 H, 7866 V) = (0.48% H, 0.51% V) = (5.621e+04um H, 5.097e+04um V)
[11/26 18:58:32     73s] (I)      
[11/26 18:58:32     73s] (I)      ============  Phase 1b Route ============
[11/26 18:58:32     73s] (I)      Usage: 16540 = (8674 H, 7866 V) = (0.48% H, 0.51% V) = (5.621e+04um H, 5.097e+04um V)
[11/26 18:58:32     73s] (I)      eGR overflow: 0.26% H + 0.00% V
[11/26 18:58:32     73s] 
[11/26 18:58:32     73s] (I)      Updating congestion map
[11/26 18:58:32     73s] (I)      Overflow after Early Global Route 0.06% H + 0.00% V
[11/26 18:58:32     73s] (I)      Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.66 sec, Curr Mem: 2.56 MB )
[11/26 18:58:32     73s] Finished Early Global Route rough congestion estimation: mem = 2631.6M
[11/26 18:58:32     73s] OPERPROF: Finished HUM-Estimate at level 1, CPU:0.060, REAL:0.695, MEM:2631.6M, EPOCH TIME: 1701053912.120920
[11/26 18:58:32     73s] earlyGlobalRoute rough estimation gcell size 6 row height
[11/26 18:58:32     73s] OPERPROF: Starting CDPad at level 1, MEM:2631.6M, EPOCH TIME: 1701053912.122121
[11/26 18:58:32     73s] CDPadU 0.006 -> 0.006. R=0.005, N=224, GS=6.480
[11/26 18:58:32     73s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.028, MEM:2631.6M, EPOCH TIME: 1701053912.150544
[11/26 18:58:32     73s] OPERPROF: Starting NP-MAIN at level 1, MEM:2631.6M, EPOCH TIME: 1701053912.151375
[11/26 18:58:32     73s] OPERPROF:   Starting NP-Place at level 2, MEM:2631.6M, EPOCH TIME: 1701053912.156422
[11/26 18:58:32     73s] OPERPROF:   Finished NP-Place at level 2, CPU:0.070, REAL:0.086, MEM:2651.6M, EPOCH TIME: 1701053912.242179
[11/26 18:58:32     73s] OPERPROF: Finished NP-MAIN at level 1, CPU:0.090, REAL:0.092, MEM:2651.6M, EPOCH TIME: 1701053912.243704
[11/26 18:58:32     73s] Global placement CDP skipped at cutLevel 11.
[11/26 18:58:32     73s] Iteration 11: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
[11/26 18:58:32     73s]               Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
[11/26 18:58:32     73s]               cpu = 0:00:00.6 real = 0:00:02.0 mem = 2651.6M
[11/26 18:58:32     73s] Iteration 12: Total net bbox = 9.801e+04 (4.73e+04 5.07e+04)
[11/26 18:58:32     73s]               Est.  stn bbox = 1.108e+05 (5.37e+04 5.70e+04)
[11/26 18:58:32     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2651.6M
[11/26 18:58:32     73s] OPERPROF: Starting Move-Gated-Clock at level 1, MEM:2651.6M, EPOCH TIME: 1701053912.255147
[11/26 18:58:32     73s] *Info(CAP): clkGateAware moves 1 insts, mean move: 2.16 um, max move: 2.16 um
[11/26 18:58:32     73s] *Info(CAP): max move on inst (cpu/DATA_DX/DATA_REGFILE/CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST): (62.21, 27.00) --> (62.21, 24.84)
[11/26 18:58:32     73s] OPERPROF: Finished Move-Gated-Clock at level 1, CPU:0.000, REAL:0.000, MEM:2651.6M, EPOCH TIME: 1701053912.255384
[11/26 18:58:32     73s] Legalizing MH Cells... 0 / 0 (level 10)
[11/26 18:58:32     73s] No instances found in the vector
[11/26 18:58:32     73s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2651.6M, DRC: 0)
[11/26 18:58:32     73s] 0 (out of 0) MH cells were successfully legalized.
[11/26 18:58:32     73s] OPERPROF: Starting NP-MAIN at level 1, MEM:2651.6M, EPOCH TIME: 1701053912.255487
[11/26 18:58:32     73s] OPERPROF:   Starting NP-Place at level 2, MEM:2651.6M, EPOCH TIME: 1701053912.258359
[11/26 18:58:35     74s] GP RA stats: MHOnly 0 nrInst 224 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 18:58:36     75s] OPERPROF:     Starting NP-Blockage-Aware-Snap at level 3, MEM:2683.6M, EPOCH TIME: 1701053916.280223
[11/26 18:58:36     75s] OPERPROF:     Finished NP-Blockage-Aware-Snap at level 3, CPU:0.000, REAL:0.008, MEM:2695.6M, EPOCH TIME: 1701053916.287883
[11/26 18:58:36     75s] OPERPROF:   Finished NP-Place at level 2, CPU:2.690, REAL:4.030, MEM:2679.6M, EPOCH TIME: 1701053916.288512
[11/26 18:58:36     75s] OPERPROF: Finished NP-MAIN at level 1, CPU:2.710, REAL:4.040, MEM:2663.6M, EPOCH TIME: 1701053916.295726
[11/26 18:58:36     75s] Iteration 13: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
[11/26 18:58:36     75s]               Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
[11/26 18:58:36     75s]               cpu = 0:00:02.7 real = 0:00:04.0 mem = 2663.6M
[11/26 18:58:36     75s] [adp] clock
[11/26 18:58:36     75s] [adp] weight, nr nets, wire length
[11/26 18:58:36     75s] [adp]      0        4  1135.158500
[11/26 18:58:36     75s] [adp] data
[11/26 18:58:36     75s] [adp] weight, nr nets, wire length
[11/26 18:58:36     75s] [adp]      0      382  96645.406000
[11/26 18:58:36     75s] [adp] 0.000000|0.000000|0.000000
[11/26 18:58:36     75s] Iteration 14: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
[11/26 18:58:36     75s]               Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
[11/26 18:58:36     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.6M
[11/26 18:58:36     75s] Clear WL Bound Manager after Global Placement... 
[11/26 18:58:36     75s] Saved padding area to DB
[11/26 18:58:36     75s] Iteration 15: Total net bbox = 9.778e+04 (4.66e+04 5.12e+04)
[11/26 18:58:36     75s]               Est.  stn bbox = 1.107e+05 (5.32e+04 5.74e+04)
[11/26 18:58:36     75s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2663.6M
[11/26 18:58:36     75s] Finished Global Placement (cpu=0:00:09.7, real=0:00:13.0, mem=2663.6M)
[11/26 18:58:36     75s] Keep Tdgp Graph and DB for later use
[11/26 18:58:36     75s] Info: 3 clock gating cells identified, 1 (on average) moved 7/7
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/icache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/icache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/dirty_bits_reg[0]308 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin Q of instance mem/dcache/cpu_req_ready_reg304 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[0]295 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] **WARN: (IMPDB-2078):	Output pin QN of instance mem/dcache/memory_rw_ctr_reg[1]296 is connected to ground net VSS.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 18:58:36     75s] Cell riscv_top LLGs are deleted
[11/26 18:58:36     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:36     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     75s] # Resetting pin-track-align track data.
[11/26 18:58:36     75s] Solver runtime cpu: 0:00:03.1 real: 0:00:04.7
[11/26 18:58:36     75s] Core Placement runtime cpu: 0:00:09.4 real: 0:00:11.0
[11/26 18:58:36     75s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2663.6M, EPOCH TIME: 1701053916.315180
[11/26 18:58:36     75s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2663.6M, EPOCH TIME: 1701053916.315270
[11/26 18:58:36     75s] Processing tracks to init pin-track alignment.
[11/26 18:58:36     75s] z: 1, totalTracks: 1
[11/26 18:58:36     75s] z: 3, totalTracks: 1
[11/26 18:58:36     75s] z: 5, totalTracks: 1
[11/26 18:58:36     75s] z: 7, totalTracks: 1
[11/26 18:58:36     75s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:36     75s] Cell riscv_top LLGs are deleted
[11/26 18:58:36     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     75s] # Building AO llgBox search-tree.
[11/26 18:58:36     75s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2663.6M, EPOCH TIME: 1701053916.323302
[11/26 18:58:36     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     75s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2663.6M, EPOCH TIME: 1701053916.337844
[11/26 18:58:36     75s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:36     75s] Core basic site is asap7sc7p5t
[11/26 18:58:36     75s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:36     75s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 18:58:36     75s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 18:58:36     75s] Fast DP-INIT is on for default
[11/26 18:58:36     75s] PD AO has 0 placeable physical insts.
[11/26 18:58:36     75s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:36     75s] Atter site array init, number of instance map data is 0.
[11/26 18:58:36     75s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.020, REAL:0.018, MEM:2663.6M, EPOCH TIME: 1701053916.356183
[11/26 18:58:36     75s] 
[11/26 18:58:36     75s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:36     75s] # Found 9 fixed insts to be non-legal.
[11/26 18:58:36     75s] OPERPROF:       Starting CMU at level 4, MEM:2663.6M, EPOCH TIME: 1701053916.360939
[11/26 18:58:36     75s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2663.6M, EPOCH TIME: 1701053916.362041
[11/26 18:58:36     75s] 
[11/26 18:58:36     75s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:58:36     75s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.020, REAL:0.042, MEM:2663.6M, EPOCH TIME: 1701053916.364939
[11/26 18:58:36     75s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2663.6M, EPOCH TIME: 1701053916.366913
[11/26 18:58:36     75s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2663.6M, EPOCH TIME: 1701053916.367241
[11/26 18:58:36     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6MB).
[11/26 18:58:36     75s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.064, MEM:2663.6M, EPOCH TIME: 1701053916.379074
[11/26 18:58:36     75s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.020, REAL:0.064, MEM:2663.6M, EPOCH TIME: 1701053916.379113
[11/26 18:58:36     75s] TDRefine: refinePlace mode is spiral
[11/26 18:58:36     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.102853.1
[11/26 18:58:36     75s] OPERPROF: Starting Refine-Place at level 1, MEM:2663.6M, EPOCH TIME: 1701053916.379239
[11/26 18:58:36     75s] *** Starting place_detail (0:01:16 mem=2663.6M) ***
[11/26 18:58:36     75s] 
[11/26 18:58:36     75s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:36     75s] Total net bbox length = 9.778e+04 (4.662e+04 5.116e+04) (ext = 3.155e+04)
[11/26 18:58:36     75s] # spcSbClkGt: 1
[11/26 18:58:36     75s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[11/26 18:58:36     75s] Skipping level-shifter placement due to all shifters are placed legally
[11/26 18:58:36     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 18:58:36     75s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2663.6M, EPOCH TIME: 1701053916.385513
[11/26 18:58:36     75s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2663.6M, EPOCH TIME: 1701053916.385586
[11/26 18:58:36     75s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:36     75s] Set min layer with design mode ( 2 )
[11/26 18:58:36     75s] Set max layer with default ( 127 )
[11/26 18:58:36     75s] Min route layer (adjusted) = 2
[11/26 18:58:36     75s] Max route layer (adjusted) = 10
[11/26 18:58:36     75s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:36     75s] Set min layer with design mode ( 2 )
[11/26 18:58:36     75s] Set max layer with default ( 127 )
[11/26 18:58:36     75s] Min route layer (adjusted) = 2
[11/26 18:58:36     75s] Max route layer (adjusted) = 10
[11/26 18:58:36     75s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     75s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2663.6M, EPOCH TIME: 1701053916.392694
[11/26 18:58:36     75s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.003, MEM:2663.6M, EPOCH TIME: 1701053916.396180
[11/26 18:58:36     75s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     75s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2663.6M, EPOCH TIME: 1701053916.398064
[11/26 18:58:36     75s] Starting refinePlace ...
[11/26 18:58:36     75s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:36     75s] Set min layer with design mode ( 2 )
[11/26 18:58:36     75s] Set max layer with default ( 127 )
[11/26 18:58:36     75s] Min route layer (adjusted) = 2
[11/26 18:58:36     75s] Max route layer (adjusted) = 10
[11/26 18:58:36     75s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     75s] OPERPROF:     Starting Craete-CLEQ-Server at level 3, MEM:2663.6M, EPOCH TIME: 1701053916.403482
[11/26 18:58:36     75s] spgTechSiteMaxDensity is empty, skip spiral search with leq
[11/26 18:58:36     75s] OPERPROF:     Finished Craete-CLEQ-Server at level 3, CPU:0.000, REAL:0.004, MEM:2663.6M, EPOCH TIME: 1701053916.407756
[11/26 18:58:36     75s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:36     75s] Set min layer with design mode ( 2 )
[11/26 18:58:36     75s] Set max layer with default ( 127 )
[11/26 18:58:36     75s] Min route layer (adjusted) = 2
[11/26 18:58:36     75s] Max route layer (adjusted) = 10
[11/26 18:58:36     75s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     75s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 18:58:36     75s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2663.6MB) @(0:01:16 - 0:01:16).
[11/26 18:58:36     75s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 18:58:36     75s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2663.6M, EPOCH TIME: 1701053916.430286
[11/26 18:58:36     75s] Tweakage: fix icg 0, fix clk 0.
[11/26 18:58:36     75s] Tweakage: density cost 0, scale 0.4.
[11/26 18:58:36     75s] Tweakage: activity cost 0, scale 1.0.
[11/26 18:58:36     75s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2663.6M, EPOCH TIME: 1701053916.435755
[11/26 18:58:36     75s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2663.6M, EPOCH TIME: 1701053916.438215
[11/26 18:58:36     75s] Tweakage swap 10 pairs.
[11/26 18:58:36     75s] Tweakage perm 8 insts, flip 61 insts.
[11/26 18:58:36     75s] Tweakage perm 1 insts, flip 7 insts.
[11/26 18:58:36     75s] Tweakage swap 2 pairs.
[11/26 18:58:36     75s] Tweakage perm 0 insts, flip 0 insts.
[11/26 18:58:36     75s] Tweakage perm 0 insts, flip 0 insts.
[11/26 18:58:36     75s] Tweakage swap 0 pairs.
[11/26 18:58:36     75s] Tweakage swap 0 pairs.
[11/26 18:58:36     76s] Tweakage perm 0 insts, flip 14 insts.
[11/26 18:58:36     76s] Tweakage perm 0 insts, flip 0 insts.
[11/26 18:58:36     76s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.100, REAL:0.106, MEM:3660.6M, EPOCH TIME: 1701053916.544444
[11/26 18:58:36     76s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.100, REAL:0.109, MEM:3660.6M, EPOCH TIME: 1701053916.544996
[11/26 18:58:36     76s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.120, REAL:0.137, MEM:2751.6M, EPOCH TIME: 1701053916.566826
[11/26 18:58:36     76s] Move report: Congestion aware Tweak moves 148 insts, mean move: 0.70 um, max move: 12.41 um 
[11/26 18:58:36     76s] 	Max move on inst (cpu/DATA_DX/DATA_REGFILE/g3257__4319): (42.45, 36.72) --> (54.86, 36.72)
[11/26 18:58:36     76s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=2751.6mb) @(0:01:16 - 0:01:16).
[11/26 18:58:36     76s] OPERPROF:     Starting Craete-CLEQ-Server at level 3, MEM:2751.6M, EPOCH TIME: 1701053916.567223
[11/26 18:58:36     76s] spgTechSiteMaxDensity is empty, skip spiral search with leq
[11/26 18:58:36     76s] OPERPROF:     Finished Craete-CLEQ-Server at level 3, CPU:0.000, REAL:0.001, MEM:2751.6M, EPOCH TIME: 1701053916.568448
[11/26 18:58:36     76s] 
[11/26 18:58:36     76s] Running Spiral with 1 thread in Normal Mode  fetchWidth=288 
[11/26 18:58:36     76s] OPERPROF:     Starting Craete-CLEQ-Server at level 3, MEM:2751.6M, EPOCH TIME: 1701053916.571921
[11/26 18:58:36     76s] spgTechSiteMaxDensity is empty, skip spiral search with leq
[11/26 18:58:36     76s] OPERPROF:     Finished Craete-CLEQ-Server at level 3, CPU:0.000, REAL:0.000, MEM:2751.6M, EPOCH TIME: 1701053916.571955
[11/26 18:58:36     76s] 0 instances honor soft constraint, 0 instances ignore soft constraint during legal search.
[11/26 18:58:36     76s] Move report: legalization moves 101 insts, mean move: 7.11 um, max move: 40.39 um spiral
[11/26 18:58:36     76s] 	Max move on inst (cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]): (63.29, 2.16) --> (66.96, 38.88)
[11/26 18:58:36     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 18:58:36     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 18:58:36     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2717.6MB) @(0:01:16 - 0:01:16).
[11/26 18:58:36     76s] Move report: Detail placement moves 224 insts, mean move: 3.65 um, max move: 40.47 um 
[11/26 18:58:36     76s] 	Max move on inst (cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]): (63.20, 2.17) --> (66.96, 38.88)
[11/26 18:58:36     76s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2717.6MB
[11/26 18:58:36     76s] Statistics of distance of Instance movement in refine placement:
[11/26 18:58:36     76s]   maximum (X+Y) =        40.47 um
[11/26 18:58:36     76s]   inst (cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]) with max move: (63.1995, 2.16575) -> (66.96, 38.88)
[11/26 18:58:36     76s]   mean    (X+Y) =         3.65 um
[11/26 18:58:36     76s] 	Violation at original loc: Placement Blockage Violation
[11/26 18:58:36     76s] Total instances moved : 224
[11/26 18:58:36     76s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.150, REAL:0.199, MEM:2717.6M, EPOCH TIME: 1701053916.596583
[11/26 18:58:36     76s] Summary Report:
[11/26 18:58:36     76s] Instances move: 224 (out of 224 movable)
[11/26 18:58:36     76s] Instances flipped: 0
[11/26 18:58:36     76s] Mean displacement: 3.65 um
[11/26 18:58:36     76s] Max displacement: 40.47 um (Instance: cpu/DATA_DX/DATA_REGFILE/data_out_B_reg[7]) (63.1995, 2.16575) -> (66.96, 38.88)
[11/26 18:58:36     76s] 	Length: 15 sites, height: 1 rows, site name: asap7sc7p5t, cell type: DLLx1_ASAP7_75t_SL
[11/26 18:58:36     76s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2717.6MB) @(0:01:16 - 0:01:16).
[11/26 18:58:36     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.102853.1
[11/26 18:58:36     76s] OPERPROF: Finished Refine-Place at level 1, CPU:0.160, REAL:0.221, MEM:2717.6M, EPOCH TIME: 1701053916.600302
[11/26 18:58:36     76s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2717.6M, EPOCH TIME: 1701053916.600366
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:809).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] Total net bbox length = 9.814e+04 (4.665e+04 5.150e+04) (ext = 3.155e+04)
[11/26 18:58:36     76s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2717.6MB
[11/26 18:58:36     76s] *** Finished place_detail (0:01:16 mem=2717.6M) ***
[11/26 18:58:36     76s] Cell riscv_top LLGs are deleted
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] # Resetting pin-track-align track data.
[11/26 18:58:36     76s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.006, MEM:2681.6M, EPOCH TIME: 1701053916.606044
[11/26 18:58:36     76s] Processing tracks to init pin-track alignment.
[11/26 18:58:36     76s] z: 1, totalTracks: 1
[11/26 18:58:36     76s] z: 3, totalTracks: 1
[11/26 18:58:36     76s] z: 5, totalTracks: 1
[11/26 18:58:36     76s] z: 7, totalTracks: 1
[11/26 18:58:36     76s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:36     76s] *** Finished Initial Placement (cpu=0:00:10.0, real=0:00:14.0, mem=2681.6M) ***
[11/26 18:58:36     76s] Cell riscv_top LLGs are deleted
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] # Building AO llgBox search-tree.
[11/26 18:58:36     76s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2681.6M, EPOCH TIME: 1701053916.614737
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2681.6M, EPOCH TIME: 1701053916.618452
[11/26 18:58:36     76s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:36     76s] Core basic site is asap7sc7p5t
[11/26 18:58:36     76s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:36     76s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 18:58:36     76s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 18:58:36     76s] Fast DP-INIT is on for default
[11/26 18:58:36     76s] PD AO has 0 placeable physical insts.
[11/26 18:58:36     76s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:36     76s] Atter site array init, number of instance map data is 0.
[11/26 18:58:36     76s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.022, MEM:2681.6M, EPOCH TIME: 1701053916.640491
[11/26 18:58:36     76s] 
[11/26 18:58:36     76s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:36     76s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.029, MEM:2681.6M, EPOCH TIME: 1701053916.643403
[11/26 18:58:36     76s] OPERPROF: Starting Report-Density-Map (include fixed instaces) at level 1, MEM:2681.6M, EPOCH TIME: 1701053916.646894
[11/26 18:58:36     76s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2681.6M, EPOCH TIME: 1701053916.648309
[11/26 18:58:36     76s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.005, MEM:2681.6M, EPOCH TIME: 1701053916.652946
[11/26 18:58:36     76s] Density distribution unevenness ratio = 86.004%
[11/26 18:58:36     76s] Density distribution unevenness ratio (U70) = 16.605%
[11/26 18:58:36     76s] Density distribution unevenness ratio (U80) = 9.578%
[11/26 18:58:36     76s] Density distribution unevenness ratio (U90) = 4.212%
[11/26 18:58:36     76s] OPERPROF: Finished Report-Density-Map (include fixed instaces) at level 1, CPU:0.000, REAL:0.006, MEM:2681.6M, EPOCH TIME: 1701053916.653027
[11/26 18:58:36     76s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2681.6M, EPOCH TIME: 1701053916.653057
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] powerDomain AO : bins with density > 0.750 =  5.90 % ( 72 / 1221 )
[11/26 18:58:36     76s] Cell riscv_top LLGs are deleted
[11/26 18:58:36     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:36     76s] # Resetting pin-track-align track data.
[11/26 18:58:36     76s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.005, MEM:2681.6M, EPOCH TIME: 1701053916.657710
[11/26 18:58:36     76s] Starting IO pin assignment...
[11/26 18:58:36     76s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:36     76s] UM:*                                                                   final
[11/26 18:58:36     76s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:36     76s] UM:*                                                                   global_place
[11/26 18:58:36     76s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/26 18:58:36     76s] User Input Parameters:
[11/26 18:58:36     76s] - Congestion Driven    : On
[11/26 18:58:36     76s] - Timing Driven        : On
[11/26 18:58:36     76s] - Area-Violation Based : On
[11/26 18:58:36     76s] - Start Rollback Level : -5
[11/26 18:58:36     76s] - Legalized            : On
[11/26 18:58:36     76s] - Window Based         : Off
[11/26 18:58:36     76s] - eDen incr mode       : Off
[11/26 18:58:36     76s] - Small incr mode      : Off
[11/26 18:58:36     76s] 
[11/26 18:58:36     76s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2683.6M, EPOCH TIME: 1701053916.789788
[11/26 18:58:36     76s] 
[11/26 18:58:36     76s] *** Start incrementalPlace ***
[11/26 18:58:36     76s] No Views given, use default active views for adaptive view pruning
[11/26 18:58:36     76s] SKP will enable view:
[11/26 18:58:36     76s]   PVT_0P63V_100C.setup_view
[11/26 18:58:36     76s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:2683.6M, EPOCH TIME: 1701053916.794373
[11/26 18:58:36     76s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2683.6M, EPOCH TIME: 1701053916.795250
[11/26 18:58:36     76s] Starting Early Global Route congestion estimation: mem = 2683.6M
[11/26 18:58:36     76s] (I)      Initializing eGR engine (regular)
[11/26 18:58:36     76s] Set min layer with design mode ( 2 )
[11/26 18:58:36     76s] Set max layer with default ( 127 )
[11/26 18:58:36     76s] Min route layer (adjusted) = 2
[11/26 18:58:36     76s] Max route layer (adjusted) = 10
[11/26 18:58:36     76s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     76s] (I)      Initializing eGR engine (regular)
[11/26 18:58:36     76s] Set min layer with design mode ( 2 )
[11/26 18:58:36     76s] Set max layer with default ( 127 )
[11/26 18:58:36     76s] Min route layer (adjusted) = 2
[11/26 18:58:36     76s] Max route layer (adjusted) = 10
[11/26 18:58:36     76s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:36     76s] (I)      Started Early Global Route kernel ( Curr Mem: 2.52 MB )
[11/26 18:58:36     76s] (I)      Running eGR Regular flow
[11/26 18:58:36     76s] (I)      # wire layers (front) : 11
[11/26 18:58:36     76s] (I)      # wire layers (back)  : 0
[11/26 18:58:36     76s] (I)      min wire layer : 1
[11/26 18:58:36     76s] (I)      max wire layer : 10
[11/26 18:58:36     76s] (I)      # cut layers (front) : 10
[11/26 18:58:36     76s] (I)      # cut layers (back)  : 0
[11/26 18:58:36     76s] (I)      min cut layer : 1
[11/26 18:58:36     76s] (I)      max cut layer : 9
[11/26 18:58:36     76s] (I)      ================================ Layers ================================
[11/26 18:58:36     76s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:36     76s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:58:36     76s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:36     76s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:36     76s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:36     76s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:36     76s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:36     76s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:36     76s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:36     76s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:36     76s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:36     76s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:36     76s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:58:36     76s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:58:36     76s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:36     76s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:58:36     76s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:58:36     76s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:58:36     76s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:58:36     76s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:58:36     76s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:36     76s] (I)      Started Import and model ( Curr Mem: 2.52 MB )
[11/26 18:58:36     76s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:36     76s] (I)      == Non-default Options ==
[11/26 18:58:36     76s] (I)      Maximum routing layer                              : 10
[11/26 18:58:36     76s] (I)      Top routing layer                                  : 10
[11/26 18:58:36     76s] (I)      Number of threads                                  : 1
[11/26 18:58:36     76s] (I)      Route tie net to shape                             : auto
[11/26 18:58:36     76s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 18:58:36     76s] (I)      Method to set GCell size                           : row
[11/26 18:58:36     76s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:58:36     76s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:58:36     76s] (I)      ============== Pin Summary ==============
[11/26 18:58:36     76s] (I)      +-------+--------+---------+------------+
[11/26 18:58:36     76s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:58:36     76s] (I)      +-------+--------+---------+------------+
[11/26 18:58:36     76s] (I)      |     1 |    653 |   99.85 |        Pin |
[11/26 18:58:36     76s] (I)      |     2 |      1 |    0.15 | Pin access |
[11/26 18:58:36     76s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:58:36     76s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:58:36     76s] (I)      +-------+--------+---------+------------+
[11/26 18:58:36     76s] (I)      Use row-based GCell size
[11/26 18:58:36     76s] (I)      Use row-based GCell align
[11/26 18:58:36     76s] (I)      layer 0 area = 170496
[11/26 18:58:36     76s] (I)      layer 1 area = 170496
[11/26 18:58:36     76s] (I)      layer 2 area = 170496
[11/26 18:58:36     76s] (I)      layer 3 area = 512000
[11/26 18:58:36     76s] (I)      layer 4 area = 512000
[11/26 18:58:36     76s] (I)      layer 5 area = 560000
[11/26 18:58:36     76s] (I)      layer 6 area = 560000
[11/26 18:58:36     76s] (I)      layer 7 area = 481279999
[11/26 18:58:36     76s] (I)      layer 8 area = 481279999
[11/26 18:58:36     76s] (I)      layer 9 area = 0
[11/26 18:58:36     76s] (I)      GCell unit size   : 4320
[11/26 18:58:36     76s] (I)      GCell multiplier  : 1
[11/26 18:58:36     76s] (I)      GCell row height  : 4320
[11/26 18:58:36     76s] (I)      Actual row height : 4320
[11/26 18:58:36     76s] (I)      GCell align ref   : 0 0
[11/26 18:58:36     76s] [NR-eGR] Track table information for default rule: 
[11/26 18:58:36     76s] [NR-eGR] M1 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M2 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M3 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M4 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M5 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M6 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M7 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M8 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] M9 has single uniform track structure
[11/26 18:58:36     76s] [NR-eGR] Pad has single uniform track structure
[11/26 18:58:36     76s] (I)      ============== Default via ===============
[11/26 18:58:36     76s] (I)      +---+------------------+-----------------+
[11/26 18:58:36     76s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:58:36     76s] (I)      +---+------------------+-----------------+
[11/26 18:58:36     76s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:58:36     76s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:58:36     76s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:58:36     76s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:58:36     76s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:58:36     76s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:58:36     76s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:58:36     76s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:58:36     76s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:58:36     76s] (I)      +---+------------------+-----------------+
[11/26 18:58:36     76s] [NR-eGR] Read 0 PG shapes
[11/26 18:58:36     76s] [NR-eGR] Read 0 clock shapes
[11/26 18:58:36     76s] [NR-eGR] Read 0 other shapes
[11/26 18:58:36     76s] [NR-eGR] #Routing Blockages  : 0
[11/26 18:58:36     76s] [NR-eGR] #Instance Blockages : 3644
[11/26 18:58:36     76s] [NR-eGR] #PG Blockages       : 0
[11/26 18:58:36     76s] [NR-eGR] #Halo Blockages     : 0
[11/26 18:58:36     76s] [NR-eGR] #Boundary Blockages : 0
[11/26 18:58:36     76s] [NR-eGR] #Clock Blockages    : 0
[11/26 18:58:36     76s] [NR-eGR] #Other Blockages    : 0
[11/26 18:58:36     76s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:58:36     76s] (I)      Custom ignore net properties:
[11/26 18:58:36     76s] (I)      1 : NotLegal
[11/26 18:58:36     76s] (I)      Default ignore net properties:
[11/26 18:58:36     76s] (I)      1 : Special
[11/26 18:58:36     76s] (I)      2 : Analog
[11/26 18:58:36     76s] (I)      3 : Fixed
[11/26 18:58:36     76s] (I)      4 : Skipped
[11/26 18:58:36     76s] (I)      5 : MixedSignal
[11/26 18:58:36     76s] (I)      Prerouted net properties:
[11/26 18:58:36     76s] (I)      1 : NotLegal
[11/26 18:58:36     76s] (I)      2 : Special
[11/26 18:58:36     76s] (I)      3 : Analog
[11/26 18:58:36     76s] (I)      4 : Fixed
[11/26 18:58:36     76s] (I)      5 : Skipped
[11/26 18:58:36     76s] (I)      6 : MixedSignal
[11/26 18:58:36     76s] [NR-eGR] Early global route reroute all routable nets
[11/26 18:58:36     76s] (I)        Front-side 386 ( ignored 0 )
[11/26 18:58:36     76s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:58:36     76s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:58:36     76s] (I)      early_global_route_priority property id does not exist.
[11/26 18:58:36     76s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:58:36     76s] [NR-eGR] Read 386 nets ( ignored 0 )
[11/26 18:58:36     76s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:58:36     76s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:36     76s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:37     76s] (I)      Number of ignored nets                =      0
[11/26 18:58:37     76s] (I)      Number of connected nets              =      0
[11/26 18:58:37     76s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:58:37     76s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:58:37     76s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:58:37     76s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:58:37     76s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:58:37     76s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:58:37     76s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:58:37     76s] (I)      Ndr track 0 does not exist
[11/26 18:58:37     76s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[11/26 18:58:37     76s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:58:37     76s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:58:37     76s] (I)      Core area           : (0, 0) - (1400000, 1600000)
[11/26 18:58:37     76s] (I)      Site width          :   864  (dbu)
[11/26 18:58:37     76s] (I)      Row height          :  4320  (dbu)
[11/26 18:58:37     76s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:58:37     76s] (I)      GCell width         :  4320  (dbu)
[11/26 18:58:37     76s] (I)      GCell height        :  4320  (dbu)
[11/26 18:58:37     76s] (I)      Grid                :   649   741    10
[11/26 18:58:37     76s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:58:37     76s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320     0  4320     0
[11/26 18:58:37     76s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320     0  4320
[11/26 18:58:37     76s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:58:37     76s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:58:37     76s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:58:37     76s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:58:37     76s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:58:37     76s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81  3.00  0.13
[11/26 18:58:37     76s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:58:37     76s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:58:37     76s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:58:37     76s] (I)      --------------------------------------------------------
[11/26 18:58:37     76s] 
[11/26 18:58:37     76s] [NR-eGR] ============ Routing rule table ============
[11/26 18:58:37     76s] [NR-eGR] Rule id: 0  Nets: 386
[11/26 18:58:37     76s] [NR-eGR] ========================================
[11/26 18:58:37     76s] [NR-eGR] 
[11/26 18:58:37     76s] (I)      ======== NDR :  =========
[11/26 18:58:37     76s] (I)      +--------------+--------+
[11/26 18:58:37     76s] (I)      |           ID |      0 |
[11/26 18:58:37     76s] (I)      |         Name |        |
[11/26 18:58:37     76s] (I)      |      Default |    yes |
[11/26 18:58:37     76s] (I)      |  Clk Special |     no |
[11/26 18:58:37     76s] (I)      | Hard spacing |     no |
[11/26 18:58:37     76s] (I)      |    NDR track | (none) |
[11/26 18:58:37     76s] (I)      |      NDR via | (none) |
[11/26 18:58:37     76s] (I)      |  Extra space |      0 |
[11/26 18:58:37     76s] (I)      |      Shields |      0 |
[11/26 18:58:37     76s] (I)      |   Demand (H) |      1 |
[11/26 18:58:37     76s] (I)      |   Demand (V) |      1 |
[11/26 18:58:37     76s] (I)      |        #Nets |    386 |
[11/26 18:58:37     76s] (I)      +--------------+--------+
[11/26 18:58:37     76s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:37     76s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:58:37     76s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:37     76s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:58:37     76s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:37     76s] (I)      =============== Blocked Tracks ===============
[11/26 18:58:37     76s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:37     76s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:58:37     76s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:37     76s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |     2 | 3605195 |    70832 |         1.96% |
[11/26 18:58:37     76s] (I)      |     3 | 3601260 |    63081 |         1.75% |
[11/26 18:58:37     76s] (I)      |     4 | 2703734 |    32143 |         1.19% |
[11/26 18:58:37     76s] (I)      |     5 | 2400840 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |     6 | 1802273 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |     7 | 1799889 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |     8 | 1351218 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |     9 | 1439763 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      |    10 | 1351218 |        0 |         0.00% |
[11/26 18:58:37     76s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:37     76s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.34 sec, Curr Mem: 2.59 MB )
[11/26 18:58:37     76s] (I)      Reset routing kernel
[11/26 18:58:37     76s] (I)      Started Global Routing ( Curr Mem: 2.59 MB )
[11/26 18:58:37     76s] (I)      totalPins=1650  totalGlobalPin=1644 (99.64%)
[11/26 18:58:37     76s] (I)      ================= Net Group Info =================
[11/26 18:58:37     76s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:37     76s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 18:58:37     76s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:37     76s] (I)      |  1 |            386 |        M2(2) |   Pad(10) |
[11/26 18:58:37     76s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:37     76s] (I)      total 2D Cap : 19894250 = (10714959 H, 9179291 V)
[11/26 18:58:37     76s] (I)      total 2D Demand : 5 = (5 H, 0 V)
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1a Route ============
[11/26 18:58:37     76s] [NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[11/26 18:58:37     76s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 18:58:37     76s] (I)      Usage: 99758 = (51836 H, 47922 V) = (0.48% H, 0.52% V) = (5.598e+04um H, 5.176e+04um V)
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1b Route ============
[11/26 18:58:37     76s] (I)      Usage: 102376 = (54454 H, 47922 V) = (0.51% H, 0.52% V) = (5.881e+04um H, 5.176e+04um V)
[11/26 18:58:37     76s] (I)      Overflow of layer group 1: 0.22% H + 0.42% V. EstWL: 1.105661e+05um
[11/26 18:58:37     76s] (I)      Congestion metric : 10.71%H 28.54%V, 39.25%HV
[11/26 18:58:37     76s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1c Route ============
[11/26 18:58:37     76s] (I)      Level2 Grid: 130 x 149
[11/26 18:58:37     76s] (I)      Usage: 103112 = (55116 H, 47996 V) = (0.51% H, 0.52% V) = (5.953e+04um H, 5.184e+04um V)
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1d Route ============
[11/26 18:58:37     76s] (I)      Usage: 103112 = (55116 H, 47996 V) = (0.51% H, 0.52% V) = (5.953e+04um H, 5.184e+04um V)
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1e Route ============
[11/26 18:58:37     76s] (I)      Usage: 103112 = (55116 H, 47996 V) = (0.51% H, 0.52% V) = (5.953e+04um H, 5.184e+04um V)
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] (I)      ============  Phase 1l Route ============
[11/26 18:58:37     76s] [NR-eGR] Early Global Route overflow of layer group 1: 0.16% H + 0.00% V. EstWL: 1.113610e+05um
[11/26 18:58:37     76s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 18:58:37     76s] (I)      Layer  2:    3532790     10082         6       59302     3541958    ( 1.65%) 
[11/26 18:58:37     76s] (I)      Layer  3:    3534176     18198        19       56160     3545790    ( 1.56%) 
[11/26 18:58:37     76s] (I)      Layer  4:    2668657     11759        82       15373     2685572    ( 0.57%) 
[11/26 18:58:37     76s] (I)      Layer  5:    2397600     15756       148           0     2401300    ( 0.00%) 
[11/26 18:58:37     76s] (I)      Layer  6:    1799496     17631      1822           0     1800630    ( 0.00%) 
[11/26 18:58:37     76s] (I)      Layer  7:    1797460     10078        61        2775     1798200    ( 0.15%) 
[11/26 18:58:37     76s] (I)      Layer  8:    1349136     10558       833           0     1350472    ( 0.00%) 
[11/26 18:58:37     76s] (I)      Layer  9:    1437820      7124       634        2220     1438560    ( 0.15%) 
[11/26 18:58:37     76s] (I)      Layer 10:    1349136      6558       738           0       63552    ( 0.00%) 
[11/26 18:58:37     76s] (I)      Total:      19866271    107744      4343      135830    18626031    ( 0.72%) 
[11/26 18:58:37     76s] (I)      
[11/26 18:58:37     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 18:58:37     76s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/26 18:58:37     76s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/26 18:58:37     76s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[11/26 18:58:37     76s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 18:58:37     76s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 18:58:37     76s] [NR-eGR]      M2 ( 2)         6( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 18:58:37     76s] [NR-eGR]      M3 ( 3)        16( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 18:58:37     76s] [NR-eGR]      M4 ( 4)        81( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/26 18:58:37     76s] [NR-eGR]      M5 ( 5)        89( 0.02%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/26 18:58:37     76s] [NR-eGR]      M6 ( 6)       679( 0.14%)        69( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.16%) 
[11/26 18:58:37     76s] [NR-eGR]      M7 ( 7)        37( 0.01%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 18:58:37     76s] [NR-eGR]      M8 ( 8)       588( 0.12%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[11/26 18:58:37     76s] [NR-eGR]      M9 ( 9)        87( 0.02%)        18( 0.00%)        28( 0.01%)         1( 0.00%)   ( 0.03%) 
[11/26 18:58:37     76s] [NR-eGR]     Pad (10)       512( 0.11%)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/26 18:58:37     76s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 18:58:37     76s] [NR-eGR]        Total      2095( 0.05%)        96( 0.00%)        30( 0.00%)         1( 0.00%)   ( 0.05%) 
[11/26 18:58:37     76s] [NR-eGR] 
[11/26 18:58:37     76s] (I)      Finished Global Routing ( CPU: 0.35 sec, Real: 0.60 sec, Curr Mem: 2.58 MB )
[11/26 18:58:37     76s] (I)      Updating congestion map
[11/26 18:58:37     76s] (I)      total 2D Cap : 19895457 = (10715908 H, 9179549 V)
[11/26 18:58:37     76s] [NR-eGR] Overflow after Early Global Route 0.10% H + 0.01% V
[11/26 18:58:37     76s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.660, REAL:1.077, MEM:2708.8M, EPOCH TIME: 1701053917.872151
[11/26 18:58:37     76s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.64 sec, Real: 1.05 sec, Curr Mem: 2.56 MB )
[11/26 18:58:37     76s] Early Global Route congestion estimation runtime: 1.08 seconds, mem = 2708.8M
[11/26 18:58:37     76s] OPERPROF: Starting HotSpotCal at level 1, MEM:2708.8M, EPOCH TIME: 1701053917.872550
[11/26 18:58:37     76s] [hotspot] +------------+---------------+---------------+
[11/26 18:58:37     76s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 18:58:37     76s] [hotspot] +------------+---------------+---------------+
[11/26 18:58:37     76s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 18:58:37     76s] [hotspot] +------------+---------------+---------------+
[11/26 18:58:37     76s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 18:58:37     76s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 18:58:37     76s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.014, MEM:2724.8M, EPOCH TIME: 1701053917.886728
[11/26 18:58:37     76s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2724.8M, EPOCH TIME: 1701053917.891231
[11/26 18:58:37     76s] Skipped repairing congestion.
[11/26 18:58:37     76s] Starting Early Global Route wiring: mem = 2724.8M
[11/26 18:58:37     76s] (I)      Running track assignment and export wires
[11/26 18:58:37     76s] (I)      Delete wires for 386 nets 
[11/26 18:58:37     76s] (I)      ============= Track Assignment ============
[11/26 18:58:37     76s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.57 MB )
[11/26 18:58:37     76s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 18:58:37     76s] (I)      Run Multi-thread track assignment
[11/26 18:58:37     76s] (I)      Finished Track Assignment (1T) ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2.58 MB )
[11/26 18:58:37     76s] (I)      Started Export ( Curr Mem: 2.58 MB )
[11/26 18:58:37     76s] [NR-eGR] Total eGR-routed clock nets wire length: 1456um, number of vias: 380
[11/26 18:58:37     76s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:37     76s] [NR-eGR]              Length (um)  Vias 
[11/26 18:58:37     76s] [NR-eGR] -------------------------------
[11/26 18:58:37     76s] [NR-eGR]  M1   (1V)             0   653 
[11/26 18:58:37     76s] [NR-eGR]  M2   (2H)         10587  1222 
[11/26 18:58:37     76s] [NR-eGR]  M3   (3V)         19398   461 
[11/26 18:58:37     76s] [NR-eGR]  M4   (4H)         12584  1562 
[11/26 18:58:37     76s] [NR-eGR]  M5   (5V)         15732  1520 
[11/26 18:58:37     76s] [NR-eGR]  M6   (6H)         18776   649 
[11/26 18:58:37     76s] [NR-eGR]  M7   (7V)         10423   585 
[11/26 18:58:37     76s] [NR-eGR]  M8   (8H)         11239   260 
[11/26 18:58:37     76s] [NR-eGR]  M9   (9V)          6651   207 
[11/26 18:58:37     76s] (I)      == Layer wire length by net rule ==
[11/26 18:58:37     76s] (I)                    Default 
[11/26 18:58:37     76s] (I)      ----------------------
[11/26 18:58:37     76s] (I)       M1   (1V)        0um 
[11/26 18:58:37     76s] (I)       M2   (2H)    10587um 
[11/26 18:58:37     76s] (I)       M3   (3V)    19398um 
[11/26 18:58:37     76s] (I)       M4   (4H)    12584um 
[11/26 18:58:37     76s] (I)       M5   (5V)    15732um 
[11/26 18:58:37     76s] (I)       M6   (6H)    18776um 
[11/26 18:58:37     76s] (I)       M7   (7V)    10423um 
[11/26 18:58:37     76s] (I)       M8   (8H)    11239um 
[11/26 18:58:37     76s] (I)       M9   (9V)     6651um 
[11/26 18:58:37     76s] (I)       Pad  (10H)    6691um 
[11/26 18:58:37     76s] (I)      ----------------------
[11/26 18:58:37     76s] (I)            Total  112080um 
[11/26 18:58:37     76s] (I)      == Layer via count by net rule ==
[11/26 18:58:37     76s] (I)                   Default 
[11/26 18:58:37     76s] (I)      ---------------------
[11/26 18:58:37     76s] (I)       M1   (1V)       653 
[11/26 18:58:37     76s] (I)       M2   (2H)      1222 
[11/26 18:58:37     76s] (I)       M3   (3V)       461 
[11/26 18:58:37     76s] (I)       M4   (4H)      1562 
[11/26 18:58:37     76s] (I)       M5   (5V)      1520 
[11/26 18:58:37     76s] (I)       M6   (6H)       649 
[11/26 18:58:37     76s] (I)       M7   (7V)       585 
[11/26 18:58:37     76s] (I)       M8   (8H)       260 
[11/26 18:58:37     76s] (I)       M9   (9V)       207 
[11/26 18:58:37     76s] (I)       Pad  (10H)        0 
[11/26 18:58:37     76s] (I)      ---------------------
[11/26 18:58:37     76s] (I)            Total     7119 
[11/26 18:58:37     76s] [NR-eGR]  Pad  (10H)         6691     0 
[11/26 18:58:37     76s] [NR-eGR] -------------------------------
[11/26 18:58:37     76s] [NR-eGR]       Total       112080  7119 
[11/26 18:58:37     76s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:37     76s] [NR-eGR] Total half perimeter of net bounding box: 98144um
[11/26 18:58:37     76s] [NR-eGR] Total length: 112080um, number of vias: 7119
[11/26 18:58:37     76s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:37     76s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2.58 MB )
[11/26 18:58:37     76s] eee: RC Grid Memory freed=601920
[11/26 18:58:37     76s] (I)      Global routing data unavailable, rerun eGR
[11/26 18:58:37     76s] (I)      Initializing eGR engine (regular)
[11/26 18:58:37     76s] Set min layer with design mode ( 2 )
[11/26 18:58:38     76s] Set max layer with default ( 127 )
[11/26 18:58:38     76s] Min route layer (adjusted) = 2
[11/26 18:58:38     76s] Max route layer (adjusted) = 10
[11/26 18:58:38     76s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:38     76s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.110, REAL:0.113, MEM:2736.0M, EPOCH TIME: 1701053918.004550
[11/26 18:58:38     76s] Early Global Route wiring runtime: 0.11 seconds, mem = 2736.0M
[11/26 18:58:38     77s] 0 delay mode for cte disabled.
[11/26 18:58:38     77s] SKP cleared!
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] *** Finished incrementalPlace (cpu=0:00:00.8, real=0:00:02.0)***
[11/26 18:58:38     77s] ***** Total cpu  0:0:14
[11/26 18:58:38     77s] ***** Total real time  0:0:19
[11/26 18:58:38     77s] Tdgp not enabled or already been cleared! skip clearing
[11/26 18:58:38     77s] **place_design ... cpu = 0: 0:14, real = 0: 0:19, mem = 2718.0M **
[11/26 18:58:38     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:58:38     77s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:38     77s] UM:*                                                                   final
[11/26 18:58:38     77s] UM: Running design category ...
[11/26 18:58:38     77s] Cell riscv_top LLGs are deleted
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2718.0M, EPOCH TIME: 1701053918.181746
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2718.0M, EPOCH TIME: 1701053918.183784
[11/26 18:58:38     77s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:38     77s] Core basic site is asap7sc7p5t
[11/26 18:58:38     77s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 18:58:38     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 18:58:38     77s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:38     77s] SiteArray: use 3,317,760 bytes
[11/26 18:58:38     77s] SiteArray: current memory after site array memory allocation 2718.0M
[11/26 18:58:38     77s] SiteArray: FP blocked sites are writable
[11/26 18:58:38     77s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2718.0M, EPOCH TIME: 1701053918.204197
[11/26 18:58:38     77s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:38     77s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2718.0M, EPOCH TIME: 1701053918.204361
[11/26 18:58:38     77s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:38     77s] Atter site array init, number of instance map data is 0.
[11/26 18:58:38     77s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.025, MEM:2718.0M, EPOCH TIME: 1701053918.208896
[11/26 18:58:38     77s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.030, MEM:2718.0M, EPOCH TIME: 1701053918.211920
[11/26 18:58:38     77s] Cell riscv_top LLGs are deleted
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] # Resetting pin-track-align track data.
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:58:38     77s] UM:           17.7             22                                      place_design
[11/26 18:58:38     77s] %# Begin ::rcp::generate_route_congestion (11/26 18:58:38, mem=2715.98M)
[11/26 18:58:38     77s] Will save congestion map file from route /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz
[11/26 18:58:38     77s] Saving congestion map file /bwrcq/scratch/caderichard/hammer_work/build-asap7-cm/asic-lab/syn-rundir/innovus/invs2genus.route.congestion.gz ...
[11/26 18:58:38     77s] %# End ::rcp::generate_route_congestion (11/26 18:58:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2715.98M)
[11/26 18:58:38     77s] VSMManager cleared!
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] =============================================================================================
[11/26 18:58:38     77s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         22.12-s080_1
[11/26 18:58:38     77s] =============================================================================================
[11/26 18:58:38     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:58:38     77s] ---------------------------------------------------------------------------------------------
[11/26 18:58:38     77s] [ CellServerInit         ]      4   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:58:38     77s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  13.1 % )     0:00:02.5 /  0:00:02.4    1.0
[11/26 18:58:38     77s] [ RefinePlace            ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    0.7
[11/26 18:58:38     77s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.3
[11/26 18:58:38     77s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 18:58:38     77s] [ MISC                   ]          0:00:16.2  (  84.5 % )     0:00:16.2 /  0:00:11.6    0.7
[11/26 18:58:38     77s] ---------------------------------------------------------------------------------------------
[11/26 18:58:38     77s]  GlobalPlace #1 TOTAL               0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:00:14.4    0.8
[11/26 18:58:38     77s] ---------------------------------------------------------------------------------------------
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:14.4/0:00:19.1 (0.8), totSession cpu/real = 0:01:17.6/0:01:28.6 (0.9), mem = 2716.0M
[11/26 18:58:38     77s] Enable CTE adjustment.
[11/26 18:58:38     77s] Enable Layer aware incrSKP.
[11/26 18:58:38     77s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2521.4M, totSessionCpu=0:01:18 **
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:58:38     77s] Info: 1 threads available for lower-level modules during optimization.
[11/26 18:58:38     77s] GigaOpt running with 1 threads.
[11/26 18:58:38     77s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:17.6/0:01:28.6 (0.9), mem = 2714.0M
[11/26 18:58:38     77s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/26 18:58:38     77s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[11/26 18:58:38     77s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[11/26 18:58:38     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2714.0M, EPOCH TIME: 1701053918.877705
[11/26 18:58:38     77s] Processing tracks to init pin-track alignment.
[11/26 18:58:38     77s] z: 1, totalTracks: 1
[11/26 18:58:38     77s] z: 3, totalTracks: 1
[11/26 18:58:38     77s] z: 5, totalTracks: 1
[11/26 18:58:38     77s] z: 7, totalTracks: 1
[11/26 18:58:38     77s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:58:38     77s] Cell riscv_top LLGs are deleted
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] # Building AO llgBox search-tree.
[11/26 18:58:38     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2714.0M, EPOCH TIME: 1701053918.884652
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2714.0M, EPOCH TIME: 1701053918.886329
[11/26 18:58:38     77s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:38     77s] Core basic site is asap7sc7p5t
[11/26 18:58:38     77s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:58:38     77s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 18:58:38     77s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 18:58:38     77s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:58:38     77s] SiteArray: use 3,317,760 bytes
[11/26 18:58:38     77s] SiteArray: current memory after site array memory allocation 2714.0M
[11/26 18:58:38     77s] SiteArray: FP blocked sites are writable
[11/26 18:58:38     77s] PD AO has 0 placeable physical insts.
[11/26 18:58:38     77s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/26 18:58:38     77s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2714.0M, EPOCH TIME: 1701053918.908705
[11/26 18:58:38     77s] Process 0 wires and vias for routing blockage analysis
[11/26 18:58:38     77s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.010, REAL:0.002, MEM:2714.0M, EPOCH TIME: 1701053918.910575
[11/26 18:58:38     77s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:58:38     77s] Atter site array init, number of instance map data is 0.
[11/26 18:58:38     77s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.038, MEM:2714.0M, EPOCH TIME: 1701053918.924563
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:38     77s] OPERPROF:     Starting CMU at level 3, MEM:2714.0M, EPOCH TIME: 1701053918.929658
[11/26 18:58:38     77s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2714.0M, EPOCH TIME: 1701053918.930771
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:58:38     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.049, MEM:2714.0M, EPOCH TIME: 1701053918.933574
[11/26 18:58:38     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2714.0M, EPOCH TIME: 1701053918.933633
[11/26 18:58:38     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:2714.0M, EPOCH TIME: 1701053918.934216
[11/26 18:58:38     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2714.0MB).
[11/26 18:58:38     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.061, MEM:2714.0M, EPOCH TIME: 1701053918.938935
[11/26 18:58:38     77s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2714.1M, EPOCH TIME: 1701053918.939317
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:38     77s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:2714.0M, EPOCH TIME: 1701053918.946600
[11/26 18:58:38     77s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:38     77s] Summary for sequential cells identification: 
[11/26 18:58:38     77s]   Identified SBFF number: 68
[11/26 18:58:38     77s]   Identified MBFF number: 0
[11/26 18:58:38     77s]   Identified SB Latch number: 0
[11/26 18:58:38     77s]   Identified MB Latch number: 0
[11/26 18:58:38     77s]   Not identified SBFF number: 0
[11/26 18:58:38     77s]   Not identified MBFF number: 0
[11/26 18:58:38     77s]   Not identified SB Latch number: 0
[11/26 18:58:38     77s]   Not identified MB Latch number: 0
[11/26 18:58:38     77s]   Number of sequential cells which are not FFs: 64
[11/26 18:58:38     77s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:58:38     77s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:58:38     77s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:58:38     77s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:58:38     77s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:58:38     77s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:58:38     77s] TLC MultiMap info (StdDelay):
[11/26 18:58:38     77s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:38     77s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:38     77s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:38     77s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:38     77s]  Setting StdDelay to: 5.9ps
[11/26 18:58:38     77s] 
[11/26 18:58:38     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:39     77s] eee: Trim Metal Layers: { }
[11/26 18:58:39     77s] eee: RC Grid Memory allocated=601920
[11/26 18:58:39     77s] eee: LayerId=1 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=2 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=3 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=4 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=5 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=6 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=7 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=8 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=9 widthSet size=1
[11/26 18:58:39     77s] eee: LayerId=10 widthSet size=1
[11/26 18:58:39     77s] eee: Total RC Grid memory=601920
[11/26 18:58:39     77s] eee: Metal Layers Info:
[11/26 18:58:39     77s] eee: L: M1 M2 M3 M4 M5 M6 M7 M8 M9 Pad
[11/26 18:58:39     77s] eee: W: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 0.160000
[11/26 18:58:39     77s] eee: S: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 8.000000
[11/26 18:58:39     77s] eee: pegSigSF=1.070000
[11/26 18:58:39     77s] Updating RC grid for preRoute extraction ...
[11/26 18:58:39     77s] Initializing multi-corner resistance tables ...
[11/26 18:58:39     77s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:58:39     77s] eee: l=2 avDens=0.062424 usedTrk=980.618150 availTrk=15709.022462 sigTrk=980.618150
[11/26 18:58:39     77s] eee: l=3 avDens=0.070309 usedTrk=1796.148519 availTrk=25546.401116 sigTrk=1796.148519
[11/26 18:58:39     77s] eee: l=4 avDens=0.114460 usedTrk=1165.341855 availTrk=10181.250000 sigTrk=1165.341855
[11/26 18:58:39     77s] eee: l=5 avDens=0.103712 usedTrk=1457.156206 availTrk=14050.000000 sigTrk=1457.156206
[11/26 18:58:39     77s] eee: l=6 avDens=0.172458 usedTrk=1694.402550 availTrk=9825.000000 sigTrk=1738.910698
[11/26 18:58:39     77s] eee: l=7 avDens=0.102127 usedTrk=965.098520 availTrk=9450.000000 sigTrk=965.098520
[11/26 18:58:39     77s] eee: l=8 avDens=0.280232 usedTrk=1032.478750 availTrk=3684.375000 sigTrk=1040.653009
[11/26 18:58:39     77s] eee: l=9 avDens=0.088870 usedTrk=615.867407 availTrk=6930.000000 sigTrk=615.867407
[11/26 18:58:39     77s] eee: l=10 avDens=0.215317 usedTrk=617.689445 availTrk=2868.750000 sigTrk=619.564445
[11/26 18:58:39     77s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:58:39     77s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.387090 uaWl=1.000000 uaWlH=0.732500 aWlH=0.000000 lMod=0 pMax=0.932700 pMod=77 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/26 18:58:39     77s] 
[11/26 18:58:39     77s] Creating Lib Analyzer ...
[11/26 18:58:39     78s] Total number of usable buffers from Lib Analyzer: 51 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[11/26 18:58:39     78s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[11/26 18:58:39     78s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:58:39     78s] 
[11/26 18:58:39     78s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:58:41     80s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=2718.0M
[11/26 18:58:41     80s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=2718.0M
[11/26 18:58:41     80s] Creating Lib Analyzer, finished. 
[11/26 18:58:41     80s] AAE DB initialization (MEM=2717.98 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 18:58:41     80s] #optDebug: fT-S <1 2 3 1 0>
[11/26 18:58:41     80s] Info: IPO magic value 0x8051BEEF.
[11/26 18:58:41     80s] Info: Using Genus executable '/tools/cadence/DDI/DDI221/GENUS221/bin/genus'.
[11/26 18:58:41     80s]       (normalized executable '/bwrcq/commercial/cds99/DDI/DDI221_ISR2/GENUS221/bin/genus')
[11/26 18:58:41     80s]       Genus workers will not check out additional licenses.
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SRAM'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_WITH_FILLER_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'TAPCELL_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLERxp5_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'FILLER_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx6_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx4_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2b_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx2_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx1_ASAP7_75t_SL'
[11/26 18:58:41     80s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'DECAPx10_ASAP7_75t_SL'
[11/26 18:58:41     80s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/26 18:58:41     80s] -lefTechFileMap {}                         # string, default=""
[11/26 18:58:55     80s] **opt_design ... cpu = 0:00:03, real = 0:00:17, mem = 2428.3M, totSessionCpu=0:01:21 **
[11/26 18:58:55     80s] *** opt_design -pre_cts ***
[11/26 18:58:55     80s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 18:58:55     80s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 18:58:55     80s] Hold Target Slack: user slack 0
[11/26 18:58:55     80s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 18:58:55     80s] Type 'man IMPOPT-3195' for more detail.
[11/26 18:58:55     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2625.0M, EPOCH TIME: 1701053935.172283
[11/26 18:58:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:55     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.013, MEM:2625.0M, EPOCH TIME: 1701053935.185053
[11/26 18:58:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:58:55     80s] Deleting Lib Analyzer.
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Deleting Cell Server End ...
[11/26 18:58:55     80s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:55     80s] Summary for sequential cells identification: 
[11/26 18:58:55     80s]   Identified SBFF number: 68
[11/26 18:58:55     80s]   Identified MBFF number: 0
[11/26 18:58:55     80s]   Identified SB Latch number: 0
[11/26 18:58:55     80s]   Identified MB Latch number: 0
[11/26 18:58:55     80s]   Not identified SBFF number: 0
[11/26 18:58:55     80s]   Not identified MBFF number: 0
[11/26 18:58:55     80s]   Not identified SB Latch number: 0
[11/26 18:58:55     80s]   Not identified MB Latch number: 0
[11/26 18:58:55     80s]   Number of sequential cells which are not FFs: 64
[11/26 18:58:55     80s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:58:55     80s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:58:55     80s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:58:55     80s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:58:55     80s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:58:55     80s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:58:55     80s] TLC MultiMap info (StdDelay):
[11/26 18:58:55     80s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:55     80s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:55     80s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:55     80s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:55     80s]  Setting StdDelay to: 5.9ps
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Deleting Cell Server End ...
[11/26 18:58:55     80s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2625.0M, EPOCH TIME: 1701053935.433408
[11/26 18:58:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] Cell riscv_top LLGs are deleted
[11/26 18:58:55     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:55     80s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2616.0M, EPOCH TIME: 1701053935.434052
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] Creating Lib Analyzer ...
[11/26 18:58:55     80s] 
[11/26 18:58:55     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:58:55     80s] Summary for sequential cells identification: 
[11/26 18:58:55     80s]   Identified SBFF number: 68
[11/26 18:58:55     80s]   Identified MBFF number: 0
[11/26 18:58:55     80s]   Identified SB Latch number: 0
[11/26 18:58:55     80s]   Identified MB Latch number: 0
[11/26 18:58:55     80s]   Not identified SBFF number: 0
[11/26 18:58:55     80s]   Not identified MBFF number: 0
[11/26 18:58:55     80s]   Not identified SB Latch number: 0
[11/26 18:58:55     80s]   Not identified MB Latch number: 0
[11/26 18:58:55     80s]   Number of sequential cells which are not FFs: 64
[11/26 18:58:55     81s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:58:55     81s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:58:55     81s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:58:55     81s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:58:55     81s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:58:55     81s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:58:55     81s] TLC MultiMap info (StdDelay):
[11/26 18:58:55     81s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:58:55     81s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:58:55     81s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:58:55     81s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:58:55     81s]  Setting StdDelay to: 5.9ps
[11/26 18:58:55     81s] 
[11/26 18:58:55     81s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:58:55     81s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[11/26 18:58:55     81s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[11/26 18:58:55     81s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:58:55     81s] 
[11/26 18:58:55     81s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:58:56     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=2624.0M
[11/26 18:58:56     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=2624.0M
[11/26 18:58:56     82s] Creating Lib Analyzer, finished. 
[11/26 18:58:56     82s] #optDebug: Start CG creation (mem=2624.0M)
[11/26 18:58:56     82s]  ...initializing CG ToF 166.4813um
[11/26 18:58:57     82s] (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgPrt (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgEgp (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgPbk (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgNrb(cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgObs (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgCon (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s]  ...processing cgPdm (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s] #optDebug: Finish CG creation (cpu=0:00:00.5, mem=2797.4M)
[11/26 18:58:57     82s] {MMLU 0 0 1506}
[11/26 18:58:57     82s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2797.4M
[11/26 18:58:57     82s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2797.4M
[11/26 18:58:57     82s] Running pre-eGR process
[11/26 18:58:57     82s] (I)      Initializing eGR engine (regular)
[11/26 18:58:57     82s] Set min layer with design mode ( 2 )
[11/26 18:58:57     82s] Set max layer with default ( 127 )
[11/26 18:58:57     82s] Min route layer (adjusted) = 2
[11/26 18:58:57     82s] Max route layer (adjusted) = 10
[11/26 18:58:57     82s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/26 18:58:57     82s] (I)      Initializing eGR engine (regular)
[11/26 18:58:57     82s] Set min layer with design mode ( 2 )
[11/26 18:58:57     82s] Set max layer with default ( 127 )
[11/26 18:58:57     82s] Min route layer (adjusted) = 2
[11/26 18:58:57     82s] Max route layer (adjusted) = 10
[11/26 18:58:57     82s] (I)      Running eGR Regular flow
[11/26 18:58:57     82s] (I)      # wire layers (front) : 11
[11/26 18:58:57     82s] (I)      # wire layers (back)  : 0
[11/26 18:58:57     82s] (I)      min wire layer : 1
[11/26 18:58:57     82s] (I)      max wire layer : 10
[11/26 18:58:57     82s] (I)      # cut layers (front) : 10
[11/26 18:58:57     82s] (I)      # cut layers (back)  : 0
[11/26 18:58:57     82s] (I)      min cut layer : 1
[11/26 18:58:57     82s] (I)      max cut layer : 9
[11/26 18:58:57     82s] (I)      ================================ Layers ================================
[11/26 18:58:57     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:57     82s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:58:57     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:57     82s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576[11/26 18:58:57     82s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
 |
[11/26 18:58:57     82s] (I)      | 34 |[11/26 18:58:57     82s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.56 MB )
  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:57     82s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:58:57     82s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:57     82s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:58:57     82s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:57     82s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:58:57     82s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:57     82s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:58:57     82s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:58:57     82s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:58:57     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:57     82s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:58:57     82s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:58:57     82s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:58:57     82s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:58:57     82s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:58:57     82s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:58:57     82s] (I)      Started Import and model ( Curr Mem: 2.56 MB )
[11/26 18:58:57     82s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:58:57     82s] (I)      Number of ignored instance 0
[11/26 18:58:57     82s] (I)      Number of inbound cells 18
[11/26 18:58:57     82s] (I)      Number of opened ILM blockages 0
[11/26 18:58:57     82s] (I)      Number of instances temporarily fixed by detailed placement 18
[11/26 18:58:57     82s] (I)      numMoveCells=224, numMacros=18  numPads=350  numMultiRowHeightInsts=0
[11/26 18:58:57     82s] (I)      cell height: 4320, count: 224
[11/26 18:58:57     82s] (I)      Number of nets = 386 ( 1120 ignored )
[11/26 18:58:57     82s] (I)      Read rows... (mem=2619.5M)
[11/26 18:58:57     82s] (I)      rowRegion is not equal to core box, resetting core box
[11/26 18:58:57     82s] (I)      rowRegion : (0, 0) - (1399680, 1598400)
[11/26 18:58:57     82s] (I)      coreBox   : (0, 0) - (1400000, 1600000)
[11/26 18:58:57     82s] (I)      Done Read rows (cpu=0.000s, mem=2619.5M)
[11/26 18:58:57     82s] (I)      Identified Clock instances: Flop 140, Clock buffer/inverter 2, Gate 1, Logic 0
[11/26 18:58:57     82s] (I)      Read module constraints... (mem=2619.5M)
[11/26 18:58:57     82s] (I)      Done Read module constraints (cpu=0.000s, mem=2619.5M)
[11/26 18:58:57     82s] (I)      == Non-default Options ==
[11/26 18:58:57     82s] (I)      Maximum routing layer                              : 10
[11/26 18:58:57     82s] (I)      Top routing layer                                  : 10
[11/26 18:58:57     82s] (I)      Buffering-aware routing                            : true
[11/26 18:58:57     82s] (I)      Spread congestion away from blockages              : true
[11/26 18:58:57     82s] (I)      Number of threads                                  : 1
[11/26 18:58:57     82s] (I)      Overflow penalty cost                              : 10
[11/26 18:58:57     82s] (I)      Punch through distance                             : 1063.670000
[11/26 18:58:57     82s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 18:58:57     82s] (I)      Route tie net to shape                             : auto
[11/26 18:58:57     82s] (I)      Method to set GCell size                           : row
[11/26 18:58:57     82s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:58:57     82s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:58:57     82s] (I)      ============== Pin Summary ==============
[11/26 18:58:57     82s] (I)      +-------+--------+---------+------------+
[11/26 18:58:57     82s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:58:57     82s] (I)      +-------+--------+---------+------------+
[11/26 18:58:57     82s] (I)      |     1 |    653 |   99.85 |        Pin |
[11/26 18:58:57     82s] (I)      |     2 |      1 |    0.15 | Pin access |
[11/26 18:58:57     82s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:58:57     82s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:58:57     82s] (I)      +-------+--------+---------+------------+
[11/26 18:58:57     82s] (I)      Use row-based GCell size
[11/26 18:58:57     82s] (I)      Use row-based GCell align
[11/26 18:58:57     82s] (I)      layer 0 area = 170496
[11/26 18:58:57     82s] (I)      layer 1 area = 170496
[11/26 18:58:57     82s] (I)      layer 2 area = 170496
[11/26 18:58:57     82s] (I)      layer 3 area = 512000
[11/26 18:58:57     82s] (I)      layer 4 area = 512000
[11/26 18:58:57     82s] (I)      layer 5 area = 560000
[11/26 18:58:57     82s] (I)      layer 6 area = 560000
[11/26 18:58:57     82s] (I)      layer 7 area = 481279999
[11/26 18:58:57     82s] (I)      layer 8 area = 481279999
[11/26 18:58:57     82s] (I)      layer 9 area = 0
[11/26 18:58:57     82s] (I)      GCell unit size   : 4320
[11/26 18:58:57     82s] (I)      GCell multiplier  : 1
[11/26 18:58:57     82s] (I)      GCell row height  : 4320
[11/26 18:58:57     82s] (I)      Actual row height : 4320
[11/26 18:58:57     82s] (I)      GCell align ref   : 0 0
[11/26 18:58:57     82s] [NR-eGR] Track table information for default rule: 
[11/26 18:58:57     82s] [NR-eGR] M1 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M2 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M3 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M4 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M5 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M6 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M7 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M8 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] M9 has single uniform track structure
[11/26 18:58:57     82s] [NR-eGR] Pad has single uniform track structure
[11/26 18:58:57     82s] (I)      ============== Default via ===============
[11/26 18:58:57     82s] (I)      +---+------------------+-----------------+
[11/26 18:58:57     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:58:57     82s] (I)      +---+------------------+-----------------+
[11/26 18:58:57     82s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:58:57     82s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:58:57     82s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:58:57     82s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:58:57     82s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:58:57     82s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:58:57     82s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:58:57     82s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:58:57     82s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:58:57     82s] (I)      +---+------------------+-----------------+
[11/26 18:58:57     82s] [NR-eGR] Read 0 PG shapes
[11/26 18:58:57     82s] [NR-eGR] Read 0 clock shapes
[11/26 18:58:57     82s] [NR-eGR] Read 0 other shapes
[11/26 18:58:57     82s] [NR-eGR] #Routing Blockages  : 0
[11/26 18:58:57     82s] [NR-eGR] #Instance Blockages : 3644
[11/26 18:58:57     82s] [NR-eGR] #PG Blockages       : 0
[11/26 18:58:57     82s] [NR-eGR] #Halo Blockages     : 0
[11/26 18:58:57     82s] [NR-eGR] #Boundary Blockages : 0
[11/26 18:58:57     82s] [NR-eGR] #Clock Blockages    : 0
[11/26 18:58:57     82s] [NR-eGR] #Other Blockages    : 0
[11/26 18:58:57     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:58:57     82s] (I)      Custom ignore net properties:
[11/26 18:58:57     82s] (I)      1 : NotLegal
[11/26 18:58:57     82s] (I)      Default ignore net properties:
[11/26 18:58:57     82s] (I)      1 : Special
[11/26 18:58:57     82s] (I)      2 : Analog
[11/26 18:58:57     82s] (I)      3 : Fixed
[11/26 18:58:57     82s] (I)      4 : Skipped
[11/26 18:58:57     82s] (I)      5 : MixedSignal
[11/26 18:58:57     82s] (I)      Prerouted net properties:
[11/26 18:58:57     82s] (I)      1 : NotLegal
[11/26 18:58:57     82s] (I)      2 : Special
[11/26 18:58:57     82s] (I)      3 : Analog
[11/26 18:58:57     82s] (I)      4 : Fixed
[11/26 18:58:57     82s] (I)      5 : Skipped
[11/26 18:58:57     82s] (I)      6 : MixedSignal
[11/26 18:58:57     82s] [NR-eGR] Early global route reroute all routable nets
[11/26 18:58:57     82s] (I)        Front-side 386 ( ignored 0 )
[11/26 18:58:57     82s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:58:57     82s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:58:57     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:58:57     82s] [NR-eGR] Read 386 nets ( ignored 0 )
[11/26 18:58:57     82s] (I)      early_global_route_priority property id does not exist.
[11/26 18:58:57     82s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:58:57     82s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:58:57     83s] (I)      Number of ignored nets                =      0
[11/26 18:58:57     83s] (I)      Number of connected nets              =      0
[11/26 18:58:57     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:58:57     83s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:58:57     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:58:57     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:58:57     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:58:57     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:58:57     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:58:57     83s] (I)      Constructing bin map
[11/26 18:58:57     83s] (I)      Initialize bin information with width=8640 height=8640
[11/26 18:58:57     83s] (I)      Done constructing bin map
[11/26 18:58:57     83s] (I)      Ndr track 0 does not exist
[11/26 18:58:57     83s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[11/26 18:58:57     83s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:58:57     83s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:58:57     83s] (I)      Core area           : (0, 0) - (1399680, 1598400)
[11/26 18:58:57     83s] (I)      Site width          :   864  (dbu)
[11/26 18:58:57     83s] (I)      Row height          :  4320  (dbu)
[11/26 18:58:57     83s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:58:57     83s] (I)      GCell width         :  4320  (dbu)
[11/26 18:58:57     83s] (I)      GCell height        :  4320  (dbu)
[11/26 18:58:57     83s] (I)      Grid                :   649   741    10
[11/26 18:58:57     83s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:58:57     83s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320     0  4320     0
[11/26 18:58:57     83s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320     0  4320
[11/26 18:58:57     83s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:58:57     83s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:58:57     83s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:58:57     83s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:58:57     83s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:58:57     83s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81  3.00  0.13
[11/26 18:58:57     83s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:58:57     83s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:58:57     83s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:58:57     83s] (I)      --------------------------------------------------------
[11/26 18:58:57     83s] 
[11/26 18:58:57     83s] [NR-eGR] ============ Routing rule table ============
[11/26 18:58:57     83s] [NR-eGR] Rule id: 0  Nets: 386
[11/26 18:58:57     83s] [NR-eGR] ========================================
[11/26 18:58:57     83s] [NR-eGR] 
[11/26 18:58:57     83s] (I)      ======== NDR :  =========
[11/26 18:58:57     83s] (I)      +--------------+--------+
[11/26 18:58:57     83s] (I)      |           ID |      0 |
[11/26 18:58:57     83s] (I)      |         Name |        |
[11/26 18:58:57     83s] (I)      |      Default |    yes |
[11/26 18:58:57     83s] (I)      |  Clk Special |     no |
[11/26 18:58:57     83s] (I)      | Hard spacing |     no |
[11/26 18:58:57     83s] (I)      |    NDR track | (none) |
[11/26 18:58:57     83s] (I)      |      NDR via | (none) |
[11/26 18:58:57     83s] (I)      |  Extra space |      0 |
[11/26 18:58:57     83s] (I)      |      Shields |      0 |
[11/26 18:58:57     83s] (I)      |   Demand (H) |      1 |
[11/26 18:58:57     83s] (I)      |   Demand (V) |      1 |
[11/26 18:58:57     83s] (I)      |        #Nets |    386 |
[11/26 18:58:57     83s] (I)      +--------------+--------+
[11/26 18:58:57     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:57     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:58:57     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:57     83s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:58:57     83s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:58:57     83s] (I)      =============== Blocked Tracks ===============
[11/26 18:58:57     83s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:57     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:58:57     83s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:57     83s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |     2 | 3605195 |    70832 |         1.96% |
[11/26 18:58:57     83s] (I)      |     3 | 3601260 |    63081 |         1.75% |
[11/26 18:58:57     83s] (I)      |     4 | 2703734 |    32143 |         1.19% |
[11/26 18:58:57     83s] (I)      |     5 | 2400840 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |     6 | 1802273 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |     7 | 1799889 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |     8 | 1351218 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |     9 | 1439763 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      |    10 | 1351218 |        0 |         0.00% |
[11/26 18:58:57     83s] (I)      +-------+---------+----------+---------------+
[11/26 18:58:57     83s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.50 sec, Curr Mem: 2.63 MB )
[11/26 18:58:57     83s] (I)      Reset routing kernel
[11/26 18:58:57     83s] (I)      Started Global Routing ( Curr Mem: 2.63 MB )
[11/26 18:58:57     83s] (I)      totalPins=1650  totalGlobalPin=1644 (99.64%)
[11/26 18:58:57     83s] (I)      ================= Net Group Info =================
[11/26 18:58:57     83s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:57     83s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[11/26 18:58:57     83s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:57     83s] (I)      |  1 |            386 |        M2(2) |   Pad(10) |
[11/26 18:58:57     83s] (I)      +----+----------------+--------------+-----------+
[11/26 18:58:58     83s] (I)      total 2D Cap : 19894250 = (10714959 H, 9179291 V)
[11/26 18:58:58     83s] (I)      total 2D Demand : 5 = (5 H, 0 V)
[11/26 18:58:58     83s] (I)      #blocked areas for congestion spreading : 0
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1a Route ============
[11/26 18:58:58     83s] [NR-eGR] Layer group 1: route 386 net(s) in layer range [2, 10]
[11/26 18:58:58     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/26 18:58:58     83s] (I)      Usage: 99774 = (51857 H, 47917 V) = (0.48% H, 0.52% V) = (5.601e+04um H, 5.175e+04um V)
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1b Route ============
[11/26 18:58:58     83s] (I)      Usage: 101613 = (53696 H, 47917 V) = (0.50% H, 0.52% V) = (5.799e+04um H, 5.175e+04um V)
[11/26 18:58:58     83s] (I)      Overflow of layer group 1: 0.19% H + 0.42% V. EstWL: 1.097420e+05um
[11/26 18:58:58     83s] (I)      Congestion metric : 9.06%H 28.58%V, 37.64%HV
[11/26 18:58:58     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1c Route ============
[11/26 18:58:58     83s] (I)      Level2 Grid: 130 x 149
[11/26 18:58:58     83s] (I)      Usage: 102412 = (54433 H, 47979 V) = (0.51% H, 0.52% V) = (5.879e+04um H, 5.182e+04um V)
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1d Route ============
[11/26 18:58:58     83s] (I)      Usage: 102412 = (54433 H, 47979 V) = (0.51% H, 0.52% V) = (5.879e+04um H, 5.182e+04um V)
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1e Route ============
[11/26 18:58:58     83s] (I)      Usage: 102412 = (54433 H, 47979 V) = (0.51% H, 0.52% V) = (5.879e+04um H, 5.182e+04um V)
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] (I)      ============  Phase 1l Route ============
[11/26 18:58:58     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 1.106050e+05um
[11/26 18:58:58     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 18:58:58     83s] (I)      Layer  2:    3532790     10455       186       59302     3541958    ( 1.65%) 
[11/26 18:58:58     83s] (I)      Layer  3:    3534176     17853        45       56160     3545790    ( 1.56%) 
[11/26 18:58:58     83s] (I)      Layer  4:    2668657     10971        86       15373     2685572    ( 0.57%) 
[11/26 18:58:58     83s] (I)      Layer  5:    2397600     14843       123           0     2401300    ( 0.00%) 
[11/26 18:58:58     83s] (I)      Layer  6:    1799496     17247      1658           0     1800630    ( 0.00%) 
[11/26 18:58:58     83s] (I)      Layer  7:    1797460     10365        56        2775     1798200    ( 0.15%) 
[11/26 18:58:58     83s] (I)      Layer  8:    1349136     10339       640           0     1350472    ( 0.00%) 
[11/26 18:58:58     83s] (I)      Layer  9:    1437820      8082       633        2220     1438560    ( 0.15%) 
[11/26 18:58:58     83s] (I)      Layer 10:    1349136      6894       686           0       63552    ( 0.00%) 
[11/26 18:58:58     83s] (I)      Total:      19866271    107049      4113      135830    18626031    ( 0.72%) 
[11/26 18:58:58     83s] (I)      
[11/26 18:58:58     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 18:58:58     83s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[11/26 18:58:58     83s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[11/26 18:58:58     83s] [NR-eGR]        Layer             (1-4)             (5-8)            (9-12)           (13-16)    OverCon
[11/26 18:58:58     83s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 18:58:58     83s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/26 18:58:58     83s] [NR-eGR]      M2 ( 2)       185( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[11/26 18:58:58     83s] [NR-eGR]      M3 ( 3)        43( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 18:58:58     83s] [NR-eGR]      M4 ( 4)        84( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[11/26 18:58:58     83s] [NR-eGR]      M5 ( 5)        69( 0.01%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 18:58:58     83s] [NR-eGR]      M6 ( 6)       640( 0.13%)        56( 0.01%)         2( 0.00%)         0( 0.00%)   ( 0.15%) 
[11/26 18:58:58     83s] [NR-eGR]      M7 ( 7)        39( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/26 18:58:58     83s] [NR-eGR]      M8 ( 8)       488( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[11/26 18:58:58     83s] [NR-eGR]      M9 ( 9)        96( 0.02%)        19( 0.00%)        25( 0.01%)         1( 0.00%)   ( 0.03%) 
[11/26 18:58:58     83s] [NR-eGR]     Pad (10)       501( 0.10%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.11%) 
[11/26 18:58:58     83s] [NR-eGR] -------------------------------------------------------------------------------------------------
[11/26 18:58:58     83s] [NR-eGR]        Total      2145( 0.05%)        82( 0.00%)        27( 0.00%)         1( 0.00%)   ( 0.05%) 
[11/26 18:58:58     83s] [NR-eGR] 
[11/26 18:58:58     83s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.49 sec, Curr Mem: 2.62 MB )
[11/26 18:58:58     83s] (I)      Updating congestion map
[11/26 18:58:58     83s] (I)      total 2D Cap : 19895457 = (10715908 H, 9179549 V)
[11/26 18:58:58     83s] (I)      Running track assignment and export wires
[11/26 18:58:58     83s] [NR-eGR] Overflow after Early Global Route 0.08% H + 0.01% V
[11/26 18:58:58     83s] (I)      Delete wires for 386 nets 
[11/26 18:58:58     83s] (I)      ============= Track Assignment ============
[11/26 18:58:58     83s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.58 MB )
[11/26 18:58:58     83s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 18:58:58     83s] (I)      Run Multi-thread track assignment
[11/26 18:58:58     83s] (I)      Finished Track Assignment (1T) ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2.59 MB )
[11/26 18:58:58     83s] (I)      Started Export ( Curr Mem: 2.59 MB )
[11/26 18:58:58     83s] [NR-eGR] Total eGR-routed clock nets wire length: 1462um, number of vias: 376
[11/26 18:58:58     83s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:58     83s] (I)      == Layer wire length by net rule ==
[11/26 18:58:58     83s] (I)                    Default 
[11/26 18:58:58     83s] (I)      ----------------------
[11/26 18:58:58     83s] (I)       M1   (1V)        0um 
[11/26 18:58:58     83s] (I)       M2   (2H)    10982um 
[11/26 18:58:58     83s] (I)       M3   (3V)    19003um 
[11/26 18:58:58     83s] (I)       M4   (4H)    11744um 
[11/26 18:58:58     83s] (I)       M5   (5V)    14780um 
[11/26 18:58:58     83s] (I)       M6   (6H)    18349um 
[11/26 18:58:58     83s] (I)       M7   (7V)    10742um 
[11/26 18:58:58     83s] (I)       M8   (8H)    11011um 
[11/26 18:58:58     83s] (I)       M9   (9V)     7660um 
[11/26 18:58:58     83s] (I)       Pad  (10H)    7042um 
[11/26 18:58:58     83s] (I)      ----------------------
[11/26 18:58:58     83s] (I)            Total  111313um 
[11/26 18:58:58     83s] (I)      == Layer via count by net rule ==
[11/26 18:58:58     83s] (I)                   Default 
[11/26 18:58:58     83s] (I)      ---------------------
[11/26 18:58:58     83s] (I)       M1   (1V)       653 
[11/26 18:58:58     83s] (I)       M2   (2H)      1279[11/26 18:58:58     83s] [NR-eGR]              Length (um)  Vias 
[11/26 18:58:58     83s] [NR-eGR] -------------------------------
[11/26 18:58:58     83s] [NR-eGR]  M1   (1V)             0   653 
[11/26 18:58:58     83s] [NR-eGR]  M2   (2H)         10982  1279 
[11/26 18:58:58     83s] [NR-eGR]  M3   (3V)         19003   485 
[11/26 18:58:58     83s] [NR-eGR]  M4   (4H)         11744  1516 
[11/26 18:58:58     83s] [NR-eGR]  M5   (5V)         14780  1465 
[11/26 18:58:58     83s] [NR-eGR]  M6   (6H)         18349   655 
[11/26 18:58:58     83s] [NR-eGR]  M7   (7V)         10742   587 
[11/26 18:58:58     83s] [NR-eGR]  M8   (8H)         11011   271 
[11/26 18:58:58     83s] [NR-eGR]  M9   (9V)          7660   214 
[11/26 18:58:58     83s] [NR-eGR]  Pad  (10H)         7042     0 
[11/26 18:58:58     83s] [NR-eGR] -------------------------------
[11/26 18:58:58     83s] [NR-eGR]       Total       111313  7125 
 
[11/26 18:58:58     83s] (I)       M3   (3V)       485 
[11/26 18:58:58     83s] (I)       M4   (4H)      1516 
[11/26 18:58:58     83s] (I)       M5   (5V)      1465 
[11/26 18:58:58     83s] (I)       M6   (6H)       655 
[11/26 18:58:58     83s] (I)       M7   (7V)       587 
[11/26 18:58:58     83s] (I)       M8   (8H)       271 
[11/26 18:58:58     83s] (I)       M9   (9V)       214 
[11/26 18:58:58     83s] (I)       Pad  (10H)        0 
[11/26 18:58:58     83s] (I)      ---------------------
[11/26 18:58:58     83s] (I)            Total     7125 
[11/26 18:58:58     83s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:58     83s] [NR-eGR] Total half perimeter of net bounding box: 98144um
[11/26 18:58:58     83s] [NR-eGR] Total length: 111313um, number of vias: 7125
[11/26 18:58:58     83s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:58:58     83s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2.58 MB )
[11/26 18:58:58     83s] eee: RC Grid Memory freed=601920
[11/26 18:58:58     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.85 sec, Real: 1.31 sec, Curr Mem: 2.58 MB )
[11/26 18:58:58     83s] (I)      ========================================== Runtime Summary ===========================================
[11/26 18:58:58     83s] (I)       Step                                                     %      Start     Finish      Real       CPU 
[11/26 18:58:58     83s] (I)      ------------------------------------------------------------------------------------------------------
[11/26 18:58:58     83s] (I)       Early Global Route kernel                          100.00%  28.61 sec  29.92 sec  1.31 sec  0.85 sec 
[11/26 18:58:58     83s] (I)       +-Import and model                                  38.61%  28.67 sec  29.18 sec  0.50 sec  0.23 sec 
[11/26 18:58:58     83s] (I)       | +-Create place DB                                  2.16%  28.68 sec  28.71 sec  0.03 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | +-Import place data                              2.14%  28.68 sec  28.71 sec  0.03 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read instances and placement                 0.76%  28.68 sec  28.69 sec  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read nets                                    0.13%  28.69 sec  28.69 sec  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | +-Create route DB                                 20.17%  28.71 sec  28.97 sec  0.26 sec  0.16 sec 
[11/26 18:58:58     83s] (I)       | | +-Import route data (1T)                        18.86%  28.72 sec  28.97 sec  0.25 sec  0.16 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read blockages ( Layer 2-10 )                1.47%  28.79 sec  28.81 sec  0.02 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read routing blockages                     0.00%  28.79 sec  28.79 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read instance blockages                    0.04%  28.79 sec  28.79 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read PG blockages                          0.07%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read clock blockages                       0.07%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read other blockages                       0.20%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read halo blockages                        0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Read boundary cut boxes                    0.00%  28.80 sec  28.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read blackboxes                              0.14%  28.81 sec  28.82 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read prerouted                               0.30%  28.82 sec  28.82 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Read nets                                    0.17%  28.82 sec  28.82 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Set up via pillars                           0.00%  28.82 sec  28.82 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Initialize 3D grid graph                     1.02%  28.82 sec  28.84 sec  0.01 sec  0.02 sec 
[11/26 18:58:58     83s] (I)       | | | +-Model blockage capacity                     10.25%  28.84 sec  28.97 sec  0.13 sec  0.13 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Initialize 3D capacity                     8.87%  28.84 sec  28.95 sec  0.12 sec  0.11 sec 
[11/26 18:58:58     83s] (I)       | +-Read aux data                                    0.38%  28.97 sec  28.98 sec  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Others data preparation                          0.00%  28.98 sec  28.98 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Create route kernel                             15.50%  28.98 sec  29.18 sec  0.20 sec  0.05 sec 
[11/26 18:58:58     83s] (I)       +-Global Routing                                    37.28%  29.18 sec  29.67 sec  0.49 sec  0.37 sec 
[11/26 18:58:58     83s] (I)       | +-Initialization                                   0.77%  29.18 sec  29.19 sec  0.01 sec  0.02 sec 
[11/26 18:58:58     83s] (I)       | +-Net group 1                                     20.15%  29.19 sec  29.46 sec  0.26 sec  0.25 sec 
[11/26 18:58:58     83s] (I)       | | +-Generate topology                              0.07%  29.19 sec  29.19 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1a                                       2.00%  29.25 sec  29.28 sec  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)       | | | +-Pattern routing (1T)                         1.00%  29.25 sec  29.27 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | | +-Pattern Routing Avoiding Blockages           0.48%  29.27 sec  29.27 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | | +-Add via demand to 2D                         0.41%  29.27 sec  29.28 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1b                                       3.25%  29.28 sec  29.32 sec  0.04 sec  0.04 sec 
[11/26 18:58:58     83s] (I)       | | | +-Monotonic routing (1T)                       2.59%  29.28 sec  29.31 sec  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1c                                       2.64%  29.32 sec  29.36 sec  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)       | | | +-Two level Routing                            2.62%  29.32 sec  29.36 sec  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Two Level Routing (Regular)                1.85%  29.33 sec  29.35 sec  0.02 sec  0.03 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Two Level Routing (Strong)                 0.18%  29.35 sec  29.35 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.17%  29.35 sec  29.36 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1d                                       0.39%  29.36 sec  29.36 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | | +-Detoured routing (1T)                        0.37%  29.36 sec  29.36 sec  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1e                                       0.33%  29.36 sec  29.37 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | +-Route legalization                           0.01%  29.36 sec  29.36 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | | | +-Legalize Reach Aware Violations            0.00%  29.36 sec  29.36 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | +-Phase 1l                                       6.64%  29.37 sec  29.46 sec  0.09 sec  0.09 sec 
[11/26 18:58:58     83s] (I)       | | | +-Layer assignment (1T)                        4.23%  29.40 sec  29.46 sec  0.06 sec  0.06 sec 
[11/26 18:58:58     83s] (I)       +-Export cong map                                    9.73%  29.67 sec  29.80 sec  0.13 sec  0.13 sec 
[11/26 18:58:58     83s] (I)       | +-Export 2D cong map                               0.66%  29.79 sec  29.80 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       +-Extract Global 3D Wires                            0.09%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       +-Track Assignment (1T)                              7.05%  29.80 sec  29.90 sec  0.09 sec  0.10 sec 
[11/26 18:58:58     83s] (I)       | +-Initialization                                   0.00%  29.80 sec  29.80 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Track Assignment Kernel                          6.72%  29.80 sec  29.89 sec  0.09 sec  0.10 sec 
[11/26 18:58:58     83s] (I)       | +-Free Memory                                      0.00%  29.90 sec  29.90 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       +-Export                                             1.08%  29.90 sec  29.91 sec  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       | +-Export DB wires                                  0.25%  29.90 sec  29.90 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | +-Export all nets                                0.16%  29.90 sec  29.90 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | | +-Set wire vias                                  0.04%  29.90 sec  29.90 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Report wirelength                                0.61%  29.90 sec  29.91 sec  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Update net boxes                                 0.11%  29.91 sec  29.91 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)       | +-Update timing                                    0.00%  29.91 sec  29.91 sec  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)       +-Postprocess design                                 0.14%  29.91 sec  29.92 sec  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)      ========================== Summary by functions ==========================
[11/26 18:58:58     83s] (I)       Lv  Step                                           %      Real       CPU 
[11/26 18:58:58     83s] (I)      --------------------------------------------------------------------------
[11/26 18:58:58     83s] (I)        0  Early Global Route kernel                100.00%  1.31 sec  0.85 sec 
[11/26 18:58:58     83s] (I)        1  Import and model                          38.61%  0.50 sec  0.23 sec 
[11/26 18:58:58     83s] (I)        1  Global Routing                            37.28%  0.49 sec  0.37 sec 
[11/26 18:58:58     83s] (I)        1  Export cong map                            9.73%  0.13 sec  0.13 sec 
[11/26 18:58:58     83s] (I)        1  Track Assignment (1T)                      7.05%  0.09 sec  0.10 sec 
[11/26 18:58:58     83s] (I)        1  Export                                     1.08%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        1  Postprocess design                         0.14%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        1  Extract Global 3D Wires                    0.09%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Create route DB                           20.17%  0.26 sec  0.16 sec 
[11/26 18:58:58     83s] (I)        2  Net group 1                               20.15%  0.26 sec  0.25 sec 
[11/26 18:58:58     83s] (I)        2  Create route kernel                       15.50%  0.20 sec  0.05 sec 
[11/26 18:58:58     83s] (I)        2  Track Assignment Kernel                    6.72%  0.09 sec  0.10 sec 
[11/26 18:58:58     83s] (I)        2  Create place DB                            2.16%  0.03 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        2  Initialization                             0.78%  0.01 sec  0.02 sec 
[11/26 18:58:58     83s] (I)        2  Export 2D cong map                         0.66%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        2  Report wirelength                          0.61%  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Read aux data                              0.38%  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Export DB wires                            0.25%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Update net boxes                           0.11%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        2  Update timing                              0.00%  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        2  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        3  Import route data (1T)                    18.86%  0.25 sec  0.16 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1l                                   6.64%  0.09 sec  0.09 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1b                                   3.25%  0.04 sec  0.04 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1c                                   2.64%  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)        3  Import place data                          2.14%  0.03 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1a                                   2.00%  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1d                                   0.39%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        3  Phase 1e                                   0.33%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        3  Export all nets                            0.16%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        3  Generate topology                          0.07%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        3  Set wire vias                              0.04%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Model blockage capacity                   10.25%  0.13 sec  0.13 sec 
[11/26 18:58:58     83s] (I)        4  Layer assignment (1T)                      4.23%  0.06 sec  0.06 sec 
[11/26 18:58:58     83s] (I)        4  Two level Routing                          2.62%  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)        4  Monotonic routing (1T)                     2.59%  0.03 sec  0.03 sec 
[11/26 18:58:58     83s] (I)        4  Read blockages ( Layer 2-10 )              1.47%  0.02 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Initialize 3D grid graph                   1.02%  0.01 sec  0.02 sec 
[11/26 18:58:58     83s] (I)        4  Pattern routing (1T)                       1.00%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        4  Read instances and placement               0.76%  0.01 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Pattern Routing Avoiding Blockages         0.48%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        4  Add via demand to 2D                       0.41%  0.01 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        4  Detoured routing (1T)                      0.37%  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        4  Read nets                                  0.31%  0.00 sec  0.01 sec 
[11/26 18:58:58     83s] (I)        4  Read prerouted                             0.30%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Read blackboxes                            0.14%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Route legalization                         0.01%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        4  Set up via pillars                         0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Initialize 3D capacity                     8.87%  0.12 sec  0.11 sec 
[11/26 18:58:58     83s] (I)        5  Two Level Routing (Regular)                1.85%  0.02 sec  0.03 sec 
[11/26 18:58:58     83s] (I)        5  Read other blockages                       0.20%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Two Level Routing (Strong)                 0.18%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.17%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read clock blockages                       0.07%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read PG blockages                          0.07%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read instance blockages                    0.04%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Legalize Reach Aware Violations            0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read halo blockages                        0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/26 18:58:58     83s] Running post-eGR process
[11/26 18:58:58     83s] Extraction called for design 'riscv_top' of instances=242 and nets=3788 using extraction engine 'pre_route' .
[11/26 18:58:58     83s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 18:58:58     83s] Type 'man IMPEXT-3530' for more detail.
[11/26 18:58:58     83s] pre_route RC Extraction called for design riscv_top.
[11/26 18:58:58     83s] RC Extraction called in multi-corner(2) mode.
[11/26 18:58:58     83s] RCMode: PreRoute
[11/26 18:58:58     83s]       RC Corner Indexes            0       1   
[11/26 18:58:58     83s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/26 18:58:58     83s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:58     83s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:58     83s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/26 18:58:58     83s] Shrink Factor                : 1.00000
[11/26 18:58:58     83s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 18:58:58     83s] Using Quantus QRC technology file ...
[11/26 18:58:58     83s] eee: Trim Metal Layers: { }
[11/26 18:58:58     83s] eee: RC Grid Memory allocated=601920
[11/26 18:58:58     83s] eee: LayerId=1 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=2 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=3 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=4 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=5 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=6 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=7 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=8 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=9 widthSet size=1
[11/26 18:58:58     83s] eee: LayerId=10 widthSet size=1
[11/26 18:58:58     83s] eee: Total RC Grid memory=601920
[11/26 18:58:58     83s] eee: Metal Layers Info:
[11/26 18:58:58     83s] eee: L: M1 M2 M3 M4 M5 M6 M7 M8 M9 Pad
[11/26 18:58:58     83s] eee: W: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 0.160000
[11/26 18:58:58     83s] eee: S: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 8.000000
[11/26 18:58:58     83s] eee: pegSigSF=1.070000
[11/26 18:58:58     83s] Updating RC grid for preRoute extraction ...
[11/26 18:58:58     83s] Initializing multi-corner resistance tables ...
[11/26 18:58:58     83s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:58:58     83s] eee: l=2 avDens=0.065572 usedTrk=1017.249261 availTrk=15513.466975 sigTrk=1017.249261
[11/26 18:58:58     83s] eee: l=3 avDens=0.075777 usedTrk=1759.655558 availTrk=23221.401259 sigTrk=1759.655558
[11/26 18:58:58     83s] eee: l=4 avDens=0.109234 usedTrk=1087.561109 availTrk=9956.250000 sigTrk=1087.561109
[11/26 18:58:58     83s] eee: l=5 avDens=0.097791 usedTrk=1369.080647 availTrk=14000.000000 sigTrk=1369.080647
[11/26 18:58:58     83s] eee: l=6 avDens=0.170794 usedTrk=1658.832180 availTrk=9712.500000 sigTrk=1699.307735
[11/26 18:58:58     83s] eee: l=7 avDens=0.104419 usedTrk=994.590372 availTrk=9525.000000 sigTrk=994.590372
[11/26 18:58:58     83s] eee: l=8 avDens=0.277557 usedTrk=1014.817641 availTrk=3656.250000 sigTrk=1019.533754
[11/26 18:58:58     83s] eee: l=9 avDens=0.102345 usedTrk=709.251111 availTrk=6930.000000 sigTrk=709.251111
[11/26 18:58:58     83s] eee: l=10 avDens=0.226991 usedTrk=651.180555 availTrk=2868.750000 sigTrk=652.055555
[11/26 18:58:59     83s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:58:59     83s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373189 uaWl=1.000000 uaWlH=0.730600 aWlH=0.000000 lMod=0 pMax=0.932500 pMod=77 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/26 18:58:59     83s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2723.230M)
[11/26 18:58:59     83s] Cell riscv_top LLGs are deleted
[11/26 18:58:59     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:59     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:59     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2723.2M, EPOCH TIME: 1701053939.071905
[11/26 18:58:59     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:59     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:59     83s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2723.2M, EPOCH TIME: 1701053939.076835
[11/26 18:58:59     83s] Max number of tech site patterns supported in site array is 256.
[11/26 18:58:59     83s] Core basic site is asap7sc7p5t
[11/26 18:58:59     83s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 18:58:59     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 18:58:59     83s] Fast DP-INIT is on for default
[11/26 18:58:59     83s] Atter site array init, number of instance map data is 0.
[11/26 18:58:59     83s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.021, MEM:2723.2M, EPOCH TIME: 1701053939.097632
[11/26 18:58:59     83s] 
[11/26 18:58:59     83s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:58:59     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.029, MEM:2723.2M, EPOCH TIME: 1701053939.101210
[11/26 18:58:59     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:58:59     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:58:59     83s] Starting delay calculation for Setup views
[11/26 18:58:59     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 18:58:59     84s] #################################################################################
[11/26 18:58:59     84s] # Design Stage: PreRoute
[11/26 18:58:59     84s] # Design Name: riscv_top
[11/26 18:58:59     84s] # Design Mode: 90nm
[11/26 18:58:59     84s] # Analysis Mode: MMMC Non-OCV 
[11/26 18:58:59     84s] # Parasitics Mode: No SPEF/RCDB 
[11/26 18:58:59     84s] # Signoff Settings: SI Off 
[11/26 18:58:59     84s] #################################################################################
[11/26 18:58:59     84s] Calculate delays in BcWc mode...
[11/26 18:58:59     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2734.3M, InitMEM = 2734.3M)
[11/26 18:58:59     84s] Start delay calculation (fullDC) (1 T). (MEM=2734.27)
[11/26 18:58:59     84s] Start AAE Lib Loading. (MEM=2745.79)
[11/26 18:58:59     84s] End AAE Lib Loading. (MEM=2831.64 CPU=0:00:00.4 Real=0:00:00.0)
[11/26 18:58:59     84s] End AAE Lib Interpolated Model. (MEM=2831.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:00     84s] Total number of fetched objects 1507
[11/26 18:59:00     84s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/26 18:59:00     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:00     84s] End delay calculation. (MEM=2947.03 CPU=0:00:00.1 REAL=0:00:01.0)
[11/26 18:59:00     85s] End delay calculation (fullDC). (MEM=2862.71 CPU=0:00:00.9 REAL=0:00:01.0)
[11/26 18:59:00     85s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2862.7M) ***
[11/26 18:59:00     85s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:01:25 mem=2862.7M)
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] ------------------------------------------------------------------
[11/26 18:59:00     85s]              Initial Summary
[11/26 18:59:00     85s] ------------------------------------------------------------------
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Setup views included:
[11/26 18:59:00     85s]  PVT_0P63V_100C.setup_view 
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] +--------------------+---------+
[11/26 18:59:00     85s] |     Setup mode     |   all   |
[11/26 18:59:00     85s] +--------------------+---------+
[11/26 18:59:00     85s] |           WNS (ns):|  2.263  |
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] |           TNS (ns):|  0.000  |
[11/26 18:59:00     85s] |    Violating Paths:|    0    |
[11/26 18:59:00     85s] |          All Paths:|   71    |
[11/26 18:59:00     85s] +--------------------+---------+
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] +----------------+-------------------------------+------------------+
[11/26 18:59:00     85s] |                |              Real             |       Total      |
[11/26 18:59:00     85s] |    DRVs        +------------------+------------+------------------|
[11/26 18:59:00     85s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/26 18:59:00     85s] +----------------+------------------+------------+------------------+
[11/26 18:59:00     85s] |   max_cap      |     36 (36)      |   -0.985   |     38 (38)      |
[11/26 18:59:00     85s] |   max_tran     |    125 (534)     |  -58.052   |    125 (534)     |
[11/26 18:59:00     85s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:00     85s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:00     85s] +----------------+------------------+------------+------------------+
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Density: 0.514%
[11/26 18:59:00     85s] ------------------------------------------------------------------
[11/26 18:59:00     85s] **opt_design ... cpu = 0:00:08, real = 0:00:22, mem = 2575.4M, totSessionCpu=0:01:25 **
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] =============================================================================================
[11/26 18:59:00     85s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             22.12-s080_1
[11/26 18:59:00     85s] =============================================================================================
[11/26 18:59:00     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:00     85s] ---------------------------------------------------------------------------------------------
[11/26 18:59:00     85s] [ ViewPruning            ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 18:59:00     85s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.2 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 18:59:00     85s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:00     85s] [ CellServerInit         ]      3   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.7
[11/26 18:59:00     85s] [ LibAnalyzerInit        ]      2   0:00:03.7  (  17.0 % )     0:00:03.7 /  0:00:03.7    1.0
[11/26 18:59:00     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:00     85s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:00     85s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.5
[11/26 18:59:00     85s] [ EarlyGlobalRoute       ]      1   0:00:01.5  (   7.1 % )     0:00:01.5 /  0:00:00.9    0.6
[11/26 18:59:00     85s] [ ExtractRC              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:00     85s] [ FullDelayCalc          ]      1   0:00:01.0  (   4.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 18:59:00     85s] [ TimingUpdate           ]      1   0:00:00.4  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[11/26 18:59:00     85s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:00     85s] [ MISC                   ]          0:00:14.7  (  67.9 % )     0:00:14.7 /  0:00:01.5    0.1
[11/26 18:59:00     85s] ---------------------------------------------------------------------------------------------
[11/26 18:59:00     85s]  InitOpt #1 TOTAL                   0:00:21.6  ( 100.0 % )     0:00:21.6 /  0:00:07.7    0.4
[11/26 18:59:00     85s] ---------------------------------------------------------------------------------------------
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:21.6 (0.4), totSession cpu/real = 0:01:25.3/0:01:50.2 (0.8), mem = 2802.8M
[11/26 18:59:00     85s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:00     85s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/26 18:59:00     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:25 mem=2802.8M
[11/26 18:59:00     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2802.8M, EPOCH TIME: 1701053940.524136
[11/26 18:59:00     85s] Processing tracks to init pin-track alignment.
[11/26 18:59:00     85s] z: 1, totalTracks: 1
[11/26 18:59:00     85s] z: 3, totalTracks: 1
[11/26 18:59:00     85s] z: 5, totalTracks: 1
[11/26 18:59:00     85s] z: 7, totalTracks: 1
[11/26 18:59:00     85s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:00     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.538256
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:00     85s] PD AO has 0 placeable physical insts.
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:00     85s] OPERPROF:     Starting CMU at level 3, MEM:2802.8M, EPOCH TIME: 1701053940.550982
[11/26 18:59:00     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.552557
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:00     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.016, MEM:2802.8M, EPOCH TIME: 1701053940.553851
[11/26 18:59:00     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.554404
[11/26 18:59:00     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.556619
[11/26 18:59:00     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2802.8MB).
[11/26 18:59:00     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.038, MEM:2802.8M, EPOCH TIME: 1701053940.562166
[11/26 18:59:00     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:25 mem=2802.9M
[11/26 18:59:00     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2802.9M, EPOCH TIME: 1701053940.564300
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1170).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.005, MEM:2802.8M, EPOCH TIME: 1701053940.568850
[11/26 18:59:00     85s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:00     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:25 mem=2802.8M
[11/26 18:59:00     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2802.8M, EPOCH TIME: 1701053940.572008
[11/26 18:59:00     85s] Processing tracks to init pin-track alignment.
[11/26 18:59:00     85s] z: 1, totalTracks: 1
[11/26 18:59:00     85s] z: 3, totalTracks: 1
[11/26 18:59:00     85s] z: 5, totalTracks: 1
[11/26 18:59:00     85s] z: 7, totalTracks: 1
[11/26 18:59:00     85s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:00     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.579807
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:00     85s] PD AO has 0 placeable physical insts.
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:00     85s] OPERPROF:     Starting CMU at level 3, MEM:2802.8M, EPOCH TIME: 1701053940.591295
[11/26 18:59:00     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.592822
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:00     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.016, MEM:2802.8M, EPOCH TIME: 1701053940.595670
[11/26 18:59:00     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.596444
[11/26 18:59:00     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.598497
[11/26 18:59:00     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2802.8MB).
[11/26 18:59:00     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.032, MEM:2802.8M, EPOCH TIME: 1701053940.603800
[11/26 18:59:00     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:25 mem=2802.9M
[11/26 18:59:00     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2802.9M, EPOCH TIME: 1701053940.605728
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1170).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.004, MEM:2802.8M, EPOCH TIME: 1701053940.609894
[11/26 18:59:00     85s] *** Starting optimizing excluded clock nets MEM= 2802.8M) ***
[11/26 18:59:00     85s] *info: No excluded clock nets to be optimized.
[11/26 18:59:00     85s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2802.8M) ***
[11/26 18:59:00     85s] The useful skew maximum allowed delay is: 0.3
[11/26 18:59:00     85s] Running new flow changes for HFN
[11/26 18:59:00     85s] Begin: GigaOpt high fanout net optimization
[11/26 18:59:00     85s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 18:59:00     85s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 18:59:00     85s] GigaOpt HFN: use maxLocalDensity 1.2
[11/26 18:59:00     85s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 18:59:00     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.1
[11/26 18:59:00     85s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.5/0:01:50.4 (0.8), mem = 2802.8M
[11/26 18:59:00     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:59:00     85s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:00     85s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2802.8M, EPOCH TIME: 1701053940.927359
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:00     85s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.013, MEM:2802.8M, EPOCH TIME: 1701053940.939999
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] [oiPhyDebug] optDemand 198638659584.00, spDemand 10518128640.00.
[11/26 18:59:00     85s] [LDM::Info] TotalInstCnt at InitDesignMc1: 242
[11/26 18:59:00     85s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:00     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2802.8M
[11/26 18:59:00     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2802.8M, EPOCH TIME: 1701053940.952794
[11/26 18:59:00     85s] Processing tracks to init pin-track alignment.
[11/26 18:59:00     85s] z: 1, totalTracks: 1
[11/26 18:59:00     85s] z: 3, totalTracks: 1
[11/26 18:59:00     85s] z: 5, totalTracks: 1
[11/26 18:59:00     85s] z: 7, totalTracks: 1
[11/26 18:59:00     85s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:00     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.962207
[11/26 18:59:00     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:00     85s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:00     85s] PD AO has 0 placeable physical insts.
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:00     85s] OPERPROF:     Starting CMU at level 3, MEM:2802.8M, EPOCH TIME: 1701053940.973228
[11/26 18:59:00     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.974736
[11/26 18:59:00     85s] 
[11/26 18:59:00     85s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:00     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.017, MEM:2802.8M, EPOCH TIME: 1701053940.979290
[11/26 18:59:00     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2802.8M, EPOCH TIME: 1701053940.980023
[11/26 18:59:00     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:2802.8M, EPOCH TIME: 1701053940.982469
[11/26 18:59:00     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2802.8MB).
[11/26 18:59:00     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.035, MEM:2802.8M, EPOCH TIME: 1701053940.987552
[11/26 18:59:00     85s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:01     85s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 242
[11/26 18:59:01     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2802.9M
[11/26 18:59:01     85s] 
[11/26 18:59:01     85s] Footprint cell information for calculating maxBufDist
[11/26 18:59:01     85s] *info: There are 19 candidate Buffer cells
[11/26 18:59:01     85s] *info: There are 20 candidate Inverter cells
[11/26 18:59:01     85s] 
[11/26 18:59:01     86s] #optDebug: Start CG creation (mem=2802.9M)
[11/26 18:59:01     86s]  ...initializing CG (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgPrt (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgEgp (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgPbk (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgNrb(cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgObs (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgCon (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s]  ...processing cgPdm (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2888.8M)
[11/26 18:59:01     86s] ### Creating RouteCongInterface, started
[11/26 18:59:01     86s] 
[11/26 18:59:01     86s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.6765} {7, 0.166, 0.4640} {8, 0.166, 0.4640} {9, 0.003, 0.3226} {10, 0.003, 0.3226} 
[11/26 18:59:01     86s] 
[11/26 18:59:01     86s] #optDebug: {0, 1.000}
[11/26 18:59:01     86s] ### Creating RouteCongInterface, finished
[11/26 18:59:01     86s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:02     87s] AoF 580.1527um
[11/26 18:59:02     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:02     87s] Total-nets :: 386, Stn-nets :: 0, ratio :: 0 %, Total-len 111313, Stn-len 0
[11/26 18:59:02     87s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 242
[11/26 18:59:02     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2888.8M, EPOCH TIME: 1701053942.373897
[11/26 18:59:02     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1170).
[11/26 18:59:02     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:02     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:02     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:02     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:2803.7M, EPOCH TIME: 1701053942.384373
[11/26 18:59:02     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.1
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] =============================================================================================
[11/26 18:59:02     87s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              22.12-s080_1
[11/26 18:59:02     87s] =============================================================================================
[11/26 18:59:02     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:02     87s] ---------------------------------------------------------------------------------------------
[11/26 18:59:02     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:02     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.1 /  0:00:00.0    0.7
[11/26 18:59:02     87s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:02     87s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  30.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 18:59:02     87s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:02     87s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.3
[11/26 18:59:02     87s] [ MISC                   ]          0:00:01.0  (  62.0 % )     0:00:01.0 /  0:00:01.0    1.0
[11/26 18:59:02     87s] ---------------------------------------------------------------------------------------------
[11/26 18:59:02     87s]  DrvOpt #1 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[11/26 18:59:02     87s] ---------------------------------------------------------------------------------------------
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:27.1/0:01:52.1 (0.8), mem = 2803.7M
[11/26 18:59:02     87s] GigaOpt HFN: restore maxLocalDensity to 1.2
[11/26 18:59:02     87s] GigaOpt HFN: restore maxLocalDensity to 1.2
[11/26 18:59:02     87s] End: GigaOpt high fanout net optimization
[11/26 18:59:02     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:02     87s] Deleting Lib Analyzer.
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:02     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:02     87s] Summary for sequential cells identification: 
[11/26 18:59:02     87s]   Identified SBFF number: 68
[11/26 18:59:02     87s]   Identified MBFF number: 0
[11/26 18:59:02     87s]   Identified SB Latch number: 0
[11/26 18:59:02     87s]   Identified MB Latch number: 0
[11/26 18:59:02     87s]   Not identified SBFF number: 0
[11/26 18:59:02     87s]   Not identified MBFF number: 0
[11/26 18:59:02     87s]   Not identified SB Latch number: 0
[11/26 18:59:02     87s]   Not identified MB Latch number: 0
[11/26 18:59:02     87s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:02     87s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:02     87s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:02     87s] TLC MultiMap info (StdDelay):
[11/26 18:59:02     87s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:02     87s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:02     87s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:02     87s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:02     87s]  Setting StdDelay to: 5.9ps
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:02     87s] Begin: GigaOpt DRV Optimization
[11/26 18:59:02     87s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 18:59:02     87s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/26 18:59:02     87s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.3/0:01:52.3 (0.8), mem = 2803.7M
[11/26 18:59:02     87s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:02     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.2
[11/26 18:59:02     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:02     87s] Summary for sequential cells identification: 
[11/26 18:59:02     87s]   Identified SBFF number: 68
[11/26 18:59:02     87s]   Identified MBFF number: 0
[11/26 18:59:02     87s]   Identified SB Latch number: 0
[11/26 18:59:02     87s]   Identified MB Latch number: 0
[11/26 18:59:02     87s]   Not identified SBFF number: 0
[11/26 18:59:02     87s]   Not identified MBFF number: 0
[11/26 18:59:02     87s]   Not identified SB Latch number: 0
[11/26 18:59:02     87s]   Not identified MB Latch number: 0
[11/26 18:59:02     87s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:02     87s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:02     87s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:02     87s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:02     87s] TLC MultiMap info (StdDelay):
[11/26 18:59:02     87s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:02     87s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:02     87s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:02     87s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:02     87s]  Setting StdDelay to: 5.9ps
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] Creating Lib Analyzer ...
[11/26 18:59:02     87s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[11/26 18:59:02     87s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[11/26 18:59:02     87s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:59:02     87s] 
[11/26 18:59:02     87s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:03     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=2803.7M
[11/26 18:59:03     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2803.7M
[11/26 18:59:03     88s] Creating Lib Analyzer, finished. 
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:04     88s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2803.7M, EPOCH TIME: 1701053944.088290
[11/26 18:59:04     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:04     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:04     88s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.013, MEM:2803.7M, EPOCH TIME: 1701053944.101504
[11/26 18:59:04     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:04     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:04     88s] [oiPhyDebug] optDemand 198638659584.00, spDemand 10518128640.00.
[11/26 18:59:04     88s] [LDM::Info] TotalInstCnt at InitDesignMc1: 242
[11/26 18:59:04     88s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:04     88s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2803.7M
[11/26 18:59:04     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2803.7M, EPOCH TIME: 1701053944.109165
[11/26 18:59:04     88s] Processing tracks to init pin-track alignment.
[11/26 18:59:04     88s] z: 1, totalTracks: 1
[11/26 18:59:04     88s] z: 3, totalTracks: 1
[11/26 18:59:04     88s] z: 5, totalTracks: 1
[11/26 18:59:04     88s] z: 7, totalTracks: 1
[11/26 18:59:04     88s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:04     88s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2803.7M, EPOCH TIME: 1701053944.118694
[11/26 18:59:04     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:04     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:04     88s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:04     88s] PD AO has 0 placeable physical insts.
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:04     88s] OPERPROF:     Starting CMU at level 3, MEM:2803.7M, EPOCH TIME: 1701053944.129851
[11/26 18:59:04     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2803.7M, EPOCH TIME: 1701053944.131240
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:04     88s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.014, MEM:2803.7M, EPOCH TIME: 1701053944.132524
[11/26 18:59:04     88s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2803.7M, EPOCH TIME: 1701053944.133108
[11/26 18:59:04     88s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:2803.7M, EPOCH TIME: 1701053944.135205
[11/26 18:59:04     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2803.7MB).
[11/26 18:59:04     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.031, MEM:2803.7M, EPOCH TIME: 1701053944.140505
[11/26 18:59:04     88s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:04     88s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 242
[11/26 18:59:04     88s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2803.8M
[11/26 18:59:04     88s] ### Creating RouteCongInterface, started
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.6765} {7, 0.166, 0.4640} {8, 0.166, 0.4640} {9, 0.003, 0.3226} {10, 0.003, 0.3226} 
[11/26 18:59:04     88s] 
[11/26 18:59:04     88s] #optDebug: {0, 1.000}
[11/26 18:59:04     88s] ### Creating RouteCongInterface, finished
[11/26 18:59:04     88s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:05     89s] AoF 580.1527um
[11/26 18:59:05     89s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 18:59:05     89s] [GPS-DRV] drvFixingStage: Large Scale
[11/26 18:59:05     89s] [GPS-DRV] costLowerBound: 0.1
[11/26 18:59:05     89s] [GPS-DRV] setupTNSCost  : 0
[11/26 18:59:05     89s] [GPS-DRV] maxIter       : 2
[11/26 18:59:05     89s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/26 18:59:05     89s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 18:59:05     89s] [GPS-DRV] maxDensity (design): 0.95
[11/26 18:59:05     89s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 18:59:05     89s] [GPS-DRV] MaxBufDistForPlaceBlk: 201um
[11/26 18:59:05     89s] [GPS-DRV] Dflt RT Characteristic Length 581.912um AoF 580.153um x 1
[11/26 18:59:05     89s] [GPS-DRV] All active and enabled setup views
[11/26 18:59:05     89s] [GPS-DRV]     PVT_0P63V_100C.setup_view
[11/26 18:59:05     89s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 18:59:05     89s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 18:59:05     89s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 18:59:05     89s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/26 18:59:05     89s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 18:59:05     89s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:2862.0M, EPOCH TIME: 1701053945.100783
[11/26 18:59:05     89s] Found 0 hard placement blockage before merging.
[11/26 18:59:05     89s] Zone map added 0 and ignored 0 placement blockage(s) after filtering.
[11/26 18:59:05     89s] Zone map added 18 and ignored 0 block(s) after filtering.
[11/26 18:59:05     89s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.007, MEM:2862.0M, EPOCH TIME: 1701053945.107563
[11/26 18:59:05     89s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/26 18:59:05     89s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 2.41598e-09; DynamicP: 1.11974e+07)DBU
[11/26 18:59:05     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:05     89s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 18:59:05     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:05     89s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 18:59:05     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:05     89s] Info: violation cost 2206.048096 (cap = 167.487244, tran = 2038.560913, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:05     89s] |   172|   666|   -58.12|    36|    36|    -0.99|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.51%|          |         |
[11/26 18:59:06     91s] Info: violation cost 19.203808 (cap = 9.611230, tran = 9.592579, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:06     91s] |     2|     2|    -0.77|     4|     4|    -0.71|     0|     0|     0|     0|     2.26|     0.00|     153|      89|       1|  0.75%| 0:00:01.0|  2917.7M|
[11/26 18:59:06     91s] Info: violation cost 10.356817 (cap = 4.829474, tran = 5.527344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:06     91s] |     2|     2|    -0.44|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       2|  0.75%| 0:00:00.0|  2917.7M|
[11/26 18:59:06     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] ###############################################################################
[11/26 18:59:06     91s] #
[11/26 18:59:06     91s] #  Large fanout net report:  
[11/26 18:59:06     91s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/26 18:59:06     91s] #     - current density: 0.75
[11/26 18:59:06     91s] #
[11/26 18:59:06     91s] #  List of high fanout nets:
[11/26 18:59:06     91s] #
[11/26 18:59:06     91s] ###############################################################################
[11/26 18:59:06     91s] Bottom Preferred Layer:
[11/26 18:59:06     91s] +-----------+------------+----------+
[11/26 18:59:06     91s] |   Layer   |   OPT_LA   |   Rule   |
[11/26 18:59:06     91s] +-----------+------------+----------+
[11/26 18:59:06     91s] | M4 (z=4)  |         61 | default  |
[11/26 18:59:06     91s] +-----------+------------+----------+
[11/26 18:59:06     91s] Via Pillar Rule:
[11/26 18:59:06     91s]     None
[11/26 18:59:06     91s] Finished writing unified metrics of routing constraints.
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] =======================================================================
[11/26 18:59:06     91s]                 Reasons for remaining drv violations
[11/26 18:59:06     91s] =======================================================================
[11/26 18:59:06     91s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] *** Finish DRV Fixing (cpu=0:00:01.8 real=0:00:01.0 mem=2917.7M) ***
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] Deleting 0 temporary hard placement blockage(s).
[11/26 18:59:06     91s] Total-nets :: 628, Stn-nets :: 37, ratio :: 5.89172 %, Total-len 111432, Stn-len 6638.4
[11/26 18:59:06     91s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 484
[11/26 18:59:06     91s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2917.7M, EPOCH TIME: 1701053946.936525
[11/26 18:59:06     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1636).
[11/26 18:59:06     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:06     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:06     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:06     91s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.009, MEM:2829.6M, EPOCH TIME: 1701053946.945501
[11/26 18:59:06     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.2
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] =============================================================================================
[11/26 18:59:06     91s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              22.12-s080_1
[11/26 18:59:06     91s] =============================================================================================
[11/26 18:59:06     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:06     91s] ---------------------------------------------------------------------------------------------
[11/26 18:59:06     91s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 18:59:06     91s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  27.9 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 18:59:06     91s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.8
[11/26 18:59:06     91s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:06     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/26 18:59:06     91s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/26 18:59:06     91s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ OptEval                ]      3   0:00:01.5  (  35.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 18:59:06     91s] [ OptCommit              ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:06     91s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.1    1.0
[11/26 18:59:06     91s] [ IncrDelayCalc          ]     13   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:06     91s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 18:59:06     91s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:06     91s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:06     91s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:06     91s] [ MISC                   ]          0:00:01.1  (  26.5 % )     0:00:01.1 /  0:00:01.1    1.0
[11/26 18:59:06     91s] ---------------------------------------------------------------------------------------------
[11/26 18:59:06     91s]  DrvOpt #2 TOTAL                    0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:04.3    1.0
[11/26 18:59:06     91s] ---------------------------------------------------------------------------------------------
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:01:31.6/0:01:56.7 (0.8), mem = 2829.6M
[11/26 18:59:06     91s] End: GigaOpt DRV Optimization
[11/26 18:59:06     91s] **opt_design ... cpu = 0:00:14, real = 0:00:28, mem = 2576.4M, totSessionCpu=0:01:32 **
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] Active setup views:
[11/26 18:59:06     91s]  PVT_0P63V_100C.setup_view
[11/26 18:59:06     91s]   Dominating endpoints: 0
[11/26 18:59:06     91s]   Dominating TNS: -0.000
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:06     91s] Deleting Lib Analyzer.
[11/26 18:59:06     91s] 
[11/26 18:59:06     91s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:07     91s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:07     91s] Summary for sequential cells identification: 
[11/26 18:59:07     91s]   Identified SBFF number: 68
[11/26 18:59:07     91s]   Identified MBFF number: 0
[11/26 18:59:07     91s]   Identified SB Latch number: 0
[11/26 18:59:07     91s]   Identified MB Latch number: 0
[11/26 18:59:07     91s]   Not identified SBFF number: 0
[11/26 18:59:07     91s]   Not identified MBFF number: 0
[11/26 18:59:07     91s]   Not identified SB Latch number: 0
[11/26 18:59:07     91s]   Not identified MB Latch number: 0
[11/26 18:59:07     91s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:07     91s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:07     91s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:07     91s] TLC MultiMap info (StdDelay):
[11/26 18:59:07     91s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:07     91s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:07     91s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:07     91s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:07     91s]  Setting StdDelay to: 5.9ps
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:07     91s] Begin: GigaOpt Global Optimization
[11/26 18:59:07     91s] *info: use new DP (enabled)
[11/26 18:59:07     91s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=1.2, optModeMaxLocDen=1.2)
[11/26 18:59:07     91s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 18:59:07     91s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=1.2, optModeMaxLocDen=1.2)
[11/26 18:59:07     91s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 18:59:07     91s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:07     91s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.8/0:01:56.9 (0.8), mem = 2887.8M
[11/26 18:59:07     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.3
[11/26 18:59:07     91s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:07     91s] Summary for sequential cells identification: 
[11/26 18:59:07     91s]   Identified SBFF number: 68
[11/26 18:59:07     91s]   Identified MBFF number: 0
[11/26 18:59:07     91s]   Identified SB Latch number: 0
[11/26 18:59:07     91s]   Identified MB Latch number: 0
[11/26 18:59:07     91s]   Not identified SBFF number: 0
[11/26 18:59:07     91s]   Not identified MBFF number: 0
[11/26 18:59:07     91s]   Not identified SB Latch number: 0
[11/26 18:59:07     91s]   Not identified MB Latch number: 0
[11/26 18:59:07     91s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:07     91s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:07     91s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:07     91s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:07     91s] TLC MultiMap info (StdDelay):
[11/26 18:59:07     91s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:07     91s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:07     91s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:07     91s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:07     91s]  Setting StdDelay to: 5.9ps
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:07     91s] 
[11/26 18:59:07     91s] Creating Lib Analyzer ...
[11/26 18:59:07     92s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[11/26 18:59:07     92s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[11/26 18:59:07     92s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:59:07     92s] 
[11/26 18:59:07     92s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:08     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=2887.8M
[11/26 18:59:08     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=2887.8M
[11/26 18:59:08     93s] Creating Lib Analyzer, finished. 
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:08     93s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2887.8M, EPOCH TIME: 1701053948.628149
[11/26 18:59:08     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:08     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:08     93s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.016, MEM:2887.8M, EPOCH TIME: 1701053948.644366
[11/26 18:59:08     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:08     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:08     93s] [oiPhyDebug] optDemand 203431163904.00, spDemand 15310632960.00.
[11/26 18:59:08     93s] [LDM::Info] TotalInstCnt at InitDesignMc1: 484
[11/26 18:59:08     93s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:08     93s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:33 mem=2887.8M
[11/26 18:59:08     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:2887.8M, EPOCH TIME: 1701053948.655474
[11/26 18:59:08     93s] Processing tracks to init pin-track alignment.
[11/26 18:59:08     93s] z: 1, totalTracks: 1
[11/26 18:59:08     93s] z: 3, totalTracks: 1
[11/26 18:59:08     93s] z: 5, totalTracks: 1
[11/26 18:59:08     93s] z: 7, totalTracks: 1
[11/26 18:59:08     93s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:08     93s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2887.8M, EPOCH TIME: 1701053948.665022
[11/26 18:59:08     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:08     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:08     93s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:08     93s] PD AO has 0 placeable physical insts.
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:08     93s] OPERPROF:     Starting CMU at level 3, MEM:2887.8M, EPOCH TIME: 1701053948.676482
[11/26 18:59:08     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2887.8M, EPOCH TIME: 1701053948.678287
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:08     93s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.016, MEM:2887.8M, EPOCH TIME: 1701053948.680963
[11/26 18:59:08     93s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2887.8M, EPOCH TIME: 1701053948.681339
[11/26 18:59:08     93s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2887.8M, EPOCH TIME: 1701053948.681531
[11/26 18:59:08     93s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2887.8MB).
[11/26 18:59:08     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.032, MEM:2887.8M, EPOCH TIME: 1701053948.687216
[11/26 18:59:08     93s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:08     93s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 484
[11/26 18:59:08     93s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=2887.8M
[11/26 18:59:08     93s] ### Creating RouteCongInterface, started
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.8456} {7, 0.166, 0.5801} {8, 0.166, 0.5801} {9, 0.003, 0.4032} {10, 0.003, 0.4032} 
[11/26 18:59:08     93s] 
[11/26 18:59:08     93s] #optDebug: {0, 1.000}
[11/26 18:59:08     93s] ### Creating RouteCongInterface, finished
[11/26 18:59:08     93s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:09     93s] *info: 4 clock nets excluded
[11/26 18:59:09     93s] *info: 237 no-driver nets excluded.
[11/26 18:59:09     93s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:2887.8M, EPOCH TIME: 1701053949.322359
[11/26 18:59:09     93s] Found 0 hard placement blockage before merging.
[11/26 18:59:09     93s] Zone map added 0 and ignored 0 placement blockage(s) after filtering.
[11/26 18:59:09     93s] Zone map added 18 and ignored 0 block(s) after filtering.
[11/26 18:59:09     93s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:2887.8M, EPOCH TIME: 1701053949.322572
[11/26 18:59:10     94s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/26 18:59:10     94s] +--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
[11/26 18:59:10     94s] |  WNS   |  TNS   | Density |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[11/26 18:59:10     94s] +--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
[11/26 18:59:10     94s] |   0.000|   0.000|    0.75%|   0:00:00.0| 2887.8M|PVT_0P63V_100C.setup_view|       NA| NA                                                 |
[11/26 18:59:10     94s] +--------+--------+---------+------------+--------+-------------------------+---------+----------------------------------------------------+
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2887.8M) ***
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2887.8M) ***
[11/26 18:59:10     94s] Deleting 0 temporary hard placement blockage(s).
[11/26 18:59:10     94s] Bottom Preferred Layer:
[11/26 18:59:10     94s] +-----------+------------+----------+
[11/26 18:59:10     94s] |   Layer   |   OPT_LA   |   Rule   |
[11/26 18:59:10     94s] +-----------+------------+----------+
[11/26 18:59:10     94s] | M4 (z=4)  |         61 | default  |
[11/26 18:59:10     94s] +-----------+------------+----------+
[11/26 18:59:10     94s] Via Pillar Rule:
[11/26 18:59:10     94s]     None
[11/26 18:59:10     94s] Finished writing unified metrics of routing constraints.
[11/26 18:59:10     94s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/26 18:59:10     94s] Total-nets :: 628, Stn-nets :: 37, ratio :: 5.89172 %, Total-len 111432, Stn-len 6638.4
[11/26 18:59:10     94s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 484
[11/26 18:59:10     94s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2887.8M, EPOCH TIME: 1701053950.315617
[11/26 18:59:10     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1636).
[11/26 18:59:10     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     94s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:2827.8M, EPOCH TIME: 1701053950.322391
[11/26 18:59:10     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.3
[11/26 18:59:10     94s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:35.0/0:02:00.0 (0.8), mem = 2827.8M
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] =============================================================================================
[11/26 18:59:10     94s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           22.12-s080_1
[11/26 18:59:10     94s] =============================================================================================
[11/26 18:59:10     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:10     94s] ---------------------------------------------------------------------------------------------
[11/26 18:59:10     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:10     94s] [ CellServerInit         ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:10     94s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  37.7 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 18:59:10     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:10     94s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.0    0.7
[11/26 18:59:10     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:10     94s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.0    0.8
[11/26 18:59:10     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:10     94s] [ TransformInit          ]      1   0:00:00.5  (  16.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 18:59:10     94s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:10     94s] [ MISC                   ]          0:00:01.3  (  40.8 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 18:59:10     94s] ---------------------------------------------------------------------------------------------
[11/26 18:59:10     94s]  GlobalOpt #1 TOTAL                 0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:03.1    1.0
[11/26 18:59:10     94s] ---------------------------------------------------------------------------------------------
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] Global Opt: restore maxLocalDensity to 1.2
[11/26 18:59:10     94s] Global Opt: restore maxLocalDensity to 1.2
[11/26 18:59:10     94s] End: GigaOpt Global Optimization
[11/26 18:59:10     94s] *** Timing Is met
[11/26 18:59:10     94s] *** Check timing (0:00:00.0)
[11/26 18:59:10     94s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:10     94s] Deleting Lib Analyzer.
[11/26 18:59:10     94s] 
[11/26 18:59:10     94s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:10     95s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:10     95s] Summary for sequential cells identification: 
[11/26 18:59:10     95s]   Identified SBFF number: 68
[11/26 18:59:10     95s]   Identified MBFF number: 0
[11/26 18:59:10     95s]   Identified SB Latch number: 0
[11/26 18:59:10     95s]   Identified MB Latch number: 0
[11/26 18:59:10     95s]   Not identified SBFF number: 0
[11/26 18:59:10     95s]   Not identified MBFF number: 0
[11/26 18:59:10     95s]   Not identified SB Latch number: 0
[11/26 18:59:10     95s]   Not identified MB Latch number: 0
[11/26 18:59:10     95s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:10     95s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:10     95s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:10     95s] TLC MultiMap info (StdDelay):
[11/26 18:59:10     95s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:10     95s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:10     95s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:10     95s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:10     95s]  Setting StdDelay to: 5.9ps
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:10     95s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/26 18:59:10     95s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/26 18:59:10     95s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:10     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=2827.8M
[11/26 18:59:10     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=2827.8M
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:10     95s] Summary for sequential cells identification: 
[11/26 18:59:10     95s]   Identified SBFF number: 68
[11/26 18:59:10     95s]   Identified MBFF number: 0
[11/26 18:59:10     95s]   Identified SB Latch number: 0
[11/26 18:59:10     95s]   Identified MB Latch number: 0
[11/26 18:59:10     95s]   Not identified SBFF number: 0
[11/26 18:59:10     95s]   Not identified MBFF number: 0
[11/26 18:59:10     95s]   Not identified SB Latch number: 0
[11/26 18:59:10     95s]   Not identified MB Latch number: 0
[11/26 18:59:10     95s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:10     95s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:10     95s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:10     95s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:10     95s] TLC MultiMap info (StdDelay):
[11/26 18:59:10     95s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:10     95s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:10     95s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:10     95s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:10     95s]  Setting StdDelay to: 5.9ps
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:10     95s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2885.9M, EPOCH TIME: 1701053950.613643
[11/26 18:59:10     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:10     95s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.013, MEM:2885.9M, EPOCH TIME: 1701053950.626758
[11/26 18:59:10     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:10     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     95s] [oiPhyDebug] optDemand 203431163904.00, spDemand 15310632960.00.
[11/26 18:59:10     95s] [LDM::Info] TotalInstCnt at InitDesignMc1: 484
[11/26 18:59:10     95s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:10     95s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:35 mem=2885.9M
[11/26 18:59:10     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2885.9M, EPOCH TIME: 1701053950.636171
[11/26 18:59:10     95s] Processing tracks to init pin-track alignment.
[11/26 18:59:10     95s] z: 1, totalTracks: 1
[11/26 18:59:10     95s] z: 3, totalTracks: 1
[11/26 18:59:10     95s] z: 5, totalTracks: 1
[11/26 18:59:10     95s] z: 7, totalTracks: 1
[11/26 18:59:10     95s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:10     95s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2885.9M, EPOCH TIME: 1701053950.643275
[11/26 18:59:10     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:10     95s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:10     95s] PD AO has 0 placeable physical insts.
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:10     95s] OPERPROF:     Starting CMU at level 3, MEM:2885.9M, EPOCH TIME: 1701053950.655109
[11/26 18:59:10     95s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2885.9M, EPOCH TIME: 1701053950.656296
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:10     95s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.020, REAL:0.016, MEM:2885.9M, EPOCH TIME: 1701053950.658931
[11/26 18:59:10     95s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2885.9M, EPOCH TIME: 1701053950.658989
[11/26 18:59:10     95s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:2885.9M, EPOCH TIME: 1701053950.660657
[11/26 18:59:10     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2885.9MB).
[11/26 18:59:10     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.029, MEM:2885.9M, EPOCH TIME: 1701053950.665523
[11/26 18:59:10     95s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:10     95s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 484
[11/26 18:59:10     95s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=2886.0M
[11/26 18:59:10     95s] Begin: Area Reclaim Optimization
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] Creating Lib Analyzer ...
[11/26 18:59:10     95s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.3/0:02:00.4 (0.8), mem = 2886.0M
[11/26 18:59:10     95s] Total number of usable buffers from Lib Analyzer: 19 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[11/26 18:59:10     95s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_SL)
[11/26 18:59:10     95s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:59:10     95s] 
[11/26 18:59:10     95s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:11     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=2888.0M
[11/26 18:59:11     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2888.0M
[11/26 18:59:11     96s] Creating Lib Analyzer, finished. 
[11/26 18:59:11     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.4
[11/26 18:59:12     96s] 
[11/26 18:59:12     96s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:12     96s] [LDM::Info] TotalInstCnt at InitDesignMc2: 484
[11/26 18:59:12     96s] ### Creating RouteCongInterface, started
[11/26 18:59:12     96s] 
[11/26 18:59:12     96s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.8456} {7, 0.166, 0.5801} {8, 0.166, 0.5801} {9, 0.003, 0.4032} {10, 0.003, 0.4032} 
[11/26 18:59:12     96s] 
[11/26 18:59:12     96s] #optDebug: {0, 1.000}
[11/26 18:59:12     96s] ### Creating RouteCongInterface, finished
[11/26 18:59:12     96s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:12     96s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:2888.0M, EPOCH TIME: 1701053952.166310
[11/26 18:59:12     96s] Found 0 hard placement blockage before merging.
[11/26 18:59:12     96s] Zone map added 0 and ignored 0 placement blockage(s) after filtering.
[11/26 18:59:12     96s] Zone map added 18 and ignored 0 block(s) after filtering.
[11/26 18:59:12     96s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:2888.0M, EPOCH TIME: 1701053952.166501
[11/26 18:59:12     96s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.75
[11/26 18:59:12     96s] +---------+---------+--------+--------[11/26 18:59:12     96s] #optDebug: <stH: 1.0800 MiSeL: 30.5615>
+------------+--------+
[11/26 18:59:12     96s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 18:59:12     96s] +---------+---------+--------+--------+------------+--------+
[11/26 18:59:12     96s] |    0.75%|        -|   0.000|   0.000|   0:00:00.0| 2888.0M|
[11/26 18:59:12     96s] |    0.75%|       58|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     96s] |    0.74%|        8|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     97s] |    0.73%|       38|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     97s] |    0.73%|        1|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     97s] #optDebug: <stH: 1.0800 MiSeL: 30.5615>
[11/26 18:59:12     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2911.6M|
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 0 Resize = 39 **
[11/26 18:59:12     97s] +-------[11/26 18:59:12     97s] --------------------------------------------------------------
--+---------+--------+--------+------------+--------+
[11/26 18:59:12     97s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
[11/26 18:59:12     97s] |                                   | Total     | Sequential |
[11/26 18:59:12     97s] --------------------------------------------------------------
[11/26 18:59:12     97s] | Num insts resized                 |      38  |       4    |
[11/26 18:59:12     97s] | Num insts undone                  |       0  |       0    |
[11/26 18:59:12     97s] | Num insts Downsized               |      38  |       4    |
[11/26 18:59:12     97s] | Num insts Samesized               |       0  |       0    |
[11/26 18:59:12     97s] | Num insts Upsized                 |       0  |       0    |
[11/26 18:59:12     97s] | Num multiple commits+uncommits    |       1  |       -    |
[11/26 18:59:12     97s] --------------------------------------------------------------
[11/26 18:59:12     97s] Finished writing unified metrics of routing constraints.
[11/26 18:59:12     97s] Deleting 0 temporary hard placement blockage(s).
[11/26 18:59:12     97s] Bottom Preferred Layer:
[11/26 18:59:12     97s] +-----------+------------+----------+
[11/26 18:59:12     97s] |   Layer   |   OPT_LA   |   Rule   |
[11/26 18:59:12     97s] +-----------+------------+----------+
[11/26 18:59:12     97s] | M4 (z=4)  |          3 | default  |
[11/26 18:59:12     97s] +-----------+------------+----------+
[11/26 18:59:12     97s] Via Pillar Rule:
[11/26 18:59:12     97s]     None
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 18:59:12     97s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[11/26 18:59:12     97s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 476
[11/26 18:59:12     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.4
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] =============================================================================================
[11/26 18:59:12     97s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             22.12-s080_1
[11/26 18:59:12     97s] =============================================================================================
[11/26 18:59:12     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:12     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:12     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  65.8 % )     0:00:01.2 /  0:00:01.2    1.0
[11/26 18:59:12     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 18:59:12     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 18:59:12     97s] [ OptSingleIteration     ]      6   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 18:59:12     97s] [ OptGetWeight           ]     34   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ OptEval                ]     34   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:12     97s] [ OptCommit              ]     34   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:12     97s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.1
[11/26 18:59:12     97s] [ IncrDelayCalc          ]     28   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.2    1.1
[11/26 18:59:12     97s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:12     97s] [ MISC                   ]          0:00:00.2  (  13.4 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 18:59:12     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:12     97s]  AreaOpt #1 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/26 18:59:12     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:37.1/0:02:02.2 (0.8), mem = 2911.6M
[11/26 18:59:12     97s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 476
[11/26 18:59:12     97s] Executing incremental physical updates
[11/26 18:59:12     97s] Executing incremental physical updates
[11/26 18:59:12     97s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2911.6M, EPOCH TIME: 1701053952.492439
[11/26 18:59:12     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1628).
[11/26 18:59:12     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2829.5M, EPOCH TIME: 1701053952.500379
[11/26 18:59:12     97s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2829.52M, totSessionCpu=0:01:37).
[11/26 18:59:12     97s] *** Timing Is met
[11/26 18:59:12     97s] *** Check timing (0:00:00.0)
[11/26 18:59:12     97s] Effort level <high> specified for reg2reg path_group
[11/26 18:59:12     97s] Effort level <high> specified for reg2cgate path_group
[11/26 18:59:12     97s] *** Timing Is met
[11/26 18:59:12     97s] *** Check timing (0:00:00.0)
[11/26 18:59:12     97s] *** Timing Is met
[11/26 18:59:12     97s] *** Check timing (0:00:00.0)
[11/26 18:59:12     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 18:59:12     97s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 18:59:12     97s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:12     97s] ### Creating LA Mngr. totSessionCpu=0:01:37 mem=2831.5M
[11/26 18:59:12     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:37 mem=2831.5M
[11/26 18:59:12     97s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2889.7M, EPOCH TIME: 1701053952.697319
[11/26 18:59:12     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:12     97s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.011, MEM:2889.7M, EPOCH TIME: 1701053952.708362
[11/26 18:59:12     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:12     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] [oiPhyDebug] optDemand 203095240704.00, spDemand 14974709760.00.
[11/26 18:59:12     97s] [LDM::Info] TotalInstCnt at InitDesignMc1: 476
[11/26 18:59:12     97s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:12     97s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2889.7M
[11/26 18:59:12     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2889.7M, EPOCH TIME: 1701053952.717210
[11/26 18:59:12     97s] Processing tracks to init pin-track alignment.
[11/26 18:59:12     97s] z: 1, totalTracks: 1
[11/26 18:59:12     97s] z: 3, totalTracks: 1
[11/26 18:59:12     97s] z: 5, totalTracks: 1
[11/26 18:59:12     97s] z: 7, totalTracks: 1
[11/26 18:59:12     97s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:12     97s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2889.7M, EPOCH TIME: 1701053952.724244
[11/26 18:59:12     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:12     97s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:12     97s] PD AO has 0 placeable physical insts.
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:12     97s] OPERPROF:     Starting CMU at level 3, MEM:2889.7M, EPOCH TIME: 1701053952.734761
[11/26 18:59:12     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2889.7M, EPOCH TIME: 1701053952.736007
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:12     97s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.015, MEM:2889.7M, EPOCH TIME: 1701053952.738840
[11/26 18:59:12     97s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2889.7M, EPOCH TIME: 1701053952.738882
[11/26 18:59:12     97s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2889.7M, EPOCH TIME: 1701053952.738941
[11/26 18:59:12     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2889.7MB).
[11/26 18:59:12     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.027, MEM:2889.7M, EPOCH TIME: 1701053952.743732
[11/26 18:59:12     97s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:12     97s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 476
[11/26 18:59:12     97s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2889.8M
[11/26 18:59:12     97s] Begin: Area Reclaim Optimization
[11/26 18:59:12     97s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:37.3/0:02:02.5 (0.8), mem = 2889.8M
[11/26 18:59:12     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.5
[11/26 18:59:12     97s] 
[11/26 18:59:12     97s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:12     97s] [LDM::Info] TotalInstCnt at InitDesignMc2: 476
[11/26 18:59:12     97s] ### Creating RouteCongInterface, started
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.8456} {7, 0.166, 0.5801} {8, 0.166, 0.5801} {9, 0.003, 0.4032} {10, 0.003, 0.4032} 
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] #optDebug: {0, 1.000}
[11/26 18:59:13     97s] ### Creating RouteCongInterface, finished
[11/26 18:59:13     97s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:13     97s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:2889.8M, EPOCH TIME: 1701053953.044896
[11/26 18:59:13     97s] Found 0 hard placement blockage before merging.
[11/26 18:59:13     97s] Zone map added 0 and ignored 0 placement blockage(s) after filtering.
[11/26 18:59:13     97s] Zone map added 18 and ignored 0 block(s) after filtering.
[11/26 18:59:13     97s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:2889.8M, EPOCH TIME: 1701053953.045087
[11/26 18:59:13     97s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.73
[11/26 18:59:13     97s] +---------+---------+--------+--------+------------+--------+
[11/26 18:59:13     97s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 18:59:13     97s] +---------+---------+--------+--------+------------+--------+
[11/26 18:59:13     97s] |    0.73%|        -|   0.000|   0.000|   0:00:00.0| 2889.8M|
[11/26 18:59:13     97s] #optDebug: <stH: 1.0800 MiSeL: 30.5615>
[11/26 18:59:13     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
[11/26 18:59:13     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
[11/26 18:59:13     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
[11/26 18:59:13     97s] #optDebug: <stH: 1.0800 MiSeL: 30.5615>
[11/26 18:59:13     97s] #optDebug: RTR_SNLTF <10.0000 1.0800> <10.8000> 
[11/26 18:59:13     97s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2889.8M|
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/26 18:59:13     97s] --------------------------------------------------------------
[11/26 18:59:13     97s] |                                   | Total     | Sequential |
[11/26 18:59:13     97s] --------------------------------------------------------------
[11/26 18:59:13     97s] | Num insts resized                 |       0  |       0    |
[11/26 18:59:13     97s] | Num insts undone                  |       0  |       0    |
[11/26 18:59:13     97s] | Num insts Downsized               |       0  |       0    |
[11/26 18:59:13     97s] | Num insts Samesized               |       0  |       0    |
[11/26 18:59:13     97s] | Num insts Upsized                 |       0  |       0    |
[11/26 18:59:13     97s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 18:59:13     97s] --------------------------------------------------------------
[11/26 18:59:13     97s] Finished writing unified metrics of routing constraints.
[11/26 18:59:13     97s] +---------+---------+--------+--------+------------+--------+
[11/26 18:59:13     97s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
[11/26 18:59:13     97s] Bottom Preferred Layer:
[11/26 18:59:13     97s] +-----------+------------+----------+
[11/26 18:59:13     97s] |   Layer   |   OPT_LA   |   Rule   |
[11/26 18:59:13     97s] +-----------+------------+----------+
[11/26 18:59:13     97s] | M4 (z=4)  |          3 | default  |
[11/26 18:59:13     97s] +-----------+------------+----------+
[11/26 18:59:13     97s] Via Pillar Rule:
[11/26 18:59:13     97s]     None
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 18:59:13     97s] End: Core Area Reclaim Optimization (cpu = 0:00:00.4) (real = 0:00:01.0) **
[11/26 18:59:13     97s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2889.8M, EPOCH TIME: 1701053953.160344
[11/26 18:59:13     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1628).
[11/26 18:59:13     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:2889.7M, EPOCH TIME: 1701053953.168027
[11/26 18:59:13     97s] *** Finished re-routing un-routed nets (2889.7M) ***
[11/26 18:59:13     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2889.7M, EPOCH TIME: 1701053953.173796
[11/26 18:59:13     97s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2889.7M, EPOCH TIME: 1701053953.177092
[11/26 18:59:13     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:13     97s] OPERPROF:     Starting CMU at level 3, MEM:2889.7M, EPOCH TIME: 1701053953.188327
[11/26 18:59:13     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2889.7M, EPOCH TIME: 1701053953.189826
[11/26 18:59:13     97s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.016, MEM:2889.7M, EPOCH TIME: 1701053953.192978
[11/26 18:59:13     97s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2889.7M, EPOCH TIME: 1701053953.193370
[11/26 18:59:13     97s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:2889.7M, EPOCH TIME: 1701053953.194782
[11/26 18:59:13     97s] OPERPROF:   Starting Init-Far-Eye at level 2, MEM:2889.7M, EPOCH TIME: 1701053953.198236
[11/26 18:59:13     97s] OPERPROF:   Finished Init-Far-Eye at level 2, CPU:0.000, REAL:0.000, MEM:2889.7M, EPOCH TIME: 1701053953.198406
[11/26 18:59:13     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.025, MEM:2889.7M, EPOCH TIME: 1701053953.198489
[11/26 18:59:13     97s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2889.8M) ***
[11/26 18:59:13     97s] Deleting 0 temporary hard placement blockage(s).
[11/26 18:59:13     97s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 476
[11/26 18:59:13     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.5
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] =============================================================================================
[11/26 18:59:13     97s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             22.12-s080_1
[11/26 18:59:13     97s] =============================================================================================
[11/26 18:59:13     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:13     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:13     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  12.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:13     97s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ OptimizationStep       ]      1   0:00:00.0  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:13     97s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:13     97s] [ OptGetWeight           ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ OptEval                ]     16   0:00:00.1  (  18.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:13     97s] [ OptCommit              ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ PostCommitDelayUpdate  ]     16   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ RefinePlace            ]      1   0:00:00.1  (  13.6 % )     0:00:00.1 /  0:00:00.0    0.6
[11/26 18:59:13     97s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:13     97s] [ MISC                   ]          0:00:00.2  (  48.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 18:59:13     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:13     97s]  AreaOpt #2 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.4    1.0
[11/26 18:59:13     97s] ---------------------------------------------------------------------------------------------
[11/26 18:59:13     97s] 
[11/26 18:59:13     97s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 476
[11/26 18:59:13     97s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2889.8M, EPOCH TIME: 1701053953.221478
[11/26 18:59:13     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1170).
[11/26 18:59:13     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.5 (1.0), totSession cpu/real = 0:01:37.8/0:02:02.9 (0.8), mem = 2889.8M
[11/26 18:59:13     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:13     97s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.004, MEM:2831.7M, EPOCH TIME: 1701053953.225748
[11/26 18:59:13     97s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2831.68M, totSessionCpu=0:01:38).
[11/26 18:59:13     97s] Running pre-eGR process
[11/26 18:59:13     97s] (I)      Initializing eGR engine (steiner)
[11/26 18:59:13     97s] (I)      Initializing eGR engine (steiner)
[11/26 18:59:13     97s] (I)      Running eGR Steiner flow
[11/26 18:59:13     97s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.67 MB )
[11/26 18:59:13     97s] (I)      # wire layers (front) : 11
[11/26 18:59:13     97s] (I)      # wire layers (back)  : 0
[11/26 18:59:13     97s] (I)      min wire layer : 1
[11/26 18:59:13     97s] (I)      max wire layer : 10
[11/26 18:59:13     97s] (I)      # cut layers (front) : 10
[11/26 18:59:13     97s] (I)      # cut layers (back)  : 0
[11/26 18:59:13     97s] (I)      min cut layer : 1
[11/26 18:59:13     97s] (I)      max cut layer : 9
[11/26 18:59:13     97s] (I)      ================================ Layers ================================
[11/26 18:59:13     97s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:59:13     97s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/26 18:59:13     97s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:59:13     97s] (I)      | 33 |  0 |      V0 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  1 |  1 |      M1 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:59:13     97s] (I)      | 34 |  1 |      V1 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  2 |  2 |      M2 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:59:13     97s] (I)      | 35 |  2 |      V2 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  3 |  3 |      M3 |    wire |      1 |       |   288 |   288 |   576 |
[11/26 18:59:13     97s] (I)      | 36 |  3 |      V3 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  4 |  4 |      M4 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:59:13     97s] (I)      | 37 |  4 |      V4 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  5 |  5 |      M5 |    wire |      1 |       |   384 |   384 |   768 |
[11/26 18:59:13     97s] (I)      | 38 |  5 |      V5 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  6 |  6 |      M6 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:59:13     97s] (I)      | 39 |  6 |      V6 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  7 |  7 |      M7 |    wire |      1 |       |   512 |   512 |  1024 |
[11/26 18:59:13     97s] (I)      | 40 |  7 |      V7 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  8 |  8 |      M8 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:59:13     97s] (I)      | 41 |  8 |      V8 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      |  9 |  9 |      M9 |    wire |      1 |       |   640 |   640 |  1280 |
[11/26 18:59:13     97s] (I)      | 42 |  9 |      V9 |     cut |      1 |       |       |       |       |
[11/26 18:59:13     97s] (I)      | 10 | 10 |     Pad |    wire |      1 |       |   640 | 32000 |  1280 |
[11/26 18:59:13     97s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:59:13     97s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[11/26 18:59:13     97s] (I)      | 65 |    |   nwell |   other |        |    MS |       |       |       |
[11/26 18:59:13     97s] (I)      | 66 |    |   pwell |   other |        |    MS |       |       |       |
[11/26 18:59:13     97s] (I)      | 67 |    |    Gate |   other |        |    MS |       |       |       |
[11/26 18:59:13     97s] (I)      |  0 |    |  Active |   other |        |    MS |       |       |       |
[11/26 18:59:13     97s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/26 18:59:13     97s] (I)      Started Import and model ( Curr Mem: 2.67 MB )
[11/26 18:59:13     97s] (I)      Default pattern map key = riscv_top_default.
[11/26 18:59:13     97s] (I)      == Non-default Options ==
[11/26 18:59:13     97s] (I)      Routing does not consider congestion               : true
[11/26 18:59:13     97s] (I)      Thread safe steiner only                           : 1
[11/26 18:59:13     97s] (I)      Layer constraints as soft constraints              : true
[11/26 18:59:13     97s] (I)      Genus match mode                                   : true
[11/26 18:59:13     97s] (I)      Do TA                                              : false
[11/26 18:59:13     97s] (I)      Maximum routing layer                              : 10
[11/26 18:59:13     97s] (I)      Top routing layer                                  : 10
[11/26 18:59:13     97s] (I)      Number of threads                                  : 1
[11/26 18:59:13     97s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 18:59:13     97s] (I)      Route tie net to shape                             : auto
[11/26 18:59:13     97s] (I)      eGR Steiner route mode                             : true
[11/26 18:59:13     97s] (I)      Method to set GCell size                           : row
[11/26 18:59:13     97s] (I)      Tie hi/lo max distance                             : 10.800000
[11/26 18:59:13     97s] (I)      Counted 0 PG shapes. We will not process PG shapes layer by layer.
[11/26 18:59:13     97s] (I)      ============== Pin Summary ==============
[11/26 18:59:13     97s] (I)      +-------+--------+---------+------------+
[11/26 18:59:13     97s] (I)      | Layer | # pins | % total |      Group |
[11/26 18:59:13     97s] (I)      +-------+--------+---------+------------+
[11/26 18:59:13     97s] (I)      |     1 |   1121 |   99.91 |        Pin |
[11/26 18:59:13     97s] (I)      |     2 |      1 |    0.09 | Pin access |
[11/26 18:59:13     97s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/26 18:59:13     97s] (I)      |     4 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |     5 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |     6 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |     7 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |     8 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |     9 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      |    10 |      0 |    0.00 |      Other |
[11/26 18:59:13     97s] (I)      +-------+--------+---------+------------+
[11/26 18:59:13     97s] (I)      Use row-based GCell size
[11/26 18:59:13     97s] (I)      Use row-based GCell align
[11/26 18:59:13     97s] (I)      layer 0 area = 170496
[11/26 18:59:13     97s] (I)      layer 1 area = 170496
[11/26 18:59:13     97s] (I)      layer 2 area = 170496
[11/26 18:59:13     97s] (I)      layer 3 area = 512000
[11/26 18:59:13     97s] (I)      layer 4 area = 512000
[11/26 18:59:13     97s] (I)      layer 5 area = 560000
[11/26 18:59:13     97s] (I)      layer 6 area = 560000
[11/26 18:59:13     97s] (I)      layer 7 area = 481279999
[11/26 18:59:13     97s] (I)      layer 8 area = 481279999
[11/26 18:59:13     97s] (I)      layer 9 area = 0
[11/26 18:59:13     97s] (I)      GCell unit size   : 4320
[11/26 18:59:13     97s] (I)      GCell multiplier  : 1
[11/26 18:59:13     97s] (I)      GCell row height  : 4320
[11/26 18:59:13     97s] (I)      Actual row height : 4320
[11/26 18:59:13     97s] (I)      GCell align ref   : 0 0
[11/26 18:59:13     97s] [NR-eGR] Track table information for default rule: 
[11/26 18:59:13     97s] [NR-eGR] M1 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M2 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M3 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M4 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M5 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M6 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M7 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M8 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] M9 has single uniform track structure
[11/26 18:59:13     97s] [NR-eGR] Pad has single uniform track structure
[11/26 18:59:13     97s] (I)      ============== Default via ===============
[11/26 18:59:13     97s] (I)      +---+------------------+-----------------+
[11/26 18:59:13     97s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/26 18:59:13     97s] (I)      +---+------------------+-----------------+
[11/26 18:59:13     97s] (I)      | 1 |    9  VIA12      |    9  VIA12     |
[11/26 18:59:13     97s] (I)      | 2 |    8  VIA23      |    8  VIA23     |
[11/26 18:59:13     97s] (I)      | 3 |    7  VIA34      |    7  VIA34     |
[11/26 18:59:13     97s] (I)      | 4 |    6  VIA45      |    6  VIA45     |
[11/26 18:59:13     97s] (I)      | 5 |    5  VIA56      |    5  VIA56     |
[11/26 18:59:13     97s] (I)      | 6 |    4  VIA67      |    4  VIA67     |
[11/26 18:59:13     97s] (I)      | 7 |    3  VIA78      |    3  VIA78     |
[11/26 18:59:13     97s] (I)      | 8 |    2  VIA89      |    2  VIA89     |
[11/26 18:59:13     97s] (I)      | 9 |    1  VIA9Pad    |    1  VIA9Pad   |
[11/26 18:59:13     97s] (I)      +---+------------------+-----------------+
[11/26 18:59:13     97s] [NR-eGR] Read 0 PG shapes
[11/26 18:59:13     97s] [NR-eGR] Read 0 clock shapes
[11/26 18:59:13     97s] [NR-eGR] Read 0 other shapes
[11/26 18:59:13     97s] [NR-eGR] #Routing Blockages  : 0
[11/26 18:59:13     97s] [NR-eGR] #Instance Blockages : 3644
[11/26 18:59:13     97s] [NR-eGR] #PG Blockages       : 0
[11/26 18:59:13     97s] [NR-eGR] #Halo Blockages     : 0
[11/26 18:59:13     97s] [NR-eGR] #Boundary Blockages : 0
[11/26 18:59:13     97s] [NR-eGR] #Clock Blockages    : 0
[11/26 18:59:13     97s] [NR-eGR] #Other Blockages    : 0
[11/26 18:59:13     97s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 18:59:13     97s] (I)      Custom ignore net properties:
[11/26 18:59:13     97s] (I)      1 : NotLegal
[11/26 18:59:13     97s] (I)      Default ignore net properties:
[11/26 18:59:13     97s] (I)      1 : Special
[11/26 18:59:13     97s] (I)      2 : Analog
[11/26 18:59:13     97s] (I)      3 : Fixed
[11/26 18:59:13     97s] (I)      4 : Skipped
[11/26 18:59:13     97s] (I)      5 : MixedSignal
[11/26 18:59:13     97s] (I)      Prerouted net properties:
[11/26 18:59:13     97s] (I)      1 : NotLegal
[11/26 18:59:13     97s] (I)      2 : Special
[11/26 18:59:13     97s] (I)      3 : Analog
[11/26 18:59:13     97s] (I)      4 : Fixed
[11/26 18:59:13     97s] (I)      5 : Skipped
[11/26 18:59:13     97s] (I)      6 : MixedSignal
[11/26 18:59:13     97s] [NR-eGR] Early global route reroute all routable nets
[11/26 18:59:13     97s] (I)        Front-side 620 ( ignored 0 )
[11/26 18:59:13     97s] (I)        Back-side  0 ( ignored 0 )
[11/26 18:59:13     97s] (I)        Both-side  0 ( ignored 0 )
[11/26 18:59:13     97s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 18:59:13     97s] [NR-eGR] Read 620 nets ( ignored 0 )
[11/26 18:59:13     97s] (I)      early_global_route_priority property id does not exist.
[11/26 18:59:13     97s] (I)      Read Num Blocks=3644  Num Prerouted Wires=0  Num CS=0
[11/26 18:59:13     97s] (I)      Layer 1 (H) : #blockages 386 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 2 (V) : #blockages 18 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 3 (H) : #blockages 3240 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[11/26 18:59:13     97s] (I)      Number of ignored nets                =      0
[11/26 18:59:13     97s] (I)      Number of connected nets              =      0
[11/26 18:59:13     97s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 18:59:13     97s] (I)      Number of clock nets                  =      4.  Ignored: No
[11/26 18:59:13     97s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 18:59:13     97s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 18:59:13     97s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 18:59:13     97s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 18:59:13     97s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 18:59:13     97s] (I)      Ndr track 0 does not exist
[11/26 18:59:13     97s] [NR-eGR] There are 4 clock nets ( 0 with NDR ).
[11/26 18:59:13     98s] (I)      ---------------------Grid Graph Info--------------------
[11/26 18:59:13     98s] (I)      Routing area        : (0, 0) - (2800000, 3200000)
[11/26 18:59:13     98s] (I)      Core area           : (0, 0) - (1400000, 1600000)
[11/26 18:59:13     98s] (I)      Site width          :   864  (dbu)
[11/26 18:59:13     98s] (I)      Row height          :  4320  (dbu)
[11/26 18:59:13     98s] (I)      GCell row height    :  4320  (dbu)
[11/26 18:59:13     98s] (I)      GCell width         :  4320  (dbu)
[11/26 18:59:13     98s] (I)      GCell height        :  4320  (dbu)
[11/26 18:59:13     98s] (I)      Grid                :   649   741    10
[11/26 18:59:13     98s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/26 18:59:13     98s] (I)      Vertical capacity   :     0     0  4320     0  4320     0  4320     0  4320     0
[11/26 18:59:13     98s] (I)      Horizontal capacity :     0  4320     0  4320     0  4320     0  4320     0  4320
[11/26 18:59:13     98s] (I)      Default wire width  :   288   288   288   384   384   512   512   640   640   640
[11/26 18:59:13     98s] (I)      Default wire space  :   288   288   288   384   384   512   512   640   640 32000
[11/26 18:59:13     98s] (I)      Default wire pitch  :   576   576   576   768   768  1024  1024  1280  1280 32640
[11/26 18:59:13     98s] (I)      Default pitch size  :   576   576   576   768   864  1152  1152  1536  1440 32640
[11/26 18:59:13     98s] (I)      First track coord   :   576   576   576   816   864  1664  1664  2176  2080  2176
[11/26 18:59:13     98s] (I)      Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75  2.81  3.00  0.13
[11/26 18:59:13     98s] (I)      Total num of tracks :  4860  5555  4860  4166  3240  2777  2429  2082  1943  2082
[11/26 18:59:13     98s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[11/26 18:59:13     98s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[11/26 18:59:13     98s] (I)      --------------------------------------------------------
[11/26 18:59:13     98s] 
[11/26 18:59:13     98s] [NR-eGR] ============ Routing rule table ============
[11/26 18:59:13     98s] [NR-eGR] Rule id: 0  Nets: 620
[11/26 18:59:13     98s] [NR-eGR] ========================================
[11/26 18:59:13     98s] [NR-eGR] 
[11/26 18:59:13     98s] (I)      ======== NDR :  =========
[11/26 18:59:13     98s] (I)      +--------------+--------+
[11/26 18:59:13     98s] (I)      |           ID |      0 |
[11/26 18:59:13     98s] (I)      |         Name |        |
[11/26 18:59:13     98s] (I)      |      Default |    yes |
[11/26 18:59:13     98s] (I)      |  Clk Special |     no |
[11/26 18:59:13     98s] (I)      | Hard spacing |     no |
[11/26 18:59:13     98s] (I)      |    NDR track | (none) |
[11/26 18:59:13     98s] (I)      |      NDR via | (none) |
[11/26 18:59:13     98s] (I)      |  Extra space |      0 |
[11/26 18:59:13     98s] (I)      |      Shields |      0 |
[11/26 18:59:13     98s] (I)      |   Demand (H) |      1 |
[11/26 18:59:13     98s] (I)      |   Demand (V) |      1 |
[11/26 18:59:13     98s] (I)      |        #Nets |    620 |
[11/26 18:59:13     98s] (I)      +--------------+--------+
[11/26 18:59:13     98s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:59:13     98s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/26 18:59:13     98s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:59:13     98s] (I)      |    M2    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M3    288      288    576      576      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M4    384      384    768      768      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M5    384      384    864      768      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M6    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M7    512      512   1152     1024      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M8    640      640   1536     1280      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |    M9    640      640   1440     1280      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      |   Pad    640    32000  32640    32640      1      1      1    100    100        yes |
[11/26 18:59:13     98s] (I)      +-------------------------------------------------------------------------------------+
[11/26 18:59:13     98s] (I)      =============== Blocked Tracks ===============
[11/26 18:59:13     98s] (I)      +-------+---------+----------+---------------+
[11/26 18:59:13     98s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 18:59:13     98s] (I)      +-------+---------+----------+---------------+
[11/26 18:59:13     98s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |     2 | 3605195 |    70830 |         1.96% |
[11/26 18:59:13     98s] (I)      |     3 | 3601260 |    63081 |         1.75% |
[11/26 18:59:13     98s] (I)      |     4 | 2703734 |    32143 |         1.19% |
[11/26 18:59:13     98s] (I)      |     5 | 2400840 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |     6 | 1802273 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |     7 | 1799889 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |     8 | 1351218 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |     9 | 1439763 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      |    10 | 1351218 |        0 |         0.00% |
[11/26 18:59:13     98s] (I)      +-------+---------+----------+---------------+
[11/26 18:59:13     98s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.28 sec, Curr Mem: 2.75 MB )
[11/26 18:59:13     98s] (I)      Delete wires for 620 nets 
[11/26 18:59:13     98s] (I)      Reset routing kernel
[11/26 18:59:13     98s] (I)      total 2D Cap : 19894251 = (10714960 H, 9179291 V)
[11/26 18:59:13     98s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/26 18:59:13     98s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/26 18:59:13     98s] [NR-eGR] Started Multi-thread eGR-Steiner ( 1threads ) ( Curr Mem: 2.75 MB )
[11/26 18:59:13     98s] (I)      Started Export ( Curr Mem: 2.75 MB )
[11/26 18:59:13     98s] [NR-eGR] Finished Multi-thread eGR-Steiner ( 1threads ) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2.75 MB )
[11/26 18:59:13     98s] [NR-eGR] Total eGR-routed clock nets wire length: 1433um, number of vias: 268
[11/26 18:59:13     98s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:59:13     98s] (I)      == Layer wire length by net rule ==
[11/26 18:59:13     98s] (I)                    Default 
[11/26 18:59:13     98s] (I)      ----------------------
[11/26 18:59:13     98s] (I)       M1   (1V)        0um 
[11/26 18:59:13     98s] (I)       M2   (2H)    15215um 
[11/26 18:59:13     98s] (I)       M3   (3V)    33421um 
[11/26 18:59:13     98s] (I)       M4   (4H)    10366um 
[11/26 18:59:13     98s] (I)       M5   (5V)    18404um 
[11/26 18:59:13     98s] (I)       M6   (6H)    31077um 
[11/26 18:59:13     98s] (I)       M7   (7V)      283um 
[11/26 18:59:13     98s] (I)       M8   (8H)      151um 
[11/26 18:59:13     98s] (I)       M9   (9V)       12um 
[11/26 18:59:13     98s] (I)       Pad  (10H)      61um[11/26 18:59:13     98s] [NR-eGR]              Length (um)  Vias 
[11/26 18:59:13     98s] [NR-eGR] -------------------------------
[11/26 18:59:13     98s] [NR-eGR]  M1   (1V)             0  1120 
[11/26 18:59:13     98s] [NR-eGR]  M2   (2H)         15215  1401 
[11/26 18:59:13     98s] [NR-eGR]  M3   (3V)         33421   489 
[11/26 18:59:13     98s] [NR-eGR]  M4   (4H)         10366  1164 
[11/26 18:59:13     98s] [NR-eGR]  M5   (5V)         18404  1064 
[11/26 18:59:13     98s] [NR-eGR]  M6   (6H)         31077    27 
[11/26 18:59:13     98s] [NR-eGR]  M7   (7V)           283    19 
[11/26 18:59:13     98s] [NR-eGR]  M8   (8H)           151     2 
[11/26 18:59:13     98s] [NR-eGR]  M9   (9V)            12     2 
[11/26 18:59:13     98s] [NR-eGR]  Pad  (10H)           61     0 
[11/26 18:59:13     98s] [NR-eGR] -------------------------------
[11/26 18:59:13     98s] [NR-eGR]       Total       108992  5288 
[11/26 18:59:13     98s] [NR-eGR] --------------------------------------------------------------------------
[11/26 18:59:13     98s] [NR-eGR] Total half perimeter of net bounding box: 102486um
[11/26 18:59:13     98s] [NR-eGR] Total length: 108992um, number of vias: 5288
[11/26 18:59:13     98s] [NR-eGR] --------------------------------------------------------------------------
 
[11/26 18:59:13     98s] (I)      ----------------------
[11/26 18:59:13     98s] (I)            Total  108992um 
[11/26 18:59:13     98s] (I)      == Layer via count by net rule ==
[11/26 18:59:13     98s] (I)                   Default 
[11/26 18:59:13     98s] (I)      ---------------------
[11/26 18:59:13     98s] (I)       M1   (1V)      1120 
[11/26 18:59:13     98s] (I)       M2   (2H)      1401 
[11/26 18:59:13     98s] (I)       M3   (3V)       489 
[11/26 18:59:13     98s] (I)       M4   (4H)      1164 
[11/26 18:59:13     98s] (I)       M5   (5V)      1064 
[11/26 18:59:13     98s] (I)       M6   (6H)        27 
[11/26 18:59:13     98s] (I)       M7   (7V)        19 
[11/26 18:59:13     98s] (I)       M8   (8H)         2 
[11/26 18:59:13     98s] (I)       M9   (9V)         2 
[11/26 18:59:13     98s] (I)       Pad  (10H)        0 
[11/26 18:59:13     98s] (I)      ---------------------
[11/26 18:59:13     98s] (I)            Total     5288 
[11/26 18:59:13     98s] (I)      Finished Export ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2.72 MB )
[11/26 18:59:13     98s] eee: Design is marked Stenier-routed. RC Grid update will be skipped.
[11/26 18:59:13     98s] (I)      ===================================== Runtime Summary ======================================
[11/26 18:59:13     98s] (I)       Step                                           %      Start     Finish      Real       CPU 
[11/26 18:59:13     98s] (I)      --------------------------------------------------------------------------------------------
[11/26 18:59:13     98s] (I)       Early Global Route kernel                100.00%  44.45 sec  44.91 sec  0.46 sec  0.37 sec 
[11/26 18:59:13     98s] (I)       +-Import and model                        62.48%  44.46 sec  44.74 sec [11/26 18:59:13     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.46 sec, Curr Mem: 2.72 MB )
 0.28 sec  0.20 sec 
[11/26 18:59:13     98s] (I)       | +-Create place DB                        0.49%  44.46 sec  44.46 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | +-Import place data                    0.47%  44.46 sec  44.46 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read instances and placement       0.13%  44.46 sec  44.46 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read nets                          0.28%  44.46 sec  44.46 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | +-Create route DB                       42.54%  44.46 sec  44.65 sec  0.19 sec  0.16 sec 
[11/26 18:59:13     98s] (I)       | | +-Import route data (1T)              42.47%  44.46 sec  44.65 sec  0.19 sec  0.16 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read blockages ( Layer 2-10 )      3.62%  44.48 sec  44.50 sec  0.02 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read routing blockages           0.00%  44.48 sec  44.48 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read instance blockages          0.12%  44.48 sec  44.48 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read PG blockages                0.18%  44.48 sec  44.48 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read clock blockages             0.41%  44.48 sec  44.48 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read other blockages             0.32%  44.48 sec  44.49 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read halo blockages              0.00%  44.49 sec  44.49 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Read boundary cut boxes          0.00%  44.49 sec  44.49 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read blackboxes                    0.30%  44.50 sec  44.50 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read prerouted                     0.79%  44.50 sec  44.50 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Read nets                          0.30%  44.50 sec  44.50 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Set up via pillars                 0.00%  44.50 sec  44.50 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | | +-Initialize 3D grid graph           2.98%  44.51 sec  44.52 sec  0.01 sec  0.01 sec 
[11/26 18:59:13     98s] (I)       | | | +-Model blockage capacity           28.72%  44.52 sec  44.65 sec  0.13 sec  0.13 sec 
[11/26 18:59:13     98s] (I)       | | | | +-Initialize 3D capacity          25.48%  44.52 sec  44.64 sec  0.12 sec  0.11 sec 
[11/26 18:59:13     98s] (I)       | +-Read aux data                          0.00%  44.65 sec  44.65 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | +-Others data preparation                0.00%  44.65 sec  44.65 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | +-Create route kernel                   19.24%  44.65 sec  44.74 sec  0.09 sec  0.04 sec 
[11/26 18:59:13     98s] (I)       +-Multi-thread eGR-Steiner ( 1threads )   10.71%  44.80 sec  44.85 sec  0.05 sec  0.05 sec 
[11/26 18:59:13     98s] (I)       +-Export                                  13.68%  44.85 sec  44.91 sec  0.06 sec  0.06 sec 
[11/26 18:59:13     98s] (I)       | +-Export DB wires                        0.56%  44.85 sec  44.85 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | +-Export all nets                      0.32%  44.85 sec  44.85 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | | +-Set wire vias                        0.09%  44.85 sec  44.85 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | +-Report wirelength                      1.29%  44.85 sec  44.86 sec  0.01 sec  0.01 sec 
[11/26 18:59:13     98s] (I)       | +-Update net boxes                       0.22%  44.86 sec  44.86 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)       | +-Update timing                         10.95%  44.86 sec  44.91 sec  0.05 sec  0.05 sec 
[11/26 18:59:13     98s] (I)       +-Postprocess design                       0.05%  44.91 sec  44.91 sec  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)      ========================= Summary by functions =========================
[11/26 18:59:13     98s] (I)       Lv  Step                                         %      Real       CPU 
[11/26 18:59:13     98s] (I)      ------------------------------------------------------------------------
[11/26 18:59:13     98s] (I)        0  Early Global Route kernel              100.00%  0.46 sec  0.37 sec 
[11/26 18:59:13     98s] (I)        1  Import and model                        62.48%  0.28 sec  0.20 sec 
[11/26 18:59:13     98s] (I)        1  Export                                  13.68%  0.06 sec  0.06 sec 
[11/26 18:59:13     98s] (I)        1  Multi-thread eGR-Steiner ( 1threads )   10.71%  0.05 sec  0.05 sec 
[11/26 18:59:13     98s] (I)        1  Postprocess design                       0.05%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        2  Create route DB                         42.54%  0.19 sec  0.16 sec 
[11/26 18:59:13     98s] (I)        2  Create route kernel                     19.24%  0.09 sec  0.04 sec 
[11/26 18:59:13     98s] (I)        2  Update timing                           10.95%  0.05 sec  0.05 sec 
[11/26 18:59:13     98s] (I)        2  Report wirelength                        1.29%  0.01 sec  0.01 sec 
[11/26 18:59:13     98s] (I)        2  Export DB wires                          0.56%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        2  Create place DB                          0.49%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        2  Update net boxes                         0.22%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        2  Others data preparation                  0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        2  Read aux data                            0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        3  Import route data (1T)                  42.47%  0.19 sec  0.16 sec 
[11/26 18:59:13     98s] (I)        3  Import place data                        0.47%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        3  Export all nets                          0.32%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        3  Set wire vias                            0.09%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Model blockage capacity                 28.72%  0.13 sec  0.13 sec 
[11/26 18:59:13     98s] (I)        4  Read blockages ( Layer 2-10 )            3.62%  0.02 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Initialize 3D grid graph                 2.98%  0.01 sec  0.01 sec 
[11/26 18:59:13     98s] (I)        4  Read prerouted                           0.79%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Read nets                                0.58%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Read blackboxes                          0.30%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Read instances and placement             0.13%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        4  Set up via pillars                       0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Initialize 3D capacity                  25.48%  0.12 sec  0.11 sec 
[11/26 18:59:13     98s] (I)        5  Read clock blockages                     0.41%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read other blockages                     0.32%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read PG blockages                        0.18%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read instance blockages                  0.12%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read halo blockages                      0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read routing blockages                   0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] (I)        5  Read boundary cut boxes                  0.00%  0.00 sec  0.00 sec 
[11/26 18:59:13     98s] Running post-eGR process
[11/26 18:59:13     98s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 18:59:13     98s] eee: Trim Metal Layers: { }
[11/26 18:59:13     98s] #################################################################################
[11/26 18:59:13     98s] # Design Stage: PreRoute
[11/26 18:59:13     98s] # Design Name: riscv_top
[11/26 18:59:13     98s] # Design Mode: 90nm
[11/26 18:59:13     98s] # Analysis Mode: MMMC Non-OCV 
[11/26 18:59:13     98s] # Parasitics Mode: No SPEF/RCDB 
[11/26 18:59:13     98s] # Signoff Settings: SI Off 
[11/26 18:59:13     98s] #################################################################################
[11/26 18:59:13     98s] Extraction called for design 'riscv_top' of instances=476 and nets=4022 using extraction engine 'pre_route' .
[11/26 18:59:13     98s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 18:59:13     98s] Type 'man IMPEXT-3530' for more detail.
[11/26 18:59:13     98s] pre_route RC Extraction called for design riscv_top.
[11/26 18:59:13     98s] RC Extraction called in multi-corner(2) mode.
[11/26 18:59:13     98s] RCMode: PreRoute
[11/26 18:59:13     98s]       RC Corner Indexes            0       1   
[11/26 18:59:13     98s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/26 18:59:13     98s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/26 18:59:13     98s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/26 18:59:13     98s] Clock Res. Scaling Factor    : 1.00000 1.00000 [11/26 18:59:13     98s] eee: LayerId=1 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=2 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=3 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=4 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=5 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=6 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=7 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=8 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=9 widthSet size=1
[11/26 18:59:13     98s] eee: LayerId=10 widthSet size=1
[11/26 18:59:13     98s] eee: Total RC Grid memory=601920
[11/26 18:59:13     98s] eee: Metal Layers Info:
[11/26 18:59:13     98s] eee: L: M1 M2 M3 M4 M5 M6 M7 M8 M9 Pad
[11/26 18:59:13     98s] eee: W: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 0.160000
[11/26 18:59:13     98s] eee: S: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 8.000000
[11/26 18:59:13     98s] eee: pegSigSF=1.070000

[11/26 18:59:13     98s] Shrink Factor                : 1.00000
[11/26 18:59:13     98s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 18:59:13     98s] Using Quantus QRC technology file ...
[11/26 18:59:13     98s] Skipped RC grid update for preRoute extraction.
[11/26 18:59:13     98s] Initializing multi-corner resistance tables ...
[11/26 18:59:14     98s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:59:14     98s] eee: l=2 avDens=0.065572 usedTrk=1017.249261 availTrk=15513.466975 sigTrk=1017.249261
[11/26 18:59:14     98s] eee: l=3 avDens=0.075777 usedTrk=1759.655558 availTrk=23221.401259 sigTrk=1759.655558
[11/26 18:59:14     98s] eee: l=4 avDens=0.109234 usedTrk=1087.561109 availTrk=9956.250000 sigTrk=1087.561109
[11/26 18:59:14     98s] eee: l=5 avDens=0.097791 usedTrk=1369.080647 availTrk=14000.000000 sigTrk=1369.080647
[11/26 18:59:14     98s] eee: l=6 avDens=0.170794 usedTrk=1658.832180 availTrk=9712.500000 sigTrk=1699.307735
[11/26 18:59:14     98s] eee: l=7 avDens=0.104419 usedTrk=994.590372 availTrk=9525.000000 sigTrk=994.590372
[11/26 18:59:14     98s] eee: l=8 avDens=0.277557 usedTrk=1014.817641 availTrk=3656.250000 sigTrk=1019.533754
[11/26 18:59:14     98s] eee: l=9 avDens=0.102345 usedTrk=709.251111 availTrk=6930.000000 sigTrk=709.251111
[11/26 18:59:14     98s] eee: l=10 avDens=0.226991 usedTrk=651.180555 availTrk=2868.750000 sigTrk=652.055555
[11/26 18:59:14     98s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:14     98s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373189 uaWl=0.000000 uaWlH=0.730600 aWlH=0.000000 lMod=0 pMax=0.932500 pMod=77 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/26 18:59:14     98s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2865.000M)
[11/26 18:59:14     98s] Calculate delays in BcWc mode...
[11/26 18:59:14     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 2865.0M, InitMEM = 2865.0M)
[11/26 18:59:14     98s] Start delay calculation (fullDC) (1 T). (MEM=2865)
[11/26 18:59:14     98s] End AAE Lib Interpolated Model. (MEM=2876.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:14     98s] Total number of fetched objects 1741
[11/26 18:59:14     98s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/26 18:59:14     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:14     98s] End delay calculation. (MEM=2914.67 CPU=0:00:00.1 REAL=0:00:00.0)
[11/26 18:59:14     98s] End delay calculation (fullDC). (MEM=2914.67 CPU=0:00:00.2 REAL=0:00:00.0)
[11/26 18:59:14     98s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2914.7M) ***
[11/26 18:59:14     98s] **INFO: Flow update: Design timing is met.
[11/26 18:59:14     98s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/26 18:59:14     98s] Begin: GigaOpt postEco DRV Optimization
[11/26 18:59:14     98s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/26 18:59:14     98s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:38.8/0:02:04.2 (0.8), mem = 2914.7M
[11/26 18:59:14     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.102853.6
[11/26 18:59:14     98s] Info: 4 clock nets excluded from IPO operation.
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s] Active Setup views: PVT_0P63V_100C.setup_view 
[11/26 18:59:14     99s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2914.7M, EPOCH TIME: 1701053954.662987
[11/26 18:59:14     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:14     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:14     99s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.012, MEM:2914.7M, EPOCH TIME: 1701053954.674971
[11/26 18:59:14     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:14     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:14     99s] [oiPhyDebug] optDemand 203095240704.00, spDemand 14974709760.00.
[11/26 18:59:14     99s] [LDM::Info] TotalInstCnt at InitDesignMc1: 476
[11/26 18:59:14     99s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/26 18:59:14     99s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:39 mem=2914.7M
[11/26 18:59:14     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2914.7M, EPOCH TIME: 1701053954.682844
[11/26 18:59:14     99s] Processing tracks to init pin-track alignment.
[11/26 18:59:14     99s] z: 1, totalTracks: 1
[11/26 18:59:14     99s] z: 3, totalTracks: 1
[11/26 18:59:14     99s] z: 5, totalTracks: 1
[11/26 18:59:14     99s] z: 7, totalTracks: 1
[11/26 18:59:14     99s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 18:59:14     99s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2914.7M, EPOCH TIME: 1701053954.689662
[11/26 18:59:14     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:14     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:14     99s] **Info: (IMPSP-307): Design contains fractional 20 cells.
[11/26 18:59:14     99s] PD AO has 0 placeable physical insts.
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:14     99s] OPERPROF:     Starting CMU at level 3, MEM:2914.7M, EPOCH TIME: 1701053954.700012
[11/26 18:59:14     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2914.7M, EPOCH TIME: 1701053954.701307
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 18:59:14     99s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.014, MEM:2914.7M, EPOCH TIME: 1701053954.704022
[11/26 18:59:14     99s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2914.7M, EPOCH TIME: 1701053954.704318
[11/26 18:59:14     99s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2914.7M, EPOCH TIME: 1701053954.704381
[11/26 18:59:14     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2914.7MB).
[11/26 18:59:14     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.026, MEM:2914.7M, EPOCH TIME: 1701053954.709214
[11/26 18:59:14     99s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[11/26 18:59:14     99s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 476
[11/26 18:59:14     99s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:39 mem=2914.7M
[11/26 18:59:14     99s] ### Creating RouteCongInterface, started
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s] #optDebug:  {2, 1.000, 0.9500} {3, 0.639, 0.9500} {4, 0.639, 0.9500} {4, 0.639, 0.9500} {6, 0.369, 0.6765} {7, 0.166, 0.4640} {8, 0.166, 0.4640} {9, 0.003, 0.3226} {10, 0.003, 0.3226} 
[11/26 18:59:14     99s] 
[11/26 18:59:14     99s] #optDebug: {0, 1.000}
[11/26 18:59:14     99s] ### Creating RouteCongInterface, finished
[11/26 18:59:14     99s] {MG  {4 0 1 0.0206943}  {6 0 1 0.0356369}  {8 0 1 0.0741967}  {9 0 16.7 2.83356} }
[11/26 18:59:15     99s] AoF 580.1527um
[11/26 18:59:15     99s] [GPS-DRV] Optimizer inputs ============================= 
[11/26 18:59:15     99s] [GPS-DRV] drvFixingStage: Small Scale
[11/26 18:59:15     99s] [GPS-DRV] costLowerBound: 0.1
[11/26 18:59:15     99s] [GPS-DRV] setupTNSCost  : 1
[11/26 18:59:15     99s] [GPS-DRV] maxIter       : 3
[11/26 18:59:15     99s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/26 18:59:15     99s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 18:59:15     99s] [GPS-DRV] maxDensity (design): 0.95
[11/26 18:59:15     99s] [GPS-DRV] maxLocalDensity: 1.2
[11/26 18:59:15     99s] [GPS-DRV] MaxBufDistForPlaceBlk: 201um
[11/26 18:59:15     99s] [GPS-DRV] Dflt RT Characteristic Length 581.913um AoF 580.153um x 1
[11/26 18:59:15     99s] [GPS-DRV] All active and enabled setup views
[11/26 18:59:15     99s] [GPS-DRV]     PVT_0P63V_100C.setup_view
[11/26 18:59:15     99s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 18:59:15     99s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 18:59:15     99s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 18:59:15     99s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[11/26 18:59:15     99s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[11/26 18:59:15     99s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:2933.8M, EPOCH TIME: 1701053955.623835
[11/26 18:59:15     99s] Found 0 hard placement blockage before merging.
[11/26 18:59:15     99s] Zone map added 0 and ignored 0 placement blockage(s) after filtering.
[11/26 18:59:15     99s] Zone map added 18 and ignored 0 block(s) after filtering.
[11/26 18:59:15     99s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.005, MEM:2933.8M, EPOCH TIME: 1701053955.628765
[11/26 18:59:15     99s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/26 18:59:15     99s] [GPS-DRV] ROI - unit(Area: 1.11974e+07; LeakageP: 2.41598e-09; DynamicP: 1.11974e+07)DBU
[11/26 18:59:15     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:15     99s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 18:59:15     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:15     99s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 18:59:15     99s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:15    100s] Info: violation cost 11.173506 (cap = 4.829366, tran = 6.344141, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:15    100s] |     2|     2|    -0.47|     2|     2|    -0.71|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.73%|          |         |
[11/26 18:59:15    100s] Info: violation cost 6.344141 (cap = 0.000000, tran = 6.344141, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:15    100s] |     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       2|       0|       2|  0.74%| 0:00:00.0|  2960.9M|
[11/26 18:59:15    100s] Info: violation cost 6.344141 (cap = 0.000000, tran = 6.344141, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] ###############################################################################
[11/26 18:59:15    100s] #
[11/26 18:59:15    100s] #  Large fanout net report:  
[11/26 18:59:15    100s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[11/26 18:59:15    100s] #     - current density: 0.74
[11/26 18:59:15    100s] #
[11/26 18:59:15    100s] #  List of high fanout nets:
[11/26 18:59:15    100s] #
[11/26 18:59:15    100s] ###############################################################################
[11/26 18:59:15    100s] |     2|     2|    -0.47|     0|     0|     0.00|     0|     0|     0|     0|     2.26|     0.00|       0|       0|       0|  0.74%| 0:00:00.0|  2960.9M|
[11/26 18:59:15    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 18:59:15    100s] Finished writing unified metrics of routing constraints.
[11/26 18:59:15    100s] Bottom Preferred Layer:
[11/26 18:59:15    100s] +-----------+------------+----------+
[11/26 18:59:15    100s] |   Layer   |   OPT_LA   |   Rule   |
[11/26 18:59:15    100s] +-----------+------------+----------+
[11/26 18:59:15    100s] | M4 (z=4)  |          3 | default  |
[11/26 18:59:15    100s] +-----------+------------+----------+
[11/26 18:59:15    100s] Via Pillar Rule:
[11/26 18:59:15    100s]     None
[11/26 18:59:15    100s] Deleting 0 temporary hard placement blockage(s).
[11/26 18:59:15    100s] Total-nets :: 622, Stn-nets :: 622, ratio :: 100 %, Total-len 109128, Stn-len 109128
[11/26 18:59:15    100s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 478
[11/26 18:59:15    100s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2960.9M, EPOCH TIME: 1701053955.748257
[11/26 18:59:15    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1630).
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] =======================================================================
[11/26 18:59:15    100s]                 Reasons for remaining drv violations
[11/26 18:59:15    100s] =======================================================================
[11/26 18:59:15    100s] *info: Total 2 net(s) have violations which can't be fixed by DRV optimization.
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] MultiBuffering failure reasons
[11/26 18:59:15    100s] ------------------------------------------------
[11/26 18:59:15    100s] *info:     2 net(s): Could not be fixed because the gain is not enough.
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2960.9M) ***
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:15    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:15    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:15    100s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.015, MEM:2834.8M, EPOCH TIME: 1701053955.763749
[11/26 18:59:15    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.102853.6
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] =============================================================================================
[11/26 18:59:15    100s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              22.12-s080_1
[11/26 18:59:15    100s] =============================================================================================
[11/26 18:59:15    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:15    100s] ---------------------------------------------------------------------------------------------
[11/26 18:59:15    100s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 18:59:15    100s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:15    100s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:15    100s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 18:59:15    100s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ OptEval                ]      2   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 18:59:15    100s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 18:59:15    100s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 18:59:15    100s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:15    100s] [ MISC                   ]          0:00:01.1  (  83.0 % )     0:00:01.1 /  0:00:01.1    1.0
[11/26 18:59:15    100s] ---------------------------------------------------------------------------------------------
[11/26 18:59:15    100s]  DrvOpt #3 TOTAL                    0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/26 18:59:15    100s] ---------------------------------------------------------------------------------------------
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:01:40.1/0:02:05.5 (0.8), mem = 2834.8M
[11/26 18:59:15    100s] **INFO: Flow update: Design timing is met.
[11/26 18:59:15    100s] End: GigaOpt postEco DRV Optimization
[11/26 18:59:15    100s] **INFO: Flow update: Design timing is met.
[11/26 18:59:15    100s] **INFO: Flow update: Design timing is met.
[11/26 18:59:15    100s] Register exp ratio and priority group on 3 nets on 1742 nets : 
[11/26 18:59:15    100s] z=4 : 3 nets
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] Active setup views:
[11/26 18:59:15    100s]  PVT_0P63V_100C.setup_view
[11/26 18:59:15    100s]   Dominating endpoints: 0
[11/26 18:59:15    100s]   Dominating TNS: -0.000
[11/26 18:59:15    100s] 
[11/26 18:59:15    100s] Extraction called for design 'riscv_top' of instances=478 and nets=4024 using extraction engine 'pre_route' .
[11/26 18:59:15    100s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 18:59:15    100s] Type 'man IMPEXT-3530' for more detail.
[11/26 18:59:15    100s] pre_route RC Extraction called for design riscv_top.
[11/26 18:59:15    100s] RC Extraction called in multi-corner(2) mode.
[11/26 18:59:15    100s] RCMode: PreRoute
[11/26 18:59:15    100s]       RC Corner Indexes            0       1   
[11/26 18:59:15    100s] Capacitance Scaling Factor   : 1.00000 1.00000 
[11/26 18:59:15    100s] Resistance Scaling Factor    : 1.00000 1.00000 
[11/26 18:59:15    100s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[11/26 18:59:15    100s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[11/26 18:59:15    100s] Shrink Factor                : 1.00000
[11/26 18:59:15    100s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 18:59:15    100s] Using Quantus QRC technology file ...
[11/26 18:59:15    100s] eee: Trim Metal Layers: { }
[11/26 18:59:15    100s] eee: LayerId=1 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=2 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=3 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=4 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=5 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=6 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=7 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=8 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=9 widthSet size=1
[11/26 18:59:15    100s] eee: LayerId=10 widthSet size=1
[11/26 18:59:15    100s] eee: Total RC Grid memory=601920
[11/26 18:59:15    100s] eee: Metal Layers Info:
[11/26 18:59:15    100s] Skipped RC grid update for preRoute extraction.
[11/26 18:59:15    100s] eee: L: M1 M2 M3 M4 M5 M6 M7 M8 M9 Pad
[11/26 18:59:15    100s] eee: W: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 0.160000
[11/26 18:59:15    100s] eee: S: 0.072000 0.072000 0.072000 0.096000 0.096000 0.128000 0.128000 0.160000 0.160000 8.000000
[11/26 18:59:15    100s] eee: pegSigSF=1.070000
[11/26 18:59:15    100s] Initializing multi-corner resistance tables ...
[11/26 18:59:15    100s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/26 18:59:15    100s] eee: l=2 avDens=0.065572 usedTrk=1017.249261 availTrk=15513.466975 sigTrk=1017.249261
[11/26 18:59:15    100s] eee: l=3 avDens=0.075777 usedTrk=1759.655558 availTrk=23221.401259 sigTrk=1759.655558
[11/26 18:59:15    100s] eee: l=4 avDens=0.109234 usedTrk=1087.561109 availTrk=9956.250000 sigTrk=1087.561109
[11/26 18:59:15    100s] eee: l=5 avDens=0.097791 usedTrk=1369.080647 availTrk=14000.000000 sigTrk=1369.080647
[11/26 18:59:15    100s] eee: l=6 avDens=0.170794 usedTrk=1658.832180 availTrk=9712.500000 sigTrk=1699.307735
[11/26 18:59:15    100s] eee: l=7 avDens=0.104419 usedTrk=994.590372 availTrk=9525.000000 sigTrk=994.590372
[11/26 18:59:15    100s] eee: l=8 avDens=0.277557 usedTrk=1014.817641 availTrk=3656.250000 sigTrk=1019.533754
[11/26 18:59:15    100s] eee: l=9 avDens=0.102345 usedTrk=709.251111 availTrk=6930.000000 sigTrk=709.251111
[11/26 18:59:15    100s] eee: l=10 avDens=0.226991 usedTrk=651.180555 availTrk=2868.750000 sigTrk=652.055555
[11/26 18:59:15    100s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:15    100s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.373189 uaWl=0.000000 uaWlH=0.730600 aWlH=0.000000 lMod=0 pMax=0.932500 pMod=77 wcR=0.640700 newSi=0.001600 wHLS=1.601750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fModAs=0.000000 fModUnas=0.000000 pDens=0.500000 
[11/26 18:59:15    100s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2815.469M)
[11/26 18:59:15    100s] Skewing Data Summary (End_of_FINAL)
[11/26 18:59:16    100s] *     Internal use : count = 0
[11/26 18:59:16    100s] 
[11/26 18:59:16    100s] Skew summary for view PVT_0P63V_100C.setup_view:
[11/26 18:59:16    100s] * Accumulated skew : count = 0
[11/26 18:59:16    100s] 
[11/26 18:59:16    100s] Starting delay calculation for Setup views
[11/26 18:59:16    100s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 18:59:16    100s] #################################################################################
[11/26 18:59:16    100s] # Design Stage: PreRoute
[11/26 18:59:16    100s] # Design Name: riscv_top
[11/26 18:59:16    100s] # Design Mode: 90nm
[11/26 18:59:16    100s] # Analysis Mode: MMMC Non-OCV 
[11/26 18:59:16    100s] # Parasitics Mode: No SPEF/RCDB 
[11/26 18:59:16    100s] # Signoff Settings: SI Off 
[11/26 18:59:16    100s] #################################################################################
[11/26 18:59:16    100s] Calculate delays in BcWc mode...
[11/26 18:59:16    100s] Topological Sorting (REAL = 0:00:00.0, MEM = 2816.5M, InitMEM = 2816.5M)
[11/26 18:59:16    100s] Start delay calculation (fullDC) (1 T). (MEM=2816.51)
[11/26 18:59:16    100s] End AAE Lib Interpolated Model. (MEM=2828.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:16    100s] Total number of fetched objects 1743
[11/26 18:59:16    100s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/26 18:59:16    100s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 18:59:16    100s] End delay calculation. (MEM=2885.72 CPU=0:00:00.2 REAL=0:00:00.0)
[11/26 18:59:16    100s] End delay calculation (fullDC). (MEM=2885.72 CPU=0:00:00.2 REAL=0:00:00.0)
[11/26 18:59:16    100s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2885.7M) ***
[11/26 18:59:16    100s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:41 mem=2885.7M)
[11/26 18:59:16    100s] OPTC: user 20.0
[11/26 18:59:16    100s] Reported timing to dir ./innovus
[11/26 18:59:16    100s] **opt_design ... cpu = 0:00:23, real = 0:00:38, mem = 2594.9M, totSessionCpu=0:01:41 **
[11/26 18:59:16    100s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2820.7M, EPOCH TIME: 1701053956.547605
[11/26 18:59:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:16    100s] 
[11/26 18:59:16    100s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:16    100s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.012, MEM:2820.7M, EPOCH TIME: 1701053956.559355
[11/26 18:59:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] ------------------------------------------------------------------
[11/26 18:59:17    101s]      opt_design Final Summary
[11/26 18:59:17    101s] ------------------------------------------------------------------
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] Setup views included:
[11/26 18:59:17    101s]  PVT_0P63V_100C.setup_view 
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] +--------------------+---------+---------+---------+---------+
[11/26 18:59:17    101s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[11/26 18:59:17    101s] +--------------------+---------+---------+---------+---------+
[11/26 18:59:17    101s] |           WNS (ns):|  2.264  |  2.264  |   N/A   |  3.553  |
[11/26 18:59:17    101s] |           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
[11/26 18:59:17    101s] |    Violating Paths:|    0    |    0    |   N/A   |    0    |
[11/26 18:59:17    101s] |          All Paths:|   71    |   67    |   N/A   |   39    |
[11/26 18:59:17    101s] +--------------------+---------+---------+---------+---------+
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] +----------------+-------------------------------+------------------+
[11/26 18:59:17    101s] |                |              Real             |       Total      |
[11/26 18:59:17    101s] |    DRVs        +------------------+------------+------------------|
[11/26 18:59:17    101s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/26 18:59:17    101s] +----------------+------------------+------------+------------------+
[11/26 18:59:17    101s] |   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
[11/26 18:59:17    101s] |   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
[11/26 18:59:17    101s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:17    101s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:17    101s] +----------------+------------------+------------+------------------+
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] Density: 0.741%
[11/26 18:59:17    101s] Routing Overflow: 0.08% H and 0.01% V
[11/26 18:59:17    101s] ------------------------------------------------------------------
[11/26 18:59:17    101s] **opt_design ... cpu = 0:00:23, real = 0:00:39, mem = 2597.9M, totSessionCpu=0:01:41 **
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:17    101s] Deleting Lib Analyzer.
[11/26 18:59:17    101s] 
[11/26 18:59:17    101s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:17    101s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 18:59:17    101s] Type 'man IMPOPT-3195' for more detail.
[11/26 18:59:17    101s] *** Finished opt_design ***
[11/26 18:59:17    101s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:59:17    101s] UM:*                                       0.000 ns          2.264 ns  final
[11/26 18:59:17    101s] Cell riscv_top LLGs are deleted
[11/26 18:59:17    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2820.9M, EPOCH TIME: 1701053957.890681
[11/26 18:59:17    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2820.9M, EPOCH TIME: 1701053957.890910
[11/26 18:59:17    101s] Max number of tech site patterns supported in site array is 256.
[11/26 18:59:17    101s] Core basic site is asap7sc7p5t
[11/26 18:59:17    101s] UM: Running design category ...
[11/26 18:59:17    101s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 18:59:17    101s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 18:59:17    101s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:59:17    101s] SiteArray: use 3,317,760 bytes
[11/26 18:59:17    101s] SiteArray: current memory after site array memory allocation 2820.9M
[11/26 18:59:17    101s] SiteArray: FP blocked sites are writable
[11/26 18:59:17    101s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2820.9M, EPOCH TIME: 1701053957.909530
[11/26 18:59:17    101s] Process 0 wires and vias for routing blockage analysis
[11/26 18:59:17    101s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2820.9M, EPOCH TIME: 1701053957.909704
[11/26 18:59:17    101s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:59:17    101s] Atter site array init, number of instance map data is 0.
[11/26 18:59:17    101s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.030, REAL:0.024, MEM:2820.9M, EPOCH TIME: 1701053957.914665
[11/26 18:59:17    101s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.030, REAL:0.026, MEM:2820.9M, EPOCH TIME: 1701053957.916636
[11/26 18:59:17    101s] Cell riscv_top LLGs are deleted
[11/26 18:59:17    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:17    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] # Resetting pin-track-align track data.
[11/26 18:59:17    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:17    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:18    101s] 
[11/26 18:59:18    101s] Creating Lib Analyzer ...
[11/26 18:59:18    101s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:59:18    101s] UM:          24.01             40          0.000 ns          2.264 ns  opt_design_prects
[11/26 18:59:18    101s] 
[11/26 18:59:18    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 18:59:18    101s] Summary for sequential cells identification: 
[11/26 18:59:18    101s]   Identified SBFF number: 68
[11/26 18:59:18    101s]   Identified MBFF number: 0
[11/26 18:59:18    101s]   Identified SB Latch number: 0
[11/26 18:59:18    101s]   Identified MB Latch number: 0
[11/26 18:59:18    101s]   Not identified SBFF number: 0
[11/26 18:59:18    101s]   Not identified MBFF number: 0
[11/26 18:59:18    101s]   Not identified SB Latch number: 0
[11/26 18:59:18    101s]   Not identified MB Latch number: 0
[11/26 18:59:18    101s]   Number of sequential cells which are not FFs: 64
[11/26 18:59:18    101s]  Visiting view : PVT_0P63V_100C.setup_view
[11/26 18:59:18    101s]    : PowerDomain = none : Weighted F : unweighted  = 5.90 (1.000) with rcCorner = 0
[11/26 18:59:18    101s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[11/26 18:59:18    101s]  Visiting view : PVT_0P77V_0C.hold_view
[11/26 18:59:18    101s]    : PowerDomain = none : Weighted F : unweighted  = 3.50 (1.000) with rcCorner = 1
[11/26 18:59:18    101s]    : PowerDomain = none : Weighted F : unweighted  = 3.20 (1.000) with rcCorner = -1
[11/26 18:59:18    101s] TLC MultiMap info (StdDelay):
[11/26 18:59:18    101s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + no RcCorner := 3.2ps
[11/26 18:59:18    101s]   : PVT_0P77V_0C.hold_delay + PVT_0P77V_0C.hold_set + 1 + PVT_0P77V_0C.hold_rc := 3.5ps
[11/26 18:59:18    101s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + no RcCorner := 5.3ps
[11/26 18:59:18    101s]   : PVT_0P63V_100C.setup_delay + PVT_0P63V_100C.setup_set + 1 + PVT_0P63V_100C.setup_rc := 5.9ps
[11/26 18:59:18    101s]  Setting StdDelay to: 5.9ps
[11/26 18:59:18    101s] 
[11/26 18:59:18    101s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 18:59:18    101s] Total number of usable buffers from Lib Analyzer: 51 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[11/26 18:59:18    101s] Total number of usable inverters from Lib Analyzer: 84 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R CKINVDCx8_ASAP7_75t_SRAM CKINVDCx5p33_ASAP7_75t_SRAM CKINVDCx8_ASAP7_75t_SL CKINVDCx5p33_ASAP7_75t_SL CKINVDCx8_ASAP7_75t_L CKINVDCx5p33_ASAP7_75t_L CKINVDCx8_ASAP7_75t_R CKINVDCx5p33_ASAP7_75t_R CKINVDCx6p67_ASAP7_75t_SRAM CKINVDCx10_ASAP7_75t_SRAM CKINVDCx6p67_ASAP7_75t_SL CKINVDCx10_ASAP7_75t_SL CKINVDCx6p67_ASAP7_75t_L CKINVDCx10_ASAP7_75t_L CKINVDCx6p67_ASAP7_75t_R CKINVDCx10_ASAP7_75t_R CKINVDCx12_ASAP7_75t_SRAM CKINVDCx11_ASAP7_75t_SRAM CKINVDCx12_ASAP7_75t_SL CKINVDCx11_ASAP7_75t_SL CKINVDCx12_ASAP7_75t_L CKINVDCx11_ASAP7_75t_L CKINVDCx12_ASAP7_75t_R CKINVDCx11_ASAP7_75t_R CKINVDCx9p33_ASAP7_75t_SRAM CKINVDCx14_ASAP7_75t_SRAM CKINVDCx9p33_ASAP7_75t_SL CKINVDCx14_ASAP7_75t_SL CKINVDCx9p33_ASAP7_75t_L CKINVDCx14_ASAP7_75t_L CKINVDCx9p33_ASAP7_75t_R CKINVDCx14_ASAP7_75t_R CKINVDCx16_ASAP7_75t_SRAM CKINVDCx16_ASAP7_75t_SL CKINVDCx16_ASAP7_75t_L CKINVDCx16_ASAP7_75t_R CKINVDCx20_ASAP7_75t_SRAM CKINVDCx20_ASAP7_75t_SL CKINVDCx20_ASAP7_75t_L CKINVDCx20_ASAP7_75t_R)
[11/26 18:59:18    101s] Total number of usable delay cells from Lib Analyzer: 13 ( HB2xp67_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_R HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[11/26 18:59:18    101s] 
[11/26 18:59:18    101s] {RT PVT_0P63V_100C.setup_rc 0 10 10 {4 1} {6 0} {8 0} {9 0} 4}
[11/26 18:59:20    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2820.9M
[11/26 18:59:20    104s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2820.9M
[11/26 18:59:20    104s] Creating Lib Analyzer, finished. 
[11/26 18:59:32    104s] Info: final physical memory for 2 CRR processes is 975.39MB.
[11/26 18:59:34    104s] Info: Summary of CRR changes:
[11/26 18:59:34    104s]       - Timing transform commits:       0
[11/26 18:59:34    104s] 
[11/26 18:59:34    104s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:37.8 real=  0:01:21)
[11/26 18:59:34    104s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:03.3 real=0:00:03.4)
[11/26 18:59:34    104s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.4 real=0:00:02.5)
[11/26 18:59:34    104s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[11/26 18:59:34    104s] Deleting Lib Analyzer.
[11/26 18:59:34    104s] clean pInstBBox. size 0
[11/26 18:59:34    104s] Info: pop threads available for lower-level modules during optimization.
[11/26 18:59:34    104s] 
[11/26 18:59:34    104s] TimeStamp Deleting Cell Server Begin ...
[11/26 18:59:34    104s] 
[11/26 18:59:34    104s] TimeStamp Deleting Cell Server End ...
[11/26 18:59:35    104s] Disable CTE adjustment.
[11/26 18:59:35    104s] Disable Layer aware incrSKP.
[11/26 18:59:35    104s] #optDebug: fT-D <X 1 0 0 0>
[11/26 18:59:35    104s] VSMManager cleared!
[11/26 18:59:35    104s] #optDebug: fT-D <X 1 0 0 0>
[11/26 18:59:35    104s] **place_opt_design ... cpu = 0:00:41, real = 0:01:16, mem = 2736.9M **
[11/26 18:59:35    104s] *** Finished GigaPlace ***
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s] *** Summary of all messages that are not suppressed in this session:
[11/26 18:59:35    104s] Severity  ID               Count  Summary                                  
[11/26 18:59:35    104s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/26 18:59:35    104s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/26 18:59:35    104s] WARNING   IMPDB-2078          14  Output pin %s of instance %s is connecte...
[11/26 18:59:35    104s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/26 18:59:35    104s] WARNING   TCLCMD-513          40  The software could not find a matching o...
[11/26 18:59:35    104s] *** Message Summary: 60 warning(s), 0 error(s)
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s] =============================================================================================
[11/26 18:59:35    104s]  Final TAT Report : place_opt_design #1                                         22.12-s080_1
[11/26 18:59:35    104s] =============================================================================================
[11/26 18:59:35    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:35    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:35    104s] [ InitOpt                ]      1   0:00:18.6  (  24.6 % )     0:00:21.6 /  0:00:07.7    0.4
[11/26 18:59:35    104s] [ GlobalOpt              ]      1   0:00:03.1  (   4.2 % )     0:00:03.1 /  0:00:03.1    1.0
[11/26 18:59:35    104s] [ DrvOpt                 ]      3   0:00:07.3  (   9.7 % )     0:00:07.3 /  0:00:07.2    1.0
[11/26 18:59:35    104s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:35    104s] [ AreaOpt                ]      2   0:00:02.2  (   2.9 % )     0:00:02.3 /  0:00:02.2    1.0
[11/26 18:59:35    104s] [ ViewPruning            ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 18:59:35    104s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:02.7 /  0:00:01.6    0.6
[11/26 18:59:35    104s] [ DrvReport              ]      2   0:00:01.0  (   1.4 % )     0:00:01.0 /  0:00:00.1    0.1
[11/26 18:59:35    104s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[11/26 18:59:35    104s] [ CellServerInit         ]      7   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.8
[11/26 18:59:35    104s] [ LibAnalyzerInit        ]      1   0:00:02.6  (   3.5 % )     0:00:02.6 /  0:00:02.6    1.0
[11/26 18:59:35    104s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:35    104s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 18:59:35    104s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:35    104s] [ GlobalPlace            ]      1   0:00:18.9  (  25.1 % )     0:00:19.1 /  0:00:14.4    0.8
[11/26 18:59:35    104s] [ RefinePlace            ]      2   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.7
[11/26 18:59:35    104s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.7
[11/26 18:59:35    104s] [ EarlyGlobalRoute       ]      2   0:00:02.1  (   2.8 % )     0:00:02.1 /  0:00:01.3    0.6
[11/26 18:59:35    104s] [ ExtractRC              ]      3   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.2    0.8
[11/26 18:59:35    104s] [ FullDelayCalc          ]      3   0:00:01.4  (   1.9 % )     0:00:01.5 /  0:00:01.5    1.0
[11/26 18:59:35    104s] [ TimingUpdate           ]     29   0:00:00.9  (   1.1 % )     0:00:02.1 /  0:00:02.1    1.0
[11/26 18:59:35    104s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 18:59:35    104s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.6
[11/26 18:59:35    104s] [ MISC                   ]          0:00:15.8  (  21.0 % )     0:00:15.8 /  0:00:01.8    0.1
[11/26 18:59:35    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:35    104s]  place_opt_design #1 TOTAL          0:01:15.4  ( 100.0 % )     0:01:15.4 /  0:00:41.2    0.5
[11/26 18:59:35    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s] *** place_opt_design #1 [finish] : cpu/real = 0:00:41.2/0:01:15.4 (0.5), totSession cpu/real = 0:01:44.3/0:02:24.7 (0.7), mem = 2736.9M
[11/26 18:59:35    104s] Setting 'newExpressflow' beta feature to true (or false) is no longer required to enable (or disable) iSpatial. This beta feature is obsoleted and will be removed in the next release.
[11/26 18:59:35    104s] rcp::optimization2___rcp__syncronize_metrics_0.7336602209758294
[11/26 18:59:35    104s] ::rcp::syncronize_metrics 0
[11/26 18:59:35    104s] %# Begin ::rcp::syncronize_metrics (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] %# End ::rcp::syncronize_metrics (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
[11/26 18:59:35    104s] save_interface_files ...
[11/26 18:59:35    104s] %# Begin ::rcp_cui::save_interface_files (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  flow == 'ispatial'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_view_list == 'PVT_0P63V_100C.setup_view PVT_0P77V_0C.hold_view'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  wnm_flow == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  shep_write_congestion == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  x2def_mode == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  iprefix == 'genus2invs'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  idir == './innovus'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  design == 'design:riscv_top'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  congestion_include_blockage == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  chk_fp == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  shep_save_only_db == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_colorized == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  ndr_only == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  tim_mode == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  innovus_constraint_interface == 'mmmc2'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  do_fp == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  des_str == 'riscv_top'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  spatial == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  congestion_3d == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  cts_effort == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_use_um == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  odir == './innovus'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  2d_compression == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  do_fe_pd == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fp_mode == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  incr_plc == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  eco_mode == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  cts_clk == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  oprefix == 'invs2genus'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  genus_constraint_interface == 'mmmc2'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  no_update == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  do_sdp == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  invs_ld_pd == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  no_msv == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  no_spef == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  place_effort == 'ispatial'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  tdrc_valid == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  save_fe_db == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  ispatial == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  opt_effort == 'high'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_consistency_check == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  no_scan == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  mem_mode == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  do_stylus_db == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  del_corner == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  write_pin_properties == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  qos_mode == '1'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  hdl_name_flow == '0'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_wnm_file == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_mcmd == './innovus/invs2genus.cmdWarn'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_pwr == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_1801 == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_flag == './innovus/.invs2genus.encDone'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_xdata == './innovus/invs2genus.xdata'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_fcmd == './innovus/invs2genus.cmdFail'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_sdef == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_load_stat == './innovus/invs2genus_load.stat'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_def_lnk == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_ndr == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_pd == './innovus/invs2genus.pd.tcl'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_globals == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_tcf == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_rc == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_load_rpt == './innovus/invs2genus_load'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_db == './innovus/invs2genus_db'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_rpt == './innovus/invs2genus_final'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_metrics == './innovus/invs2genus.metrics.json'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_sdp == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_def == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_vflag == './innovus/.invs2genus.encVerFail'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_inst_taf == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_con == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_cpf == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_mmmc == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_gridinfo == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_log == './innovus/innovus'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_cts == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_nl == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_reportwire == './innovus/invs2genus.reportwire.txt'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_svr == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_lec == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_stat == './innovus/invs2genus_final.stat'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_basename == './innovus/invs2genus'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_lflag == './innovus/.invs2genus.encLicFail'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_spef == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_dotg == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_ndr_taf == ''
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_final_db == './innovus/invs2genus_final_db'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_route_cmap == './innovus/invs2genus.route.congestion.gz'
[11/26 18:59:35    104s] rcp_cui::save_interface_file:  fe_aae == './innovus/invs2genus_final_db/cmn/riscv_top.aae'
[11/26 18:59:35    104s] %# Begin metrics_wirelen (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s] Gathering Wire Length Metrics...
[11/26 18:59:35    104s] %# End metrics_wirelen (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
[11/26 18:59:35    104s] %# Begin metrics_drv_stats (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] %# End metrics_drv_stats (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
[11/26 18:59:35    104s] %# Begin ::rcp::wait_for_children (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] Starting parallel execution of queued child processes.
[11/26 18:59:35    104s] %# End ::rcp::wait_for_children (11/26 18:59:35, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2736.91M)
[11/26 18:59:35    104s] %# Begin ::rcp::run_time_design (11/26 18:59:35, mem=2736.91M)
[11/26 18:59:35    104s] <CMD> timeDesign -reportOnly -outDir ./innovus -prefix invs2genus_final
[11/26 18:59:35    104s] #optDebug: fT-S <1 1 0 0 0>
[11/26 18:59:35    104s] *** time_design #1 [begin] : totSession cpu/real = 0:01:44.5/0:02:24.9 (0.7), mem = 2736.9M
[11/26 18:59:35    104s] Cell riscv_top LLGs are deleted
[11/26 18:59:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:35    104s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2738.9M, EPOCH TIME: 1701053975.241325
[11/26 18:59:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:35    104s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2738.9M, EPOCH TIME: 1701053975.243019
[11/26 18:59:35    104s] Max number of tech site patterns supported in site array is 256.
[11/26 18:59:35    104s] Core basic site is asap7sc7p5t
[11/26 18:59:35    104s] After signature check, allow fast init is false, keep pre-filter is true.
[11/26 18:59:35    104s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/26 18:59:35    104s] SiteArray: non-trimmed site array dimensions = 370 x 1620
[11/26 18:59:35    104s] SiteArray: use 3,317,760 bytes
[11/26 18:59:35    104s] SiteArray: current memory after site array memory allocation 2738.9M
[11/26 18:59:35    104s] SiteArray: FP blocked sites are writable
[11/26 18:59:35    104s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2738.9M, EPOCH TIME: 1701053975.264656
[11/26 18:59:35    104s] Process 0 wires and vias for routing blockage analysis
[11/26 18:59:35    104s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2738.9M, EPOCH TIME: 1701053975.264945
[11/26 18:59:35    104s] SiteArray: number of non floorplan blocked sites for llg default is 599400
[11/26 18:59:35    104s] Atter site array init, number of instance map data is 0.
[11/26 18:59:35    104s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.027, MEM:2738.9M, EPOCH TIME: 1701053975.270267
[11/26 18:59:35    104s] 
[11/26 18:59:35    104s]  Pre_CCE_Colorizing is not ON! (0:0:848:0)
[11/26 18:59:35    104s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.020, REAL:0.034, MEM:2738.9M, EPOCH TIME: 1701053975.274967
[11/26 18:59:35    104s] Cell riscv_top LLGs are deleted
[11/26 18:59:35    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:585).
[11/26 18:59:35    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] ------------------------------------------------------------------
[11/26 18:59:36    104s]          time_design Summary
[11/26 18:59:36    104s] ------------------------------------------------------------------
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] Setup views included:
[11/26 18:59:36    104s]  PVT_0P63V_100C.setup_view 
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] +--------------------+---------+---------+---------+---------+---------+---------+
[11/26 18:59:36    104s] |     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
[11/26 18:59:36    104s] +--------------------+---------+---------+---------+---------+---------+---------+
[11/26 18:59:36    104s] |           WNS (ns):|  2.264  |  2.264  |  3.553  |   N/A   |   N/A   |  3.626  |
[11/26 18:59:36    104s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |  0.000  |
[11/26 18:59:36    104s] |    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |    0    |
[11/26 18:59:36    104s] |          All Paths:|   71    |   67    |   38    |   N/A   |   N/A   |    1    |
[11/26 18:59:36    104s] +--------------------+---------+---------+---------+---------+---------+---------+
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] +----------------+-------------------------------+------------------+
[11/26 18:59:36    104s] |                |              Real             |       Total      |
[11/26 18:59:36    104s] |    DRVs        +------------------+------------+------------------|
[11/26 18:59:36    104s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/26 18:59:36    104s] +----------------+------------------+------------+------------------+
[11/26 18:59:36    104s] |   max_cap      [11/26 18:59:36    104s] 
|      0 (0)       |   0.000    |      2 (2)       |
[11/26 18:59:36    104s] |   max_tran     |      2 (2)       |   -0.404   |      2 (2)       |
[11/26 18:59:36    104s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:36    104s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/26 18:59:36    104s] +----------------+------------------+------------+------------------+
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] Density: 0.741%
[11/26 18:59:36    104s] ------------------------------------------------------------------
[11/26 18:59:36    104s] Reported timing to dir ./innovus
[11/26 18:59:36    104s] Total CPU time: 0.29 sec
[11/26 18:59:36    104s] Total Real time: 1.0 sec
[11/26 18:59:36    104s] Total Memory Usage: 2737.101562 Mbytes
[11/26 18:59:36    104s] Info: pop threads available for lower-level modules during optimization.
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] =============================================================================================
[11/26 18:59:36    104s]  Final TAT Report : time_design #1                                              22.12-s080_1
[11/26 18:59:36    104s] =============================================================================================
[11/26 18:59:36    104s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 18:59:36    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:36    104s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 18:59:36    104s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.6 % )     0:00:01.2 /  0:00:00.2    0.2
[11/26 18:59:36    104s] [ DrvReport              ]      1   0:00:01.0  (  78.3 % )     0:00:01.0 /  0:00:00.0    0.0
[11/26 18:59:36    104s] [ TimingUpdate           ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 18:59:36    104s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.5
[11/26 18:59:36    104s] [ GenerateReports        ]      1   0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 18:59:36    104s] [ MISC                   ]          0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 18:59:36    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:36    104s]  time_design #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.3    0.2
[11/26 18:59:36    104s] ---------------------------------------------------------------------------------------------
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] *** time_design #1 [finish] : cpu/real = 0:00:00.3/0:00:01.3 (0.2), totSession cpu/real = 0:01:44.8/0:02:26.2 (0.7), mem = 2737.1M
[11/26 18:59:36    104s] %# End ::rcp::run_time_design (11/26 18:59:36, total cpu=00:00:00, real=00:00:01, peak res=2673.29M, current mem=2737.10M)
[11/26 18:59:36    104s] 
[11/26 18:59:36    104s] Gathering Run Metrics...
[11/26 18:59:36    104s] %# Begin metrics_timing (11/26 18:59:36, mem=2737.10M)
[11/26 18:59:36    104s] %# End metrics_timing (11/26 18:59:36, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2737.10M)
[11/26 18:59:36    104s] STATS: Capture
[11/26 18:59:36    104s] %# Begin ::rcp::generate_route_congestion (11/26 18:59:36, mem=2737.10M)
[11/26 18:59:36    104s] (generate_route_congestion): Congestion file is already complete.
[11/26 18:59:36    104s] %# End ::rcp::generate_route_congestion (11/26 18:59:36, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2737.10M)
[11/26 18:59:36    104s] %# Begin ::rcp::refresh_ispatial_congestion (11/26 18:59:36, mem=2737.10M)
[11/26 18:59:38    106s] Will restore congestion map file from route ./innovus/invs2genus.route.congestion.gz
[11/26 18:59:38    106s] Reading congestion map file ./innovus/invs2genus.route.congestion.gz ...
[11/26 18:59:38    106s] routingBox: (-1280 -11520) (2800000 3200000)
[11/26 18:59:38    106s] coreBox:    (0 0) (1400000 1600000)
[11/26 18:59:38    106s] Suppress "**WARN ..." messages.
[11/26 18:59:38    106s] Un-suppress "**WARN ..." messages.
[11/26 18:59:38    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:59:38    106s] UM:*                                       0.000 ns          2.264 ns  refresh_ispatial_congestion
[11/26 18:59:38    106s] %# End ::rcp::refresh_ispatial_congestion (11/26 18:59:38, total cpu=00:00:01, real=00:00:02, peak res=2673.29M, current mem=2734.20M)
[11/26 18:59:38    106s] 
[11/26 18:59:38    106s] Writing out NDR and layer assignment information.
[11/26 18:59:38    106s] 
[11/26 18:59:38    106s] Writing out inst information.
[11/26 18:59:38    106s] %# Begin rcp::save_def (11/26 18:59:38, mem=2734.20M)
[11/26 18:59:38    106s] %# End rcp::save_def (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
[11/26 18:59:38    106s] Writing out power domain boundary information.
[11/26 18:59:38    106s] %# Begin ::rcp::getPowerDomainBoundary (11/26 18:59:38, mem=2734.20M)
[11/26 18:59:38    106s] %# End ::rcp::getPowerDomainBoundary (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
[11/26 18:59:38    106s] %# Begin ::rcp::wait_for_children (11/26 18:59:38, mem=2734.20M)
[11/26 18:59:38    106s] Starting parallel execution of queued child processes.
[11/26 18:59:38    106s] %# End ::rcp::wait_for_children (11/26 18:59:38, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2734.20M)
[11/26 18:59:38    106s] Resetting transient iSpatial modes.
[11/26 18:59:38    106s] 
[11/26 18:59:38    106s] Writing Common (Stylus) db
[11/26 18:59:38    106s] #% Begin Save Common DB (date=11/26 18:59:38, mem=2497.7M)
[11/26 18:59:38    106s] (stylus_db): Start Save Innovus Native DB ...
[11/26 18:59:38    106s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:59:38    106s] **WARN: (IMPSPR-331):	Previous viacell iterator has not been finished.
[11/26 18:59:38    106s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:59:38    106s] % Begin save design ... (date=11/26 18:59:38, mem=2497.7M)
[11/26 18:59:38    106s] % Begin Save ccopt configuration ... (date=11/26 18:59:38, mem=2497.7M)
[11/26 18:59:38    106s] % End Save ccopt configuration ... (date=11/26 18:59:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.2M, current mem=2499.2M)
[11/26 18:59:38    106s] % Begin Save netlist data ... (date=11/26 18:59:38, mem=2499.2M)
[11/26 18:59:38    106s] Writing Binary DB to ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.v.bin in single-threaded mode...
[11/26 18:59:38    107s] % End Save netlist data ... (date=11/26 18:59:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.3M, current mem=2499.3M)
[11/26 18:59:38    107s] Saving symbol-table file ...
[11/26 18:59:39    107s] Saving congestion map file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.route.congmap.gz ...
[11/26 18:59:39    107s] % Begin Save AAE data ... (date=11/26 18:59:39, mem=2499.5M)
[11/26 18:59:39    107s] Saving AAE Data ...
[11/26 18:59:39    107s] % End Save AAE data ... (date=11/26 18:59:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=2499.6M, current mem=2499.6M)
[11/26 18:59:39    107s] Saving preference file ./innovus/invs2genus_final_db/pnr/riscv_top.db/gui.pref.tcl ...
[11/26 18:59:39    107s] Saving mode setting ...
[11/26 18:59:39    107s] Saving root attributes to be loaded post write_db ...
[11/26 18:59:40    107s] Saving global file ...
[11/26 18:59:40    107s] Saving root attributes to be loaded previous write_db ...
[11/26 18:59:40    108s] % Begin Save floorplan data ... (date=11/26 18:59:40, mem=2501.1M)
[11/26 18:59:40    108s] Saving floorplan file ...
[11/26 18:59:40    108s] **WARN: (IMPFP-906):	Constraint box of mem/icache is invalid: 700.0000 800.0000 0.0000 0.0000.
[11/26 18:59:40    108s] **WARN: (IMPFP-906):	Constraint box of mem/dcache is invalid: 700.0000 800.0000 0.0000 0.0000.
[11/26 18:59:41    108s] % End Save floorplan data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:01.0, peak res=2501.6M, current mem=2501.6M)
[11/26 18:59:41    108s] Saving PG file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.pg.gz, version#2, (Created by Innovus v22.12-s080_1 on Sun Nov 26 18:59:41 2023)
[11/26 18:59:41    108s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2736.7M) ***
[11/26 18:59:41    108s] Saving Drc markers ...
[11/26 18:59:41    108s] ... 2 markers are saved ...
[11/26 18:59:41    108s] ... 0 geometry drc markers are saved ...
[11/26 18:59:41    108s] ... 0 antenna drc markers are saved ...
[11/26 18:59:41    108s] % Begin Save placement data ... (date=11/26 18:59:41, mem=2501.6M)
[11/26 18:59:41    108s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/26 18:59:41    108s] Save Adaptive View Pruning View Names to Binary file
[11/26 18:59:41    108s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2739.7M) ***
[11/26 18:59:41    108s] % End Save placement data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2501.7M, current mem=2501.7M)
[11/26 18:59:41    108s] % Begin Save routing data ... (date=11/26 18:59:41, mem=2501.7M)
[11/26 18:59:41    108s] Saving route file ...
[11/26 18:59:41    108s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2736.7M) ***
[11/26 18:59:41    108s] % End Save routing data ... (date=11/26 18:59:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=2501.9M, current mem=2501.9M)
[11/26 18:59:41    108s] Saving property file ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.prop
[11/26 18:59:41    108s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2739.7M) ***
[11/26 18:59:41    108s] Saving rc congestion map ./innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.congmap.gz ...
[11/26 18:59:41    108s] Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/pnr/riscv_top.db/riscv_top.techData.gz' ...
[11/26 18:59:41    108s] Saving preRoute extraction data in directory './innovus/invs2genus_final_db/pnr/riscv_top.db/extraction/' ...
[11/26 18:59:41    108s] eee: Checksum of RC Grid density data=120
[11/26 18:59:41    108s] Saving CPF database ...
[11/26 18:59:41    108s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[11/26 18:59:42    108s] % Begin Save power constraints data ... (date=11/26 18:59:42, mem=2503.8M)
[11/26 18:59:42    108s] % End Save power constraints data ... (date=11/26 18:59:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=2503.9M, current mem=2503.9M)
[11/26 18:59:47    108s] Generated self-contained design riscv_top.db
[11/26 18:59:50    111s] % End save design ... (date=11/26 18:59:50, total cpu=0:00:05.0, real=0:00:12.0, peak res=2530.7M, current mem=2504.7M)
[11/26 18:59:50    111s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:59:50    111s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/26 18:59:50    111s] (stylus_db): Completed Saving Innovus Native DB "./innovus/invs2genus_final_db/pnr/riscv_top.db"
[11/26 18:59:50    111s] (stylus_db): Start Saving Common DB ...
[11/26 18:59:50    111s] To enable MT save of common-db files, "set_multi_cpu_usage -local_cpu >= 4"
[11/26 18:59:50    111s] (stylus_db): Create link to libraries
[11/26 18:59:51    111s] (stylus_db): Save Verilog Netlist ...
[11/26 18:59:51    111s] % Begin Save Verilog Netlist (date=11/26 18:59:51, mem=2504.7M)
[11/26 18:59:51    111s] Writing Netlist "./innovus/invs2genus_final_db/cmn/riscv_top.v.gz" ...
[11/26 18:59:51    112s] % End Save Verilog Netlist (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2504.8M, current mem=2504.8M)
[11/26 18:59:51    112s] % Begin Save TCF (date=11/26 18:59:51, mem=2504.8M)
[11/26 18:59:51    112s] % End Save TCF (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2504.8M, current mem=2504.8M)
[11/26 18:59:51    112s] (stylus_db): Save DEF ...
[11/26 18:59:51    112s] % Begin Save DEF (date=11/26 18:59:51, mem=2504.8M)
[11/26 18:59:51    112s] Writing DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz', current time is Sun Nov 26 18:59:51 2023 ...
[11/26 18:59:51    112s] unitPerMicron=4000, dbgMicronPerDBU=0.000250, unitPerDBU=1.000000
[11/26 18:59:51    112s] DEF file './innovus/invs2genus_final_db/cmn/riscv_top.def.gz' is written, current time is Sun Nov 26 18:59:51 2023 ...
[11/26 18:59:51    112s] % End Save DEF (date=11/26 18:59:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.1M, current mem=2505.1M)
[11/26 18:59:51    112s] (stylus_db): Save Route congestion map ...
[11/26 18:59:51    112s] % Begin Save Route congestion map (date=11/26 18:59:51, mem=2505.1M)
[11/26 18:59:51    112s] Saving congestion map file ./innovus/invs2genus_final_db/cmn/riscv_top.route.congestion.gz ...
[11/26 18:59:52    112s] % End Save Route congestion map (date=11/26 18:59:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=2505.1M, current mem=2505.1M)
[11/26 18:59:52    112s] (stylus_db): Save MMMC ...
[11/26 18:59:52    112s] % Begin Save MMMC data (date=11/26 18:59:52, mem=2505.1M)
[11/26 18:59:52    112s] % End Save MMMC data (date=11/26 18:59:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2505.1M, current mem=2505.1M)
[11/26 18:59:52    112s] (stylus_db): Save LefInfo ...
[11/26 18:59:52    112s] (stylus_db): Save Flow-Kit settings ...
[11/26 18:59:52    112s] % Begin Save FLow-Kit settings (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:52    112s] % End Save FLow-Kit settings (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
[11/26 18:59:52    112s] % Begin Save SDP file (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:52    112s] (stylus_db): Save SDP ...
[11/26 18:59:52    112s] % End Save SDP file (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
[11/26 18:59:52    112s] (stylus_db): Save Metric data ...
[11/26 18:59:52    112s] % Begin Save Metric data (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:52    112s] % End Save Metric data (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
[11/26 18:59:52    112s] (stylus_db): Save Flow-Kit settings ...
[11/26 18:59:52    112s] % Begin Save FLow-Kit settings (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:52    112s] % End Save FLow-Kit settings (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
[11/26 18:59:52    112s] (stylus_db): Save Power Intent (CPF) ...
[11/26 18:59:52    112s] % Begin Save Power Intent (CPF) (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:52    112s] % End Save Power Intent (CPF) (date=11/26 18:59:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.2M, current mem=2505.2M)
[11/26 18:59:52    112s] (stylus_db): Save AAE settings ...
[11/26 18:59:52    112s] (stylus_db): Save SPEF data ...
[11/26 18:59:52    112s] % Begin Save SPEF (date=11/26 18:59:52, mem=2505.2M)
[11/26 18:59:53    112s] % End Save SPEF (date=11/26 18:59:53, total cpu=0:00:00.1, real=0:00:01.0, peak res=2505.4M, current mem=2505.4M)
[11/26 18:59:53    112s] (stylus_db): Save RC preroute extraction data ...
[11/26 18:59:53    112s] Saving preRoute extracted patterns in file './innovus/invs2genus_final_db/cmn/riscv_top.extraction/riscv_top.techData.gz' ...
[11/26 18:59:53    112s] Saving preRoute extraction data in directory './innovus/invs2genus_final_db/cmn/riscv_top.extraction/extraction/' ...
[11/26 18:59:53    112s] eee: Checksum of RC Grid density data=120
[11/26 18:59:53    112s] (stylus_db): Save Min Layer data file : ./innovus/invs2genus_final_db/cmn/riscv_top.min_layer
[11/26 18:59:53    112s] % Begin Save Min Layer data (date=11/26 18:59:53, mem=2505.5M)
[11/26 18:59:53    112s] Saved 3 nets on 1742
[11/26 18:59:53    112s] % End Save Min Layer data (date=11/26 18:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.5M, current mem=2505.5M)
[11/26 18:59:53    112s] % Begin Save attributes and preserves (date=11/26 18:59:53, mem=2505.5M)
[11/26 18:59:53    112s] (stylus_db): Save SQLite db (version 0.2) ...
[11/26 18:59:53    112s] (stylus_db): Save Root attributes ...
[11/26 18:59:53    112s]   Saved 22 Root attributes
[11/26 18:59:53    112s] (stylus_db): Start saving preserve attributes ...
[11/26 18:59:53    112s]   Saved dont_use of 157 base_cells
[11/26 18:59:53    112s]   Saved dont_touch of 57 base_cells
[11/26 18:59:53    112s]   Saved dont_touch of 39 insts
[11/26 18:59:53    112s]   Saved dont_touch of 32 pins
[11/26 18:59:53    112s]   Saved 286 preserve attributes
[11/26 18:59:53    112s] (stylus_db): Start saving attributes of power_domains ...
[11/26 18:59:53    112s]   Saved 4 attributes of power_domain 'AO'
[11/26 18:59:53    112s] (stylus_db): Start saving attributes of design objects ...
[11/26 18:59:53    112s]   Saved original_name attribute of 350 ports
[11/26 18:59:53    112s]   Saved is_genus_clock_gate attribute of 1 insts
[11/26 18:59:53    112s]   Saved is_clock attribute of 4 nets
[11/26 18:59:53    112s]   Saved route_bottom_preferred_layer attribute of 3 nets
[11/26 18:59:53    112s]   Saved original_name attribute of 1267 pins
[11/26 18:59:53    112s]   Saved 1631 attributes of design objects
[11/26 18:59:53    112s]   Saved 1 user-defined attributes
[11/26 18:59:53    112s] (stylus_db): Saved 22 Root attributes, 0 route_type attributes, 286 DB preserves, 4 power_domain attributes, 1 user-defined attributes , 0 attributes of messages and 1631 attributes of design objects
[11/26 18:59:53    112s] % End Save attributes and preserves (date=11/26 18:59:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2505.7M, current mem=2505.7M)
[11/26 18:59:53    112s] (stylus_db): Start Saving Innovus Common DB ...
[11/26 18:59:53    112s]   Save Globals file ...
[11/26 18:59:53    112s]   Save Mode file ...
[11/26 18:59:53    112s]   Save CCOPT config data ...
[11/26 18:59:53    112s] % Begin Save CCOPT config (date=11/26 18:59:53, mem=2505.7M)
[11/26 18:59:53    113s] % End Save CCOPT config (date=11/26 18:59:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2505.7M, current mem=2505.7M)
[11/26 18:59:53    113s] (stylus_db): Completed Saving Innovus Common DB "./innovus/invs2genus_final_db/cmn/pnr_cmn" ...
[11/26 18:59:53    113s] (stylus_db): Saving Genus Common DB ...
[11/26 18:59:53    113s] #% End Save Common DB (date=11/26 18:59:53, total cpu=0:00:06.2, real=0:00:15.0, peak res=2530.7M, current mem=2505.7M)
[11/26 18:59:53    113s] **WARN: (IMPSPR-332):	No viacell iterator exists.
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] *** Summary of all messages that are not suppressed in this session:
[11/26 18:59:53    113s] Severity  ID               Count  Summary                                  
[11/26 18:59:53    113s] WARNING   IMPFP-906            2  Constraint box of %s is invalid: %.4f %....
[11/26 18:59:53    113s] WARNING   IMPSPR-331           1  Previous viacell iterator has not been f...
[11/26 18:59:53    113s] WARNING   IMPSPR-332           1  No viacell iterator exists.              
[11/26 18:59:53    113s] *** Message Summary: 4 warning(s), 0 error(s)
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] -method static                          # enums={static dynamic dynamic_vectorless dynamic_vectorbased dynamic_mixed_mode vector_profile event_based}, default=static
[11/26 18:59:53    113s] Generating Default TCF
[11/26 18:59:53    113s] %# Begin write_tcf (11/26 18:59:53, mem=2768.14M)
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Power Net Detected:
[11/26 18:59:53    113s]         Voltage	    Name
[11/26 18:59:53    113s]              0V	    VSS
[11/26 18:59:53    113s]           0.63V	    VDD
[11/26 18:59:53    113s] clk(200MHz) CK: assigning clock clk to net clk
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Starting Levelizing
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 10%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 20%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 30%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 40%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 50%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 60%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 70%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 80%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 90%
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Finished Levelizing
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Starting Activity Propagation
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
[11/26 18:59:53    113s] ** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
[11/26 18:59:53    113s] Use 'set_default_switching_activity -input_activity' command to change the default activity value.
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 10%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 20%
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT): 30%
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Finished Activity Propagation
[11/26 18:59:53    113s] 2023-Nov-26 18:59:53 (2023-Nov-27 02:59:53 GMT)
[11/26 18:59:53    113s] Writing TCF output to file
[11/26 18:59:53    113s] './innovus/invs2genus_final_db/cmn/riscv_top.power/riscv_top.comp.tcf.gz'
[11/26 18:59:53    113s] %# End write_tcf (11/26 18:59:53, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2768.14M)
[11/26 18:59:53    113s] %# Begin ::rcp::wait_for_children (11/26 18:59:53, mem=2768.14M)
[11/26 18:59:53    113s] Starting parallel execution of queued child processes.
[11/26 18:59:53    113s] %# End ::rcp::wait_for_children (11/26 18:59:53, total cpu=00:00:00, real=00:00:00, peak res=2673.29M, current mem=2768.14M)
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] Writing out Metrics file - ./innovus/invs2genus.metrics.json
[11/26 18:59:53    113s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/26 18:59:53    113s] UM:*                                                                   invs2genus_export
[11/26 18:59:53    113s] %# End ::rcp_cui::save_interface_files (11/26 18:59:53, total cpu=00:00:09, real=00:00:18, peak res=2673.29M, current mem=2770.14M)
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] *** Memory Usage v#1 (Current mem = 2770.137M, initial mem = 612.109M) ***
[11/26 18:59:53    113s] 
[11/26 18:59:53    113s] *** Summary of all messages that are not suppressed in this session:
[11/26 18:59:53    113s] Severity  ID               Count  Summary                                  
[11/26 18:59:53    113s] ERROR     IMPDF-28           141  Line %ld: OffMGrid: %s (%d, %d) %s %s is...
[11/26 18:59:53    113s] WARNING   IMPDF-247          208  Net '%s' specified in Pin '%s' is incons...
[11/26 18:59:53    113s] WARNING   IMPDF-249          141  Pin '%s' missing '+ LAYER' attribute, co...
[11/26 18:59:53    113s] WARNING   IMPSE-16             1  The feature %s is now a Production featu...
[11/26 18:59:53    113s] WARNING   IMPFP-7238           1  CORE's  corner:	%s  is	NOT on %s. You ca...
[11/26 18:59:53    113s] WARNING   IMPFP-7236           1  DIE's corner: %s is NOT on %s,  Please u...
[11/26 18:59:53    113s] WARNING   IMPFP-10013         72  Halo should be created around block %s a...
[11/26 18:59:53    113s] WARNING   IMPFP-906            2  Constraint box of %s is invalid: %.4f %....
[11/26 18:59:53    113s] WARNING   IMPFP-4026           2  Adjusting core to '%s' to %f due to trac...
[11/26 18:59:53    113s] WARNING   IMPMSMV-8630         2  Power domain (%s) in view (%s) has no us...
[11/26 18:59:53    113s] WARNING   IMPMSMV-8660         2  No available AO buffer for power domain ...
[11/26 18:59:53    113s] WARNING   IMPCPF-980           1  Power domain %s is not bound to any libr...
[11/26 18:59:53    113s] WARNING   IMPDBTCL-321         1  The attribute '%s' still works but will ...
[11/26 18:59:53    113s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/26 18:59:53    113s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/26 18:59:53    113s] WARNING   IMPSYC-881           1  You have enabled beta feature %s. Usage ...
[11/26 18:59:53    113s] WARNING   IMPDB-2078          35  Output pin %s of instance %s is connecte...
[11/26 18:59:53    113s] WARNING   IMPSPR-331           1  Previous viacell iterator has not been f...
[11/26 18:59:53    113s] WARNING   IMPSPR-332           1  No viacell iterator exists.              
[11/26 18:59:53    113s] WARNING   IMPDC-348            7  The output pin %s is connected to power/...
[11/26 18:59:53    113s] WARNING   IMPOPT-7276          1  %d instance(s) out of %d are unplaced.   
[11/26 18:59:53    113s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/26 18:59:53    113s] WARNING   IMPOPT-2901          1  Design is not placed. Place the design b...
[11/26 18:59:53    113s] WARNING   IMPOPT-2908          1  Maximum transition %.3f is too small com...
[11/26 18:59:53    113s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/26 18:59:53    113s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/26 18:59:53    113s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/26 18:59:53    113s] WARNING   IMPAFP-9024          5  This command is hidden and will be obsol...
[11/26 18:59:53    113s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/26 18:59:53    113s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/26 18:59:53    113s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[11/26 18:59:53    113s] WARNING   TA-976               1  Path groups asserted by the group_path c...
[11/26 18:59:53    113s] WARNING   TCLCMD-513          40  The software could not find a matching o...
[11/26 18:59:53    113s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/26 18:59:54    113s] ERROR     TECHLIB-1171        12  The attribute '%s' of group '%s' has one...
[11/26 18:59:54    113s] WARNING   TECHLIB-1277        16  The %s '%s' has been defined for %s %s '...
[11/26 18:59:54    113s] WARNING   TECHLIB-9108       912   '%s' not specified in the library, usin...
[11/26 18:59:54    113s] *** Message Summary: 1479 warning(s), 154 error(s)
[11/26 18:59:54    113s] 
[11/26 18:59:54    113s] --- Ending "Innovus" (totcpu=0:01:53, real=0:02:45, mem=2770.1M) ---
