; SMT-LIBv2 description generated by Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-module cpu_wb_imem_master
(declare-sort |cpu_wb_imem_master_s| 0)
(declare-fun |cpu_wb_imem_master_is| (|cpu_wb_imem_master_s|) Bool)
; yosys-smt2-anyinit cpu_wb_imem_master#0 1 cpu_wb_imem_master.sv:21.13-31.6
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_STB_O"], "smtname": 0, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_imem_master#0| (|cpu_wb_imem_master_s|) (_ BitVec 1)) ; \WBM_STB_O
; yosys-smt2-output WBM_STB_O 1
; yosys-smt2-register WBM_STB_O 1
; yosys-smt2-wire WBM_STB_O 1
(define-fun |cpu_wb_imem_master_n WBM_STB_O| ((state |cpu_wb_imem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_imem_master#0| state)) #b1))
(declare-fun |cpu_wb_imem_master#1| (|cpu_wb_imem_master_s|) (_ BitVec 32)) ; \WBM_DAT_I
; yosys-smt2-input WBM_DAT_I 32
; yosys-smt2-wire WBM_DAT_I 32
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_DAT_I"], "smtname": "WBM_DAT_I", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |cpu_wb_imem_master_n WBM_DAT_I| ((state |cpu_wb_imem_master_s|)) (_ BitVec 32) (|cpu_wb_imem_master#1| state))
; yosys-smt2-anyinit cpu_wb_imem_master#2 1 cpu_wb_imem_master.sv:21.13-31.6
; yosys-smt2-witness {"offset": 0, "path": ["\\WBM_CYC_O"], "smtname": 2, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_imem_master#2| (|cpu_wb_imem_master_s|) (_ BitVec 1)) ; \WBM_CYC_O
; yosys-smt2-output WBM_CYC_O 1
; yosys-smt2-register WBM_CYC_O 1
; yosys-smt2-wire WBM_CYC_O 1
(define-fun |cpu_wb_imem_master_n WBM_CYC_O| ((state |cpu_wb_imem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_imem_master#2| state)) #b1))
(declare-fun |cpu_wb_imem_master#3| (|cpu_wb_imem_master_s|) (_ BitVec 32)) ; \CMD_ADDR_I
; yosys-smt2-output WBM_ADR_O 32
; yosys-smt2-wire WBM_ADR_O 32
(define-fun |cpu_wb_imem_master_n WBM_ADR_O| ((state |cpu_wb_imem_master_s|)) (_ BitVec 32) (|cpu_wb_imem_master#3| state))
(declare-fun |cpu_wb_imem_master#4| (|cpu_wb_imem_master_s|) Bool) ; \RST_I
; yosys-smt2-input RST_I 1
; yosys-smt2-wire RST_I 1
; yosys-smt2-witness {"offset": 0, "path": ["\\RST_I"], "smtname": "RST_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_imem_master_n RST_I| ((state |cpu_wb_imem_master_s|)) Bool (|cpu_wb_imem_master#4| state))
; yosys-smt2-anyinit cpu_wb_imem_master#5 1 cpu_wb_imem_master.sv:21.13-31.6
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_VALID_O"], "smtname": 5, "smtoffset": 0, "type": "init", "width": 1}
(declare-fun |cpu_wb_imem_master#5| (|cpu_wb_imem_master_s|) (_ BitVec 1)) ; \CMD_VALID_O
; yosys-smt2-output CMD_VALID_O 1
; yosys-smt2-register CMD_VALID_O 1
; yosys-smt2-wire CMD_VALID_O 1
(define-fun |cpu_wb_imem_master_n CMD_VALID_O| ((state |cpu_wb_imem_master_s|)) Bool (= ((_ extract 0 0) (|cpu_wb_imem_master#5| state)) #b1))
; yosys-smt2-output CMD_RDATA_O 32
; yosys-smt2-wire CMD_RDATA_O 32
(define-fun |cpu_wb_imem_master_n CMD_RDATA_O| ((state |cpu_wb_imem_master_s|)) (_ BitVec 32) (|cpu_wb_imem_master#1| state))
; yosys-smt2-input CMD_ADDR_I 32
; yosys-smt2-wire CMD_ADDR_I 32
; yosys-smt2-witness {"offset": 0, "path": ["\\CMD_ADDR_I"], "smtname": "CMD_ADDR_I", "smtoffset": 0, "type": "input", "width": 32}
(define-fun |cpu_wb_imem_master_n CMD_ADDR_I| ((state |cpu_wb_imem_master_s|)) (_ BitVec 32) (|cpu_wb_imem_master#3| state))
(declare-fun |cpu_wb_imem_master#6| (|cpu_wb_imem_master_s|) Bool) ; \CLK_I
; yosys-smt2-input CLK_I 1
; yosys-smt2-wire CLK_I 1
; yosys-smt2-clock CLK_I posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\CLK_I"], "smtname": "CLK_I", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\CLK_I"], "smtname": "CLK_I", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |cpu_wb_imem_master_n CLK_I| ((state |cpu_wb_imem_master_s|)) Bool (|cpu_wb_imem_master#6| state))
(define-fun |cpu_wb_imem_master#7| ((state |cpu_wb_imem_master_s|)) (_ BitVec 1) (bvnot (ite (|cpu_wb_imem_master#6| state) #b1 #b0))) ; $auto$rtlil.cc:2957:Not$115
; yosys-smt2-assume 0 $auto$formalff.cc:981:execute$116
(define-fun |cpu_wb_imem_master_u 0| ((state |cpu_wb_imem_master_s|)) Bool (or (= ((_ extract 0 0) (|cpu_wb_imem_master#7| state)) #b1) (not true))) ; $auto$formalff.cc:981:execute$116
(define-fun |cpu_wb_imem_master#8| ((state |cpu_wb_imem_master_s|)) (_ BitVec 1) (ite (|cpu_wb_imem_master#4| state) #b0 #b1)) ; $verific$n13$6
(define-fun |cpu_wb_imem_master_a| ((state |cpu_wb_imem_master_s|)) Bool true)
(define-fun |cpu_wb_imem_master_u| ((state |cpu_wb_imem_master_s|)) Bool 
  (|cpu_wb_imem_master_u 0| state)
)
(define-fun |cpu_wb_imem_master_i| ((state |cpu_wb_imem_master_s|)) Bool true)
(define-fun |cpu_wb_imem_master_h| ((state |cpu_wb_imem_master_s|)) Bool true)
(define-fun |cpu_wb_imem_master_t| ((state |cpu_wb_imem_master_s|) (next_state |cpu_wb_imem_master_s|)) Bool (and
  (= (|cpu_wb_imem_master#8| state) (|cpu_wb_imem_master#5| next_state)) ; $verific$CMD_VALID_O_reg$cpu_wb_imem_master.sv:31$24 \CMD_VALID_O
  (= #b1 (|cpu_wb_imem_master#2| next_state)) ; $verific$WBM_CYC_O_reg$cpu_wb_imem_master.sv:31$22 \WBM_CYC_O
  (= #b1 (|cpu_wb_imem_master#0| next_state)) ; $verific$WBM_STB_O_reg$cpu_wb_imem_master.sv:31$23 \WBM_STB_O
)) ; end of module cpu_wb_imem_master
; yosys-smt2-topmod cpu_wb_imem_master
; end of yosys output
