
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 195240                       # Simulator instruction rate (inst/s)
host_op_rate                                   249329                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36121                       # Simulator tick rate (ticks/s)
host_mem_usage                               67377720                       # Number of bytes of host memory used
host_seconds                                 34505.44                       # Real time elapsed on the host
sim_insts                                  6736835527                       # Number of instructions simulated
sim_ops                                    8603221002                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        74880                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data         9216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        42112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        76800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        76544                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        41984                       # Number of bytes read from this memory
system.physmem.bytes_read::total               382976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           26880                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       161280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            161280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          585                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           72                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          329                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          600                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          598                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          328                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2992                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1260                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1260                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2567421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60077641                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7394171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33787255                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     61618094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     61412700                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33684558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               307268894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2567421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           21566333                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         129397997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              129397997                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         129397997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2567421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60077641                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7394171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33787255                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     61618094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     61412700                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33684558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              436666891                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301824                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398274     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257321                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262477                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273530                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14502                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12346                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29064                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106741     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676947                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287165                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766147                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692783                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428891                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211165     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001023                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          204737                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       166892                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21726                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        83651                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78261                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20385                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          963                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1988027                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1211244                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             204737                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        98646                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               248598                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          68365                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        119818                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124083                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21713                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2402273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.612799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.972548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2153675     89.65%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           13184      0.55%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21017      0.87%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31041      1.29%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13242      0.55%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15435      0.64%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16242      0.68%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11322      0.47%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127115      5.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2402273                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.068498                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.405242                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1961654                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       146954                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           246718                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1486                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         45458                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33200                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1467601                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1359                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         45458                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1966768                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          55714                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        75388                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           243248                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15694                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1464052                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          827                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2997                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         8154                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1071                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2002267                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6825295                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6825295                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1647174                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          355082                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          358                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          205                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            45154                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       148452                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        81931                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4238                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        17082                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1459076                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1360091                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2087                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       225857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       526072                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2402273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.566168                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1820891     75.80%     75.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       236732      9.85%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       130465      5.43%     91.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        85876      3.57%     94.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        77436      3.22%     97.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        23945      1.00%     98.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17025      0.71%     99.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6042      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3861      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2402273                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            347     10.39%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1454     43.52%     53.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1540     46.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1119714     82.33%     82.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        25031      1.84%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       134954      9.92%     94.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        80242      5.90%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1360091                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.455041                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3341                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5127879                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1685365                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1335210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1363432                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6289                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        31575                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5466                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1052                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         45458                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          40675                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2042                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1459444                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       148452                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        81931                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          208                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1204                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13281                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25100                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1340389                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       127766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19698                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              207886                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          182008                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             80120                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.448450                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1335348                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1335210                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           789608                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2003489                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.446717                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394116                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       987493                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1204086                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       256345                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        22107                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2356815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.510895                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358711                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1868257     79.27%     79.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       232758      9.88%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96876      4.11%     93.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        49428      2.10%     95.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        36788      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21026      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12869      0.55%     98.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        10708      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28105      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2356815                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       987493                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1204086                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                193338                       # Number of memory references committed
system.switch_cpus1.commit.loads               116873                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            167427                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1088336                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23464                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28105                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3789128                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2966344                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 586666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             987493                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1204086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       987493                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      3.026795                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.026795                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.330382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.330382                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6083769                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1823904                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1391171                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          267631                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       222926                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        26060                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       104846                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           95575                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           28424                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2323779                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1470054                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             267631                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       123999                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               305415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          73375                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        108302                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           145848                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        24810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.649370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.025203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2479155     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           18481      0.66%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           23399      0.84%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           37320      1.34%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           15319      0.55%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           19999      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           23283      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10904      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          156710      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2784570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089540                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491831                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2309858                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       123833                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           303836                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         46860                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        40471                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1795981                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         46860                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2312777                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles           7686                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       109186                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           301067                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         6989                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1783691                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4790                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      2492401                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      8291290                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      8291290                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      2051747                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          440654                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            25696                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       168717                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        86330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1739399                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1656688                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2157                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       232181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       491868                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.594953                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.317543                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2083402     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       319006     11.46%     86.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130796      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        74099      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        98502      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        31326      1.12%     98.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        30217      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        15923      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2784570                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11544     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1602     10.95%     89.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1486     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1395877     84.26%     84.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        22449      1.36%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       152305      9.19%     94.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        85854      5.18%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1656688                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.554273                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              14632                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008832                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      6114735                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1972030                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1611733                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1671320                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        35474                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         46860                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           5884                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          719                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1739830                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       168717                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        86330                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           617                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        14819                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        14967                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        29786                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1626905                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       149482                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        29783                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              235299                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          229407                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             85817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.544309                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1611772                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1611733                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           965872                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2596526                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.539232                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.371986                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1193366                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1470204                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       269647                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        26073                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.537020                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.356118                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2114934     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       315972     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       114575      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        56868      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        52180      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21932      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        21770      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10354      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29125      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2737710                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1193366                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1470204                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                217845                       # Number of memory references committed
system.switch_cpus2.commit.loads               133243                       # Number of loads committed
system.switch_cpus2.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            213032                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1323664                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        30318                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29125                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4448423                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            3526568                       # The number of ROB writes
system.switch_cpus2.timesIdled                  37181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 204369                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1193366                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1470204                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1193366                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.504629                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.504629                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.399261                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.399261                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         7317561                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        2254821                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1659021                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          267727                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       223010                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        26066                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       104880                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           95606                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           28423                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1209                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2324261                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1470681                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             267727                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       124029                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               305534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          73400                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        107597                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           145872                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2784485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.649673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.025660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2478951     89.03%     89.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           18485      0.66%     89.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           23409      0.84%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           37332      1.34%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           15313      0.55%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20009      0.72%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           23286      0.84%     93.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           10907      0.39%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          156793      5.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2784485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089573                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.492041                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2310339                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       123142                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           303942                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          177                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         46879                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        40483                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          215                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1796670                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         46879                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2313269                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles           7695                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       108479                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           301156                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         7002                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1784313                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           979                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4792                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2493263                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      8294192                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      8294192                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      2052266                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          440986                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          427                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            25785                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       168764                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        86345                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          985                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        19551                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1739873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          430                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1657109                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         2156                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       232292                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       492166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2784485                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.595122                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.317696                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2083150     74.81%     74.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       319075     11.46%     86.27% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       130828      4.70%     90.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        74109      2.66%     93.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        98537      3.54%     97.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        31332      1.13%     98.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        30234      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        15921      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1299      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2784485                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11546     78.90%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1602     10.95%     89.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1486     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1396241     84.26%     84.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        22449      1.35%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          203      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       152347      9.19%     94.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        85869      5.18%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1657109                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.554414                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              14634                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008831                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      6115493                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1972615                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1612140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1671743                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1303                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35489                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1728                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         46879                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           5885                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles          720                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1740304                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1329                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       168764                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        86345                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          224                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           618                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        14820                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14972                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        29792                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1627320                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       149523                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        29789                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              235355                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          229475                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             85832                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.544447                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1612179                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1612140                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           966107                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2597224                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.539369                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371977                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1193662                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1470567                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       269758                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          413                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        26079                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2737606                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.537173                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356313                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2114687     77.25%     77.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       316044     11.54%     88.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       114607      4.19%     92.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        56875      2.08%     95.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        52188      1.91%     96.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21934      0.80%     97.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        21775      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10356      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        29140      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2737606                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1193662                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1470567                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                217892                       # Number of memory references committed
system.switch_cpus3.commit.loads               133275                       # Number of loads committed
system.switch_cpus3.commit.membars                206                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            213095                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1323978                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        30323                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        29140                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4448778                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3527535                       # The number of ROB writes
system.switch_cpus3.timesIdled                  37187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 204454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1193662                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1470567                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1193662                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.504008                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.504008                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399360                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399360                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         7319406                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2255394                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1659684                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           412                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          223007                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       200860                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        13565                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        87091                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77609                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12141                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          606                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2347929                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1399796                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             223007                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        89750                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               275827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          43263                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        148472                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           136530                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        13434                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2801607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.586847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.909852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2525780     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1            9540      0.34%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20119      0.72%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3            8316      0.30%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           44965      1.60%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           40447      1.44%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7775      0.28%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           16676      0.60%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127989      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2801607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074611                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.468325                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2332155                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       164716                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           274604                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          968                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        19677                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1640638                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2335439                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         139847                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        15764                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           272442                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         8951                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1638515                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          3516                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         3447                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents           74                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands      1933118                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7711127                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7711127                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1672889                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          260222                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          193                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          100                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            24336                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       382645                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       192276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1915                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         9461                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1633112                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          195                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1557021                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1252                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       150179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       366784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2801607                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.555760                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.349396                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2244578     80.12%     80.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       168949      6.03%     86.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137106      4.89%     91.04% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59828      2.14%     93.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        74335      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        71087      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        40428      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3335      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1961      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2801607                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3883     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         29967     86.28%     97.46% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          881      2.54%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       981176     63.02%     63.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        13586      0.87%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.89% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       370646     23.80%     87.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       191521     12.30%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1557021                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520928                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              34731                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022306                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5951632                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1783551                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1541761                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1591752                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2819                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        18813                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1984                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          136                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         134628                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         2368                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1633312                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           35                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       382645                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       192276                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1578                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect         7186                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        15588                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1544712                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       369226                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        12309                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              560705                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          202168                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            191479                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.516809                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1541881                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1541761                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           834135                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1651429                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.515822                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.505099                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1241373                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1459030                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       174456                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        13613                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2772452                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.526260                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.346550                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2241155     80.84%     80.84% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       195298      7.04%     87.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        91307      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        89717      3.24%     94.41% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        24346      0.88%     95.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       103007      3.72%     99.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         7874      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5680      0.20%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        14068      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2772452                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1241373                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1459030                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                554121                       # Number of memory references committed
system.switch_cpus4.commit.loads               363829                       # Number of loads committed
system.switch_cpus4.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            192765                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1297449                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        14186                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        14068                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4391857                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3296146                       # The number of ROB writes
system.switch_cpus4.timesIdled                  52490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 187332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1241373                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1459030                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1241373                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.407769                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.407769                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.415322                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.415322                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         7627010                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1796655                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1943561                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          205291                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       167410                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        21506                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        83461                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           78164                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           20342                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          952                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1985349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1212735                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             205291                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        98506                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               248790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          67809                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        139882                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           123783                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        21474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.609017                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.967245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2170731     89.72%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           13171      0.54%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20979      0.87%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           31174      1.29%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13258      0.55%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           15569      0.64%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           15920      0.66%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           11271      0.47%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127448      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2419521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.068684                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.405741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1958657                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       167361                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           246778                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1594                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         45128                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        33213                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          377                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1468763                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         45128                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1963928                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          73942                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        75221                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           243267                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        18032                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1465177                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          669                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3514                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         8242                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2733                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      2003877                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6829266                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6829266                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1649850                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          354009                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          369                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            46644                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       148568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        82088                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         4300                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17165                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1460369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1360949                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2220                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       226216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       527607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.562487                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.246307                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1837336     75.94%     75.94% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       237068      9.80%     85.74% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       131007      5.41%     91.15% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        85860      3.55%     94.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        77600      3.21%     97.91% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        23650      0.98%     98.88% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        17235      0.71%     99.60% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         5893      0.24%     99.84% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         3872      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2419521                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu            358     10.79%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.79% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1463     44.08%     54.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1498     45.13%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1120243     82.31%     82.31% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        24999      1.84%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.15% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          151      0.01%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       135124      9.93%     94.09% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        80432      5.91%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1360949                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.455328                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3319                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002439                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5146957                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1687033                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1335976                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1364268                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         6535                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31505                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         5488                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1059                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         45128                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          59741                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2076                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1460745                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          436                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       148568                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        82088                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           37                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           79                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        11645                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13307                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        24952                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1341268                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       128055                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        19680                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              208353                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          182340                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             80298                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.448744                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1336112                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1335976                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           790130                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2004703                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.446973                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.394138                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       989088                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1206093                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       255508                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        21878                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.507958                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355747                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1884907     79.38%     79.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       233549      9.84%     89.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        96883      4.08%     93.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        49389      2.08%     95.38% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        36811      1.55%     96.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        20967      0.88%     97.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        12929      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        10706      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28252      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2374393                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       989088                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1206093                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                193660                       # Number of memory references committed
system.switch_cpus5.commit.loads               117060                       # Number of loads committed
system.switch_cpus5.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            167739                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1090154                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        23518                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28252                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3807729                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2968353                       # The number of ROB writes
system.switch_cpus5.timesIdled                  35599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 569418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             989088                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1206093                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       989088                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      3.021914                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                3.021914                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.330916                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.330916                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6087046                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1824639                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1392977                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204770                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       166979                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21554                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        83511                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           78119                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20334                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          945                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1980431                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1209034                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204770                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        98453                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               248035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          67712                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        145185                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           123463                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2419007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.964700                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2170972     89.75%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           13152      0.54%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20896      0.86%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           31000      1.28%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           13202      0.55%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           15539      0.64%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           16061      0.66%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           11186      0.46%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          126999      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2419007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.068509                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.404503                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1954359                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       172032                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           246064                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1564                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44985                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        33163                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          373                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1464549                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1352                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44985                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1959473                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          74708                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        81449                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           242664                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        15725                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1461052                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          768                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          3419                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         8021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          844                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1998345                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6810197                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6810197                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1646270                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          352075                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          368                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          215                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            45474                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       148197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        81720                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         4288                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        17073                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1456168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          371                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1357489                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       523866                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2419007                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.561176                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.244886                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1837916     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       236951      9.80%     85.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       130786      5.41%     91.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        85467      3.53%     94.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        77360      3.20%     97.91% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        23683      0.98%     98.89% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        17053      0.70%     99.60% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5936      0.25%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3855      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2419007                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            353     10.66%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     10.66% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1443     43.57%     54.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1516     45.77%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1117633     82.33%     82.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        24932      1.84%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.17% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          150      0.01%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       134710      9.92%     94.10% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        80064      5.90%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1357489                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.454171                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3312                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002440                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5139547                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1680824                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1332704                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1360801                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         6358                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        31383                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         5293                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1031                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44985                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          59446                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         2112                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1456544                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          474                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       148197                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        81720                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           45                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        13284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24988                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1337950                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       127653                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        19539                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              207588                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          181949                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             79935                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.447634                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1332854                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1332704                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           788560                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2000226                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.445879                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394235                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       986972                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1203445                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       254082                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          306                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21927                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2374022                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.506922                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354856                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1885828     79.44%     79.44% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       232792      9.81%     89.24% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        96645      4.07%     93.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        49330      2.08%     95.39% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        36701      1.55%     96.94% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        20962      0.88%     97.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        12839      0.54%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10675      0.45%     98.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        28250      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2374022                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       986972                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1203445                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                193241                       # Number of memory references committed
system.switch_cpus6.commit.loads               116814                       # Number of loads committed
system.switch_cpus6.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            167352                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1087743                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23449                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        28250                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3803286                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2960053                       # The number of ROB writes
system.switch_cpus6.timesIdled                  35449                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 569932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             986972                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1203445                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       986972                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.028393                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.028393                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.330208                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.330208                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6072154                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1820576                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1388614                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           306                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          222568                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       200378                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        13652                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        89376                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77856                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           12216                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          622                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2348888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1397280                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             222568                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        90072                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               275556                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          43259                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        149661                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           136643                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        13530                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2803383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.585491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.907354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2527827     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1            9541      0.34%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           20177      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3            8312      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           45037      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           40289      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8031      0.29%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16607      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127562      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2803383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074464                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467484                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2333361                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       165647                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           274392                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          920                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         29054                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        19728                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1637956                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1341                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         29054                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2336581                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         134803                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        21931                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           272253                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         8752                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1635887                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          3406                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         3383                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          113                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1929365                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7700136                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7700136                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1672116                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          257249                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          200                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          107                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            23680                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       382487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       192245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1854                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores         9591                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1630317                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1556391                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1172                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       147748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       357730                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2803383                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.555183                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.349757                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2247427     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       168338      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       136548      4.87%     91.04% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        59515      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74473      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        71196      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        40645      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3258      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1983      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2803383                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3892     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         30101     86.31%     97.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite          883      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu       980627     63.01%     63.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        13558      0.87%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc           92      0.01%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.88% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       370648     23.81%     87.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       191466     12.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1556391                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.520717                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              34876                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022408                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5952213                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1778332                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1540858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1591267                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2747                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        18739                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2004                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         29054                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         128816                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         2307                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1630523                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           42                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       382487                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       192245                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          108                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1559                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect         7333                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect         8375                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        15708                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1543830                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       369205                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        12561                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              560619                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          202093                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            191414                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516514                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1540982                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1540858                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           833865                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1649051                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515520                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.505664                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1240834                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1458395                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       172295                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        13709                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2774329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.525675                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.345970                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2243664     80.87%     80.87% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       194785      7.02%     87.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91100      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        89616      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        24327      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       103347      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6         7865      0.28%     99.29% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         5671      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        13954      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2774329                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1240834                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1458395                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                553989                       # Number of memory references committed
system.switch_cpus7.commit.loads               363748                       # Number of loads committed
system.switch_cpus7.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            192696                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1296848                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        14173                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        13954                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4391052                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3290448                       # The number of ROB writes
system.switch_cpus7.timesIdled                  52719                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 185556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1240834                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1458395                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1240834                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.408815                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.408815                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.415142                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.415142                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         7623303                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1795532                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1940947                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           188                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925282                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950517                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13301454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89767841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103069295                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13301454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89767841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103069295                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13301454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89767841                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103069295                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453372.934343                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466376.900452                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453372.934343                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466376.900452                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453372.934343                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466376.900452                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75543487                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87192571                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75543487                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87192571                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75543487                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87192571                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381532.762626                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394536.520362                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381532.762626                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394536.520362                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381532.762626                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394536.520362                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           611                       # number of replacements
system.l21.tagsinuse                      4088.951451                       # Cycle average of tags in use
system.l21.total_refs                          351852                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4704                       # Sample count of references to valid blocks.
system.l21.avg_refs                         74.798469                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          305.104880                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    23.491491                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   255.121695                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3505.233385                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.074488                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005735                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.062286                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.855770                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998279                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          587                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    588                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             593                       # number of Writeback hits
system.l21.Writeback_hits::total                  593                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            2                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          589                       # number of demand (read+write) hits
system.l21.demand_hits::total                     590                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          589                       # number of overall hits
system.l21.overall_hits::total                    590                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          506                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  531                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           79                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 79                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          585                       # number of demand (read+write) misses
system.l21.demand_misses::total                   610                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          585                       # number of overall misses
system.l21.overall_misses::total                  610                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     22226683                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    278944226                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      301170909                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data     34547132                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total     34547132                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     22226683                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    313491358                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       335718041                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     22226683                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    313491358                       # number of overall miss cycles
system.l21.overall_miss_latency::total      335718041                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         1093                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               1119                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          593                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              593                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           81                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               81                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         1174                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                1200                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         1174                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               1200                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.462946                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.474531                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.975309                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.975309                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.498296                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.508333                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.498296                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.508333                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 551273.173913                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 567176.853107                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 437305.468354                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 437305.468354                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 535882.663248                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 550357.444262                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 889067.320000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 535882.663248                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 550357.444262                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 313                       # number of writebacks
system.l21.writebacks::total                      313                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          506                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             531                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           79                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            79                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          585                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              610                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          585                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             610                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    242420782                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    262842767                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data     28839899                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total     28839899                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    271260681                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    291682666                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     20421985                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    271260681                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    291682666                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.462946                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.474531                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.975309                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.975309                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.498296                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.508333                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.498296                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.508333                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 479092.454545                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 494995.794727                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 365062.012658                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 365062.012658                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 463693.471795                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 478168.304918                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 816879.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 463693.471795                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 478168.304918                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                            99                       # number of replacements
system.l22.tagsinuse                      4095.128786                       # Cycle average of tags in use
system.l22.total_refs                          208177                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          132.128786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.832355                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    40.035709                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3904.131936                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004598                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.009774                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.953157                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          383                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l22.Writeback_hits::total                  116                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          386                       # number of demand (read+write) hits
system.l22.demand_hits::total                     388                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          386                       # number of overall hits
system.l22.overall_hits::total                    388                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           27                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data           72                       # number of ReadReq misses
system.l22.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           27                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data           72                       # number of demand (read+write) misses
system.l22.demand_misses::total                    99                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           27                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data           72                       # number of overall misses
system.l22.overall_misses::total                   99                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44283043                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     40167743                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       84450786                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44283043                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     40167743                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        84450786                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44283043                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     40167743                       # number of overall miss cycles
system.l22.overall_miss_latency::total       84450786                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           29                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          455                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           29                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          458                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           29                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          458                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.158242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.157205                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.931034                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.157205                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 557885.319444                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 853038.242424                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1640112.703704                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 557885.319444                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 853038.242424                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  63                       # number of writebacks
system.l22.writebacks::total                       63                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           27                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data           72                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           27                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data           72                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           27                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data           72                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     34998143                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     77342586                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     34998143                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     77342586                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     42344443                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     34998143                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     77342586                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.931034                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.157205                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 781238.242424                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1568312.703704                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 486085.319444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 781238.242424                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                            99                       # number of replacements
system.l23.tagsinuse                      4095.128446                       # Cycle average of tags in use
system.l23.total_refs                          208177                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4194                       # Sample count of references to valid blocks.
system.l23.avg_refs                         49.636862                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          132.128446                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.840556                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    40.067806                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3904.091638                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.032258                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004600                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.009782                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.953147                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999787                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          383                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    385                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             116                       # number of Writeback hits
system.l23.Writeback_hits::total                  116                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          386                       # number of demand (read+write) hits
system.l23.demand_hits::total                     388                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          386                       # number of overall hits
system.l23.overall_hits::total                    388                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           72                       # number of ReadReq misses
system.l23.ReadReq_misses::total                   99                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           72                       # number of demand (read+write) misses
system.l23.demand_misses::total                    99                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           72                       # number of overall misses
system.l23.overall_misses::total                   99                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     43844433                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     40910154                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       84754587                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     43844433                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     40910154                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        84754587                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     43844433                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     40910154                       # number of overall miss cycles
system.l23.overall_miss_latency::total       84754587                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           29                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          455                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                484                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          116                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              116                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           29                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          458                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 487                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           29                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          458                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                487                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.158242                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.204545                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.157205                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.203285                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.931034                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.157205                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.203285                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 568196.583333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 856106.939394                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 568196.583333                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 856106.939394                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1623867.888889                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 568196.583333                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 856106.939394                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  63                       # number of writebacks
system.l23.writebacks::total                       63                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           72                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total              99                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           72                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total               99                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           72                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total              99                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     35735020                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     77640603                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     35735020                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     77640603                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     41905583                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     35735020                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     77640603                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.158242                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.204545                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.157205                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.203285                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.931034                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.157205                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.203285                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 496319.722222                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 784248.515152                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 496319.722222                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 784248.515152                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1552058.629630                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 496319.722222                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 784248.515152                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           356                       # number of replacements
system.l24.tagsinuse                      4095.642814                       # Cycle average of tags in use
system.l24.total_refs                          260508                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4452                       # Sample count of references to valid blocks.
system.l24.avg_refs                         58.514825                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.642814                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    25.838714                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   169.300770                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3889.860516                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002598                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.006308                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.041333                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.949673                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          600                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    601                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l24.Writeback_hits::total                  244                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          603                       # number of demand (read+write) hits
system.l24.demand_hits::total                     604                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          603                       # number of overall hits
system.l24.overall_hits::total                    604                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          329                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  356                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          329                       # number of demand (read+write) misses
system.l24.demand_misses::total                   356                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          329                       # number of overall misses
system.l24.overall_misses::total                  356                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     22810085                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    172894193                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      195704278                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     22810085                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    172894193                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       195704278                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     22810085                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    172894193                       # number of overall miss cycles
system.l24.overall_miss_latency::total      195704278                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          929                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                957                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          932                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 960                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          932                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                960                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.354144                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.371996                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353004                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.370833                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353004                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.370833                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 525514.264438                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 549731.117978                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 525514.264438                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 549731.117978                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 844817.962963                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 525514.264438                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 549731.117978                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  69                       # number of writebacks
system.l24.writebacks::total                       69                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          329                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             356                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          329                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              356                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          329                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             356                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    149264855                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    170135131                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    149264855                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    170135131                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     20870276                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    149264855                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    170135131                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.354144                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.371996                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.370833                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353004                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.370833                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 453692.568389                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 477907.671348                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 453692.568389                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 477907.671348                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 772973.185185                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 453692.568389                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 477907.671348                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           628                       # number of replacements
system.l25.tagsinuse                      4089.449421                       # Cycle average of tags in use
system.l25.total_refs                          351863                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4722                       # Sample count of references to valid blocks.
system.l25.avg_refs                         74.515671                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks          300.075361                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.727415                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   266.168703                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3497.477942                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.073261                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006281                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.064983                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.853876                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.998401                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          592                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    593                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             596                       # number of Writeback hits
system.l25.Writeback_hits::total                  596                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            2                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          594                       # number of demand (read+write) hits
system.l25.demand_hits::total                     595                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          594                       # number of overall hits
system.l25.overall_hits::total                    595                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          525                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  552                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data           75                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          600                       # number of demand (read+write) misses
system.l25.demand_misses::total                   627                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          600                       # number of overall misses
system.l25.overall_misses::total                  627                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34077938                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    294482336                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      328560274                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data     33646574                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total     33646574                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34077938                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    328128910                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       362206848                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34077938                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    328128910                       # number of overall miss cycles
system.l25.overall_miss_latency::total      362206848                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         1117                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               1145                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          596                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              596                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           77                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         1194                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                1222                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         1194                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               1222                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.470009                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.482096                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.974026                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.502513                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.513093                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.502513                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.513093                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 560918.735238                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 595217.887681                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 448620.986667                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 448620.986667                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1262145.851852                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 546881.516667                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 577682.373206                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 325                       # number of writebacks
system.l25.writebacks::total                      325                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          525                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             552                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data           75                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          600                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              627                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          600                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             627                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    256782143                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    288920902                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total     28261129                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    285043272                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    317182031                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32138759                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    285043272                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    317182031                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.470009                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.482096                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.513093                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.502513                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.513093                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 489108.843810                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 523407.431159                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 376815.053333                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 376815.053333                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1190324.407407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 475072.120000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 505872.457735                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           627                       # number of replacements
system.l26.tagsinuse                      4089.401705                       # Cycle average of tags in use
system.l26.total_refs                          351866                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4721                       # Sample count of references to valid blocks.
system.l26.avg_refs                         74.532091                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          300.196753                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    25.699004                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   263.588538                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3499.917410                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.073290                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006274                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.064353                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.854472                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998389                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          595                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    596                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             597                       # number of Writeback hits
system.l26.Writeback_hits::total                  597                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            2                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          597                       # number of demand (read+write) hits
system.l26.demand_hits::total                     598                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          597                       # number of overall hits
system.l26.overall_hits::total                    598                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           27                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          523                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  550                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           75                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 75                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           27                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          598                       # number of demand (read+write) misses
system.l26.demand_misses::total                   625                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           27                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          598                       # number of overall misses
system.l26.overall_misses::total                  625                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33807582                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    294855034                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      328662616                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     33831761                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     33831761                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33807582                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    328686795                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       362494377                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33807582                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    328686795                       # number of overall miss cycles
system.l26.overall_miss_latency::total      362494377                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           28                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         1118                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               1146                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          597                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              597                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           28                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         1195                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                1223                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           28                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         1195                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               1223                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.467800                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.479930                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.974026                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.974026                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.500418                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.511038                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.964286                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.500418                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.511038                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1252132.666667                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 563776.355641                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 597568.392727                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 451090.146667                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 451090.146667                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1252132.666667                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 549643.469900                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 579991.003200                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1252132.666667                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 549643.469900                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 579991.003200                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 326                       # number of writebacks
system.l26.writebacks::total                      326                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          523                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             550                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           75                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            75                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          598                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              625                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          598                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             625                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31868982                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    257274481                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    289143463                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     28437877                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     28437877                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31868982                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    285712358                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    317581340                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31868982                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    285712358                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    317581340                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.467800                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.479930                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.974026                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.511038                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.964286                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.500418                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.511038                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1180332.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 491920.613767                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 525715.387273                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 379171.693333                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 379171.693333                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1180332.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 477779.862876                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 508130.144000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1180332.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 477779.862876                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 508130.144000                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           355                       # number of replacements
system.l27.tagsinuse                      4095.644297                       # Cycle average of tags in use
system.l27.total_refs                          260503                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4451                       # Sample count of references to valid blocks.
system.l27.avg_refs                         58.526848                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.644297                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    25.853167                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   171.582543                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3887.564290                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002599                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006312                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.041890                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.949112                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999913                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          597                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    598                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             242                       # number of Writeback hits
system.l27.Writeback_hits::total                  242                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          600                       # number of demand (read+write) hits
system.l27.demand_hits::total                     601                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          600                       # number of overall hits
system.l27.overall_hits::total                    601                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          328                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          328                       # number of demand (read+write) misses
system.l27.demand_misses::total                   355                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          328                       # number of overall misses
system.l27.overall_misses::total                  355                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     24033426                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    165026012                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      189059438                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     24033426                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    165026012                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       189059438                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     24033426                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    165026012                       # number of overall miss cycles
system.l27.overall_miss_latency::total      189059438                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          925                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                953                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          242                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              242                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          928                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 956                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          928                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                956                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.354595                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.372508                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353448                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.371339                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353448                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.371339                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 890126.888889                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 503128.085366                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 532561.797183                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 890126.888889                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 503128.085366                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 532561.797183                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 890126.888889                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 503128.085366                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 532561.797183                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  69                       # number of writebacks
system.l27.writebacks::total                       69                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          328                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          328                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          328                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22093838                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    141465330                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    163559168                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22093838                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    141465330                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    163559168                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22093838                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    141465330                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    163559168                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.354595                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.372508                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.371339                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353448                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.371339                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 818290.296296                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 431296.737805                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 460730.050704                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 818290.296296                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 431296.737805                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 460730.050704                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 818290.296296                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 431296.737805                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 460730.050704                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151662                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417328                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16789924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16789924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056821                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943179                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531226710                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531226710                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532166825                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532166825                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532166825                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532166825                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242016.724374                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242016.724374                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241236.094742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241236.094742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241236.094742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241236.094742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120349681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120349681                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120541981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120541981                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120541981                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120541981                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188340.658842                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188340.658842                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187760.095016                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187760.095016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187760.095016                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187760.095016                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               514.460573                       # Cycle average of tags in use
system.cpu1.icache.total_refs               849084491                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1645512.579457                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    24.460573                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.039200                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.824456                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124043                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124043                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124043                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124043                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124043                       # number of overall hits
system.cpu1.icache.overall_hits::total         124043                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.cpu1.icache.overall_misses::total           40                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34239837                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34239837                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34239837                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34239837                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34239837                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34239837                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124083                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124083                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124083                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124083                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124083                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000322                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000322                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000322                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000322                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 855995.925000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 855995.925000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 855995.925000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 855995.925000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     22500596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     22500596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     22500596                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     22500596                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 865407.538462                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 865407.538462                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1174                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               141309248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1430                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              98817.655944                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.121170                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.878830                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.777817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.222183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        93914                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          93914                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        75422                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         75422                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          188                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          188                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          153                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       169336                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          169336                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       169336                       # number of overall hits
system.cpu1.dcache.overall_hits::total         169336                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2648                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2648                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          635                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          635                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3283                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3283                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3283                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3283                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    859953548                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    859953548                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    280919160                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    280919160                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1140872708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1140872708                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1140872708                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1140872708                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        96562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        96562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        76057                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        76057                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       172619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       172619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       172619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       172619                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.027423                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.027423                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.008349                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008349                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.019019                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.019019                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.019019                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.019019                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 324755.871601                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 324755.871601                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 442392.377953                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 442392.377953                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 347509.201340                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 347509.201340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 347509.201340                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 347509.201340                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          593                       # number of writebacks
system.cpu1.dcache.writebacks::total              593                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1555                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1555                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          554                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          554                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         2109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         2109                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         2109                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         2109                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1093                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1093                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           81                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           81                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1174                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1174                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1174                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    322598877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    322598877                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     35331032                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     35331032                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    357929909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    357929909                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    357929909                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    357929909                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011319                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001065                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006801                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006801                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 295149.933211                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 295149.933211                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 436185.580247                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 436185.580247                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 304880.672061                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               474.841579                       # Cycle average of tags in use
system.cpu2.icache.total_refs               847786378                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1751624.747934                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    19.841579                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.031797                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.760964                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       145803                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         145803                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       145803                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          145803                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       145803                       # number of overall hits
system.cpu2.icache.overall_hits::total         145803                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           45                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           45                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           45                       # number of overall misses
system.cpu2.icache.overall_misses::total           45                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     76864895                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     76864895                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     76864895                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     76864895                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       145848                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       145848                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       145848                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       145848                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       145848                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000309                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000309                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000309                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000309                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1708108.777778                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1708108.777778                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1708108.777778                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           29                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           29                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44653117                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44653117                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44653117                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1539762.655172                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1539762.655172                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   458                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               123775261                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              173354.707283                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   151.857005                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   104.142995                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.593191                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.406809                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       114559                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         114559                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        84176                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         84176                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          210                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       198735                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          198735                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       198735                       # number of overall hits
system.cpu2.dcache.overall_hits::total         198735                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1170                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1178                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    163925807                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       751077                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    164676884                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    164676884                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    164676884                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       115729                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        84184                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       199913                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       199913                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010110                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140107.527350                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 93884.625000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 139793.619694                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139793.619694                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu2.dcache.writebacks::total              116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data          720                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          458                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     65778340                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       208405                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     65986745                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     65986745                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003932                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002291                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002291                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144567.780220                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 69468.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144075.862445                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               474.850702                       # Cycle average of tags in use
system.cpu3.icache.total_refs               847786405                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1751624.803719                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    19.850702                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.031812                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.760979                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       145830                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         145830                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       145830                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          145830                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       145830                       # number of overall hits
system.cpu3.icache.overall_hits::total         145830                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     75542332                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     75542332                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     75542332                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     75542332                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     75542332                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     75542332                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       145872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       145872                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       145872                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       145872                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       145872                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       145872                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000288                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000288                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000288                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000288                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1798626.952381                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1798626.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1798626.952381                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1798626.952381                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           29                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           29                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     44226754                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     44226754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     44226754                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     44226754                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1525060.482759                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1525060.482759                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   458                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               123775305                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   714                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              173354.768908                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   151.938233                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   104.061767                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.593509                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.406491                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       114588                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         114588                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        84191                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         84191                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          210                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          206                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       198779                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          198779                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       198779                       # number of overall hits
system.cpu3.dcache.overall_hits::total         198779                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1170                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1170                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data            8                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1178                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1178                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1178                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1178                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    165692124                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    165692124                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data       750607                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       750607                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    166442731                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    166442731                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    166442731                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    166442731                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       115758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       115758                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        84199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        84199                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          210                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          206                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       199957                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       199957                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       199957                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       199957                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010107                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010107                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000095                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005891                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005891                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005891                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005891                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 141617.200000                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141617.200000                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 93825.875000                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 93825.875000                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 141292.640917                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 141292.640917                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 141292.640917                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 141292.640917                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          116                       # number of writebacks
system.cpu3.dcache.writebacks::total              116                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          715                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          715                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          720                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          455                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          458                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          458                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          458                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     66509985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     66509985                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       208367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       208367                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     66718352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     66718352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     66718352                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     66718352                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003931                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002290                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002290                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002290                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002290                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146175.791209                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146175.791209                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69455.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69455.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 145673.257642                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145673.257642                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 145673.257642                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 145673.257642                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               568.836600                       # Cycle average of tags in use
system.cpu4.icache.total_refs               868084443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1520287.991243                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    26.790877                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   542.045723                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.042934                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.868663                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.911597                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       136485                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         136485                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       136485                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          136485                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       136485                       # number of overall hits
system.cpu4.icache.overall_hits::total         136485                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     33657848                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     33657848                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     33657848                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     33657848                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       136530                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       136530                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       136530                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       136530                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       136530                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000330                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 747952.177778                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 747952.177778                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 747952.177778                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           17                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           17                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     23109233                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     23109233                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     23109233                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 825329.750000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 825329.750000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   932                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               332274391                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  1188                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              279692.248316                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   106.351891                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   149.648109                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.415437                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.584563                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       348265                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         348265                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       190086                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        190086                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           94                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           94                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       538351                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          538351                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       538351                       # number of overall hits
system.cpu4.dcache.overall_hits::total         538351                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         3334                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         3334                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           10                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         3344                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          3344                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         3344                       # number of overall misses
system.cpu4.dcache.overall_misses::total         3344                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    821726326                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    821726326                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       718965                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    822445291                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    822445291                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    822445291                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    822445291                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       351599                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       190096                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       541695                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       541695                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009482                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.006173                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.006173                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 246468.604079                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 246468.604079                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 71896.500000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 245946.558313                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 245946.558313                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 245946.558313                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 245946.558313                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu4.dcache.writebacks::total              244                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         2405                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         2412                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         2412                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         2412                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          929                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          932                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    216544786                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    216544786                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       202490                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    216747276                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    216747276                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    216747276                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    216747276                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002642                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001721                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001721                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233094.495156                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233094.495156                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67496.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232561.454936                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232561.454936                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232561.454936                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232561.454936                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               516.698191                       # Cycle average of tags in use
system.cpu5.icache.total_refs               849084191                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1639158.669884                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.698191                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042786                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828042                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       123743                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         123743                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       123743                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          123743                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       123743                       # number of overall hits
system.cpu5.icache.overall_hits::total         123743                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           40                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           40                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            40                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           40                       # number of overall misses
system.cpu5.icache.overall_misses::total           40                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43854689                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43854689                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43854689                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43854689                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       123783                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       123783                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       123783                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       123783                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       123783                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000323                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1096367.225000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1096367.225000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1096367.225000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34369080                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34369080                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34369080                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000226                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000226                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1227467.142857                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1227467.142857                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  1194                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               141309247                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1450                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              97454.653103                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   199.161025                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    56.838975                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.777973                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.222027                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        93755                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          93755                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75568                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75568                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          200                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          200                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          153                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       169323                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          169323                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       169323                       # number of overall hits
system.cpu5.dcache.overall_hits::total         169323                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2791                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2791                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          623                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          623                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3414                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3414                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3414                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3414                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    912913058                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    283508997                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1196422055                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1196422055                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1196422055                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        96546                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        76191                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       172737                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       172737                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.028908                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.008177                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.019764                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.019764                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 327091.744178                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 455070.621188                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 350445.827475                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 350445.827475                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          596                       # number of writebacks
system.cpu5.dcache.writebacks::total              596                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          546                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2220                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2220                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2220                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1117                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1194                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         1194                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1194                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    338683157                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     34397274                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    373080431                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    373080431                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011570                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.001011                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.006912                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.006912                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 303207.839749                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 446717.844156                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 312462.672529                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.668944                       # Cycle average of tags in use
system.cpu6.icache.total_refs               849083870                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1639158.050193                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.668944                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.042739                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.827995                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       123422                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         123422                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       123422                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          123422                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       123422                       # number of overall hits
system.cpu6.icache.overall_hits::total         123422                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.cpu6.icache.overall_misses::total           41                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43787398                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43787398                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43787398                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43787398                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43787398                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43787398                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       123463                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       123463                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       123463                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       123463                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       123463                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000332                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000332                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000332                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000332                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1067985.317073                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1067985.317073                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1067985.317073                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1067985.317073                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1067985.317073                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1067985.317073                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           28                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           28                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34098514                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34098514                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34098514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34098514                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34098514                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34098514                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000227                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000227                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000227                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1217804.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1217804.071429                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1217804.071429                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1217804.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1217804.071429                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1217804.071429                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  1195                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               141308962                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1451                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              97387.292901                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   199.140040                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    56.859960                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.777891                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.222109                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        93637                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          93637                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        75405                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         75405                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          196                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          153                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          153                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       169042                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          169042                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       169042                       # number of overall hits
system.cpu6.dcache.overall_hits::total         169042                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2763                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2763                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          614                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         3377                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          3377                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         3377                       # number of overall misses
system.cpu6.dcache.overall_misses::total         3377                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    897994297                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    897994297                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    287043620                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    287043620                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   1185037917                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   1185037917                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   1185037917                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   1185037917                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        96400                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        76019                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       172419                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       172419                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.028662                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.008077                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.019586                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.019586                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 325006.984075                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 325006.984075                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 467497.752443                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 467497.752443                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 350914.396506                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 350914.396506                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 350914.396506                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 350914.396506                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          597                       # number of writebacks
system.cpu6.dcache.writebacks::total              597                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1645                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          537                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2182                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2182                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2182                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1118                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1195                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         1195                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1195                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    339181030                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    339181030                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     34582461                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     34582461                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    373763491                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    373763491                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    373763491                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    373763491                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.001013                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006931                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006931                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 303381.958855                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 303381.958855                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 449122.870130                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 449122.870130                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 312772.795816                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 312772.795816                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 312772.795816                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 312772.795816                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               568.850877                       # Cycle average of tags in use
system.cpu7.icache.total_refs               868084556                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1520288.189142                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    26.805929                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   542.044948                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.042958                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868662                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.911620                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       136598                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         136598                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       136598                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          136598                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       136598                       # number of overall hits
system.cpu7.icache.overall_hits::total         136598                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           45                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           45                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           45                       # number of overall misses
system.cpu7.icache.overall_misses::total           45                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     36727932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     36727932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     36727932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     36727932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     36727932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     36727932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       136643                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       136643                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       136643                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       136643                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       136643                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000329                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 816176.266667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 816176.266667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 816176.266667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 816176.266667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 816176.266667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 816176.266667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     24328328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     24328328                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     24328328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     24328328                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     24328328                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     24328328                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 868868.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 868868.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 868868.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 868868.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 868868.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 868868.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   928                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               332274433                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1184                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              280637.190034                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   106.399959                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   149.600041                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.415625                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.584375                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       348356                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         348356                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       190035                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        190035                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           96                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           94                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       538391                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          538391                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       538391                       # number of overall hits
system.cpu7.dcache.overall_hits::total         538391                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3295                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3295                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         3305                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          3305                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         3305                       # number of overall misses
system.cpu7.dcache.overall_misses::total         3305                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    803407714                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    803407714                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data       750902                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total       750902                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    804158616                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    804158616                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    804158616                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    804158616                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       351651                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       190045                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       541696                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       541696                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009370                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000053                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.006101                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.006101                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 243826.316844                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 243826.316844                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 75090.200000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 75090.200000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 243315.768835                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 243315.768835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 243315.768835                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 243315.768835                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          242                       # number of writebacks
system.cpu7.dcache.writebacks::total              242                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         2370                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         2377                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         2377                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         2377                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          928                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    208485137                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    208485137                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       197418                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       197418                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    208682555                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    208682555                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    208682555                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    208682555                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001713                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001713                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 225389.337297                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 225389.337297                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        65806                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        65806                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 224873.442888                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 224873.442888                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 224873.442888                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 224873.442888                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
