
lvglpictures.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001bf8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000280a8  08001d8c  08001d8c  00002d8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08029e34  08029e34  0002b00c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08029e34  08029e34  0002ae34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08029e3c  08029e3c  0002b00c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08029e3c  08029e3c  0002ae3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08029e40  08029e40  0002ae40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08029e44  0002b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000010  08029e50  0002b010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  08029e50  0002b12c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002b00c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a170  00000000  00000000  0002b03c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000211b  00000000  00000000  000351ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e8  00000000  00000000  000372c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e9  00000000  00000000  000379b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000150ff  00000000  00000000  00038299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b59f  00000000  00000000  0004d398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084a75  00000000  00000000  00058937  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd3ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001324  00000000  00000000  000dd3f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 0000384b  00000000  00000000  000de714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000047  00000000  00000000  000e1f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000010 	.word	0x20000010
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001d74 	.word	0x08001d74

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000014 	.word	0x20000014
 80001d0:	08001d74 	.word	0x08001d74

080001d4 <__aeabi_uldivmod>:
 80001d4:	b953      	cbnz	r3, 80001ec <__aeabi_uldivmod+0x18>
 80001d6:	b94a      	cbnz	r2, 80001ec <__aeabi_uldivmod+0x18>
 80001d8:	2900      	cmp	r1, #0
 80001da:	bf08      	it	eq
 80001dc:	2800      	cmpeq	r0, #0
 80001de:	bf1c      	itt	ne
 80001e0:	f04f 31ff 	movne.w	r1, #4294967295
 80001e4:	f04f 30ff 	movne.w	r0, #4294967295
 80001e8:	f000 b988 	b.w	80004fc <__aeabi_idiv0>
 80001ec:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f4:	f000 f806 	bl	8000204 <__udivmoddi4>
 80001f8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000200:	b004      	add	sp, #16
 8000202:	4770      	bx	lr

08000204 <__udivmoddi4>:
 8000204:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000208:	9d08      	ldr	r5, [sp, #32]
 800020a:	468e      	mov	lr, r1
 800020c:	4604      	mov	r4, r0
 800020e:	4688      	mov	r8, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14a      	bne.n	80002aa <__udivmoddi4+0xa6>
 8000214:	428a      	cmp	r2, r1
 8000216:	4617      	mov	r7, r2
 8000218:	d962      	bls.n	80002e0 <__udivmoddi4+0xdc>
 800021a:	fab2 f682 	clz	r6, r2
 800021e:	b14e      	cbz	r6, 8000234 <__udivmoddi4+0x30>
 8000220:	f1c6 0320 	rsb	r3, r6, #32
 8000224:	fa01 f806 	lsl.w	r8, r1, r6
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	40b7      	lsls	r7, r6
 800022e:	ea43 0808 	orr.w	r8, r3, r8
 8000232:	40b4      	lsls	r4, r6
 8000234:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000238:	fa1f fc87 	uxth.w	ip, r7
 800023c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000240:	0c23      	lsrs	r3, r4, #16
 8000242:	fb0e 8811 	mls	r8, lr, r1, r8
 8000246:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024a:	fb01 f20c 	mul.w	r2, r1, ip
 800024e:	429a      	cmp	r2, r3
 8000250:	d909      	bls.n	8000266 <__udivmoddi4+0x62>
 8000252:	18fb      	adds	r3, r7, r3
 8000254:	f101 30ff 	add.w	r0, r1, #4294967295
 8000258:	f080 80ea 	bcs.w	8000430 <__udivmoddi4+0x22c>
 800025c:	429a      	cmp	r2, r3
 800025e:	f240 80e7 	bls.w	8000430 <__udivmoddi4+0x22c>
 8000262:	3902      	subs	r1, #2
 8000264:	443b      	add	r3, r7
 8000266:	1a9a      	subs	r2, r3, r2
 8000268:	b2a3      	uxth	r3, r4
 800026a:	fbb2 f0fe 	udiv	r0, r2, lr
 800026e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000272:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000276:	fb00 fc0c 	mul.w	ip, r0, ip
 800027a:	459c      	cmp	ip, r3
 800027c:	d909      	bls.n	8000292 <__udivmoddi4+0x8e>
 800027e:	18fb      	adds	r3, r7, r3
 8000280:	f100 32ff 	add.w	r2, r0, #4294967295
 8000284:	f080 80d6 	bcs.w	8000434 <__udivmoddi4+0x230>
 8000288:	459c      	cmp	ip, r3
 800028a:	f240 80d3 	bls.w	8000434 <__udivmoddi4+0x230>
 800028e:	443b      	add	r3, r7
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000296:	eba3 030c 	sub.w	r3, r3, ip
 800029a:	2100      	movs	r1, #0
 800029c:	b11d      	cbz	r5, 80002a6 <__udivmoddi4+0xa2>
 800029e:	40f3      	lsrs	r3, r6
 80002a0:	2200      	movs	r2, #0
 80002a2:	e9c5 3200 	strd	r3, r2, [r5]
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d905      	bls.n	80002ba <__udivmoddi4+0xb6>
 80002ae:	b10d      	cbz	r5, 80002b4 <__udivmoddi4+0xb0>
 80002b0:	e9c5 0100 	strd	r0, r1, [r5]
 80002b4:	2100      	movs	r1, #0
 80002b6:	4608      	mov	r0, r1
 80002b8:	e7f5      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002ba:	fab3 f183 	clz	r1, r3
 80002be:	2900      	cmp	r1, #0
 80002c0:	d146      	bne.n	8000350 <__udivmoddi4+0x14c>
 80002c2:	4573      	cmp	r3, lr
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xc8>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 8105 	bhi.w	80004d6 <__udivmoddi4+0x2d2>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	4690      	mov	r8, r2
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e5      	beq.n	80002a6 <__udivmoddi4+0xa2>
 80002da:	e9c5 4800 	strd	r4, r8, [r5]
 80002de:	e7e2      	b.n	80002a6 <__udivmoddi4+0xa2>
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f000 8090 	beq.w	8000406 <__udivmoddi4+0x202>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f040 80a4 	bne.w	8000438 <__udivmoddi4+0x234>
 80002f0:	1a8a      	subs	r2, r1, r2
 80002f2:	0c03      	lsrs	r3, r0, #16
 80002f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f8:	b280      	uxth	r0, r0
 80002fa:	b2bc      	uxth	r4, r7
 80002fc:	2101      	movs	r1, #1
 80002fe:	fbb2 fcfe 	udiv	ip, r2, lr
 8000302:	fb0e 221c 	mls	r2, lr, ip, r2
 8000306:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030a:	fb04 f20c 	mul.w	r2, r4, ip
 800030e:	429a      	cmp	r2, r3
 8000310:	d907      	bls.n	8000322 <__udivmoddi4+0x11e>
 8000312:	18fb      	adds	r3, r7, r3
 8000314:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000318:	d202      	bcs.n	8000320 <__udivmoddi4+0x11c>
 800031a:	429a      	cmp	r2, r3
 800031c:	f200 80e0 	bhi.w	80004e0 <__udivmoddi4+0x2dc>
 8000320:	46c4      	mov	ip, r8
 8000322:	1a9b      	subs	r3, r3, r2
 8000324:	fbb3 f2fe 	udiv	r2, r3, lr
 8000328:	fb0e 3312 	mls	r3, lr, r2, r3
 800032c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000330:	fb02 f404 	mul.w	r4, r2, r4
 8000334:	429c      	cmp	r4, r3
 8000336:	d907      	bls.n	8000348 <__udivmoddi4+0x144>
 8000338:	18fb      	adds	r3, r7, r3
 800033a:	f102 30ff 	add.w	r0, r2, #4294967295
 800033e:	d202      	bcs.n	8000346 <__udivmoddi4+0x142>
 8000340:	429c      	cmp	r4, r3
 8000342:	f200 80ca 	bhi.w	80004da <__udivmoddi4+0x2d6>
 8000346:	4602      	mov	r2, r0
 8000348:	1b1b      	subs	r3, r3, r4
 800034a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0x98>
 8000350:	f1c1 0620 	rsb	r6, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 f706 	lsr.w	r7, r2, r6
 800035a:	431f      	orrs	r7, r3
 800035c:	fa0e f401 	lsl.w	r4, lr, r1
 8000360:	fa20 f306 	lsr.w	r3, r0, r6
 8000364:	fa2e fe06 	lsr.w	lr, lr, r6
 8000368:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fa00 f801 	lsl.w	r8, r0, r1
 8000372:	fa1f fc87 	uxth.w	ip, r7
 8000376:	fbbe f0f9 	udiv	r0, lr, r9
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000380:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000384:	fb00 fe0c 	mul.w	lr, r0, ip
 8000388:	45a6      	cmp	lr, r4
 800038a:	fa02 f201 	lsl.w	r2, r2, r1
 800038e:	d909      	bls.n	80003a4 <__udivmoddi4+0x1a0>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 3aff 	add.w	sl, r0, #4294967295
 8000396:	f080 809c 	bcs.w	80004d2 <__udivmoddi4+0x2ce>
 800039a:	45a6      	cmp	lr, r4
 800039c:	f240 8099 	bls.w	80004d2 <__udivmoddi4+0x2ce>
 80003a0:	3802      	subs	r0, #2
 80003a2:	443c      	add	r4, r7
 80003a4:	eba4 040e 	sub.w	r4, r4, lr
 80003a8:	fa1f fe83 	uxth.w	lr, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003bc:	45a4      	cmp	ip, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1ce>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c6:	f080 8082 	bcs.w	80004ce <__udivmoddi4+0x2ca>
 80003ca:	45a4      	cmp	ip, r4
 80003cc:	d97f      	bls.n	80004ce <__udivmoddi4+0x2ca>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	443c      	add	r4, r7
 80003d2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d6:	eba4 040c 	sub.w	r4, r4, ip
 80003da:	fba0 ec02 	umull	lr, ip, r0, r2
 80003de:	4564      	cmp	r4, ip
 80003e0:	4673      	mov	r3, lr
 80003e2:	46e1      	mov	r9, ip
 80003e4:	d362      	bcc.n	80004ac <__udivmoddi4+0x2a8>
 80003e6:	d05f      	beq.n	80004a8 <__udivmoddi4+0x2a4>
 80003e8:	b15d      	cbz	r5, 8000402 <__udivmoddi4+0x1fe>
 80003ea:	ebb8 0203 	subs.w	r2, r8, r3
 80003ee:	eb64 0409 	sbc.w	r4, r4, r9
 80003f2:	fa04 f606 	lsl.w	r6, r4, r6
 80003f6:	fa22 f301 	lsr.w	r3, r2, r1
 80003fa:	431e      	orrs	r6, r3
 80003fc:	40cc      	lsrs	r4, r1
 80003fe:	e9c5 6400 	strd	r6, r4, [r5]
 8000402:	2100      	movs	r1, #0
 8000404:	e74f      	b.n	80002a6 <__udivmoddi4+0xa2>
 8000406:	fbb1 fcf2 	udiv	ip, r1, r2
 800040a:	0c01      	lsrs	r1, r0, #16
 800040c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000410:	b280      	uxth	r0, r0
 8000412:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000416:	463b      	mov	r3, r7
 8000418:	4638      	mov	r0, r7
 800041a:	463c      	mov	r4, r7
 800041c:	46b8      	mov	r8, r7
 800041e:	46be      	mov	lr, r7
 8000420:	2620      	movs	r6, #32
 8000422:	fbb1 f1f7 	udiv	r1, r1, r7
 8000426:	eba2 0208 	sub.w	r2, r2, r8
 800042a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042e:	e766      	b.n	80002fe <__udivmoddi4+0xfa>
 8000430:	4601      	mov	r1, r0
 8000432:	e718      	b.n	8000266 <__udivmoddi4+0x62>
 8000434:	4610      	mov	r0, r2
 8000436:	e72c      	b.n	8000292 <__udivmoddi4+0x8e>
 8000438:	f1c6 0220 	rsb	r2, r6, #32
 800043c:	fa2e f302 	lsr.w	r3, lr, r2
 8000440:	40b7      	lsls	r7, r6
 8000442:	40b1      	lsls	r1, r6
 8000444:	fa20 f202 	lsr.w	r2, r0, r2
 8000448:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800044c:	430a      	orrs	r2, r1
 800044e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000452:	b2bc      	uxth	r4, r7
 8000454:	fb0e 3318 	mls	r3, lr, r8, r3
 8000458:	0c11      	lsrs	r1, r2, #16
 800045a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045e:	fb08 f904 	mul.w	r9, r8, r4
 8000462:	40b0      	lsls	r0, r6
 8000464:	4589      	cmp	r9, r1
 8000466:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046a:	b280      	uxth	r0, r0
 800046c:	d93e      	bls.n	80004ec <__udivmoddi4+0x2e8>
 800046e:	1879      	adds	r1, r7, r1
 8000470:	f108 3cff 	add.w	ip, r8, #4294967295
 8000474:	d201      	bcs.n	800047a <__udivmoddi4+0x276>
 8000476:	4589      	cmp	r9, r1
 8000478:	d81f      	bhi.n	80004ba <__udivmoddi4+0x2b6>
 800047a:	eba1 0109 	sub.w	r1, r1, r9
 800047e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000482:	fb09 f804 	mul.w	r8, r9, r4
 8000486:	fb0e 1119 	mls	r1, lr, r9, r1
 800048a:	b292      	uxth	r2, r2
 800048c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000490:	4542      	cmp	r2, r8
 8000492:	d229      	bcs.n	80004e8 <__udivmoddi4+0x2e4>
 8000494:	18ba      	adds	r2, r7, r2
 8000496:	f109 31ff 	add.w	r1, r9, #4294967295
 800049a:	d2c4      	bcs.n	8000426 <__udivmoddi4+0x222>
 800049c:	4542      	cmp	r2, r8
 800049e:	d2c2      	bcs.n	8000426 <__udivmoddi4+0x222>
 80004a0:	f1a9 0102 	sub.w	r1, r9, #2
 80004a4:	443a      	add	r2, r7
 80004a6:	e7be      	b.n	8000426 <__udivmoddi4+0x222>
 80004a8:	45f0      	cmp	r8, lr
 80004aa:	d29d      	bcs.n	80003e8 <__udivmoddi4+0x1e4>
 80004ac:	ebbe 0302 	subs.w	r3, lr, r2
 80004b0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b4:	3801      	subs	r0, #1
 80004b6:	46e1      	mov	r9, ip
 80004b8:	e796      	b.n	80003e8 <__udivmoddi4+0x1e4>
 80004ba:	eba7 0909 	sub.w	r9, r7, r9
 80004be:	4449      	add	r1, r9
 80004c0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c8:	fb09 f804 	mul.w	r8, r9, r4
 80004cc:	e7db      	b.n	8000486 <__udivmoddi4+0x282>
 80004ce:	4673      	mov	r3, lr
 80004d0:	e77f      	b.n	80003d2 <__udivmoddi4+0x1ce>
 80004d2:	4650      	mov	r0, sl
 80004d4:	e766      	b.n	80003a4 <__udivmoddi4+0x1a0>
 80004d6:	4608      	mov	r0, r1
 80004d8:	e6fd      	b.n	80002d6 <__udivmoddi4+0xd2>
 80004da:	443b      	add	r3, r7
 80004dc:	3a02      	subs	r2, #2
 80004de:	e733      	b.n	8000348 <__udivmoddi4+0x144>
 80004e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e4:	443b      	add	r3, r7
 80004e6:	e71c      	b.n	8000322 <__udivmoddi4+0x11e>
 80004e8:	4649      	mov	r1, r9
 80004ea:	e79c      	b.n	8000426 <__udivmoddi4+0x222>
 80004ec:	eba1 0109 	sub.w	r1, r1, r9
 80004f0:	46c4      	mov	ip, r8
 80004f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f6:	fb09 f804 	mul.w	r8, r9, r4
 80004fa:	e7c4      	b.n	8000486 <__udivmoddi4+0x282>

080004fc <__aeabi_idiv0>:
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000500:	b510      	push	{r4, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000502:	2300      	movs	r3, #0
{
 8000504:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000506:	e9cd 330a 	strd	r3, r3, [sp, #40]	@ 0x28
 800050a:	e9cd 330c 	strd	r3, r3, [sp, #48]	@ 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800050e:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8000512:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4922      	ldr	r1, [pc, #136]	@ (80005a0 <SystemClock_Config+0xa0>)
 8000518:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800051a:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051c:	6c08      	ldr	r0, [r1, #64]	@ 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800051e:	4a21      	ldr	r2, [pc, #132]	@ (80005a4 <SystemClock_Config+0xa4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8000520:	f040 5080 	orr.w	r0, r0, #268435456	@ 0x10000000
 8000524:	6408      	str	r0, [r1, #64]	@ 0x40
 8000526:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000528:	f001 5180 	and.w	r1, r1, #268435456	@ 0x10000000
 800052c:	9101      	str	r1, [sp, #4]
 800052e:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000530:	9302      	str	r3, [sp, #8]
 8000532:	6813      	ldr	r3, [r2, #0]
 8000534:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000538:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800053c:	6013      	str	r3, [r2, #0]
 800053e:	6813      	ldr	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000540:	2001      	movs	r0, #1
 8000542:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000546:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800054a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800054e:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000550:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000554:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000556:	e9cd 410e 	strd	r4, r1, [sp, #56]	@ 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800055a:	9802      	ldr	r0, [sp, #8]
  RCC_OscInitStruct.PLL.PLLM = 25;
  RCC_OscInitStruct.PLL.PLLN = 168;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800055c:	2104      	movs	r1, #4
 800055e:	2002      	movs	r0, #2
 8000560:	e9cd 0112 	strd	r0, r1, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000564:	2219      	movs	r2, #25
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000566:	23a8      	movs	r3, #168	@ 0xa8
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000568:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLM = 25;
 800056a:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800056c:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056e:	f000 fd21 	bl	8000fb4 <HAL_RCC_OscConfig>
 8000572:	b108      	cbz	r0, 8000578 <SystemClock_Config+0x78>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000574:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000576:	e7fe      	b.n	8000576 <SystemClock_Config+0x76>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000578:	210f      	movs	r1, #15
 800057a:	4603      	mov	r3, r0
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800057c:	e9cd 1403 	strd	r1, r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000580:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000584:	a803      	add	r0, sp, #12
 8000586:	4621      	mov	r1, r4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000588:	e9cd 3205 	strd	r3, r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800058c:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800058e:	f000 ff2d 	bl	80013ec <HAL_RCC_ClockConfig>
 8000592:	b108      	cbz	r0, 8000598 <SystemClock_Config+0x98>
 8000594:	b672      	cpsid	i
  while (1)
 8000596:	e7fe      	b.n	8000596 <SystemClock_Config+0x96>
  HAL_RCC_EnableCSS();
 8000598:	f000 feee 	bl	8001378 <HAL_RCC_EnableCSS>
}
 800059c:	b014      	add	sp, #80	@ 0x50
 800059e:	bd10      	pop	{r4, pc}
 80005a0:	40023800 	.word	0x40023800
 80005a4:	40007000 	.word	0x40007000

080005a8 <main>:
{
 80005a8:	b500      	push	{lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005aa:	2400      	movs	r4, #0
{
 80005ac:	b08d      	sub	sp, #52	@ 0x34
  HAL_Init();
 80005ae:	f000 f9dd 	bl	800096c <HAL_Init>
  SystemClock_Config();
 80005b2:	f7ff ffa5 	bl	8000500 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b6:	e9cd 4406 	strd	r4, r4, [sp, #24]
 80005ba:	e9cd 4408 	strd	r4, r4, [sp, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005be:	4d45      	ldr	r5, [pc, #276]	@ (80006d4 <main+0x12c>)
 80005c0:	9403      	str	r4, [sp, #12]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c2:	940a      	str	r4, [sp, #40]	@ 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c4:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005c6:	4844      	ldr	r0, [pc, #272]	@ (80006d8 <main+0x130>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005c8:	f043 0304 	orr.w	r3, r3, #4
 80005cc:	632b      	str	r3, [r5, #48]	@ 0x30
 80005ce:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80005d0:	f003 0304 	and.w	r3, r3, #4
 80005d4:	9303      	str	r3, [sp, #12]
 80005d6:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005d8:	9404      	str	r4, [sp, #16]
 80005da:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80005dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80005e0:	632b      	str	r3, [r5, #48]	@ 0x30
 80005e2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80005e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005e8:	9304      	str	r3, [sp, #16]
 80005ea:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ec:	9405      	str	r4, [sp, #20]
 80005ee:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80005f0:	f043 0301 	orr.w	r3, r3, #1
 80005f4:	632b      	str	r3, [r5, #48]	@ 0x30
 80005f6:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80005f8:	f003 0301 	and.w	r3, r3, #1
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80005fc:	4622      	mov	r2, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000600:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000604:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000606:	f000 fcd1 	bl	8000fac <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, BL_Pin|LCD_CS_Pin|LCD_DCX_Pin|LCD_RESET_Pin, GPIO_PIN_RESET);
 800060a:	4622      	mov	r2, r4
 800060c:	4833      	ldr	r0, [pc, #204]	@ (80006dc <main+0x134>)
 800060e:	f44f 6170 	mov.w	r1, #3840	@ 0xf00
 8000612:	f000 fccb 	bl	8000fac <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000616:	2601      	movs	r6, #1
 8000618:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800061c:	482e      	ldr	r0, [pc, #184]	@ (80006d8 <main+0x130>)
 800061e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000620:	e9cd 3606 	strd	r3, r6, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000624:	e9cd 4408 	strd	r4, r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000628:	f000 fbd0 	bl	8000dcc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = KEY_Pin;
 800062c:	2201      	movs	r2, #1
 800062e:	2300      	movs	r3, #0
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000630:	482a      	ldr	r0, [pc, #168]	@ (80006dc <main+0x134>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000632:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000634:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = KEY_Pin;
 8000636:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 800063a:	f000 fbc7 	bl	8000dcc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = BL_Pin|LCD_CS_Pin|LCD_DCX_Pin|LCD_RESET_Pin;
 800063e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000642:	4826      	ldr	r0, [pc, #152]	@ (80006dc <main+0x134>)
  GPIO_InitStruct.Pin = BL_Pin|LCD_CS_Pin|LCD_DCX_Pin|LCD_RESET_Pin;
 8000644:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000646:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000648:	2303      	movs	r3, #3
 800064a:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064c:	e9cd 6407 	strd	r6, r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000650:	f000 fbbc 	bl	8000dcc <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000654:	9406      	str	r4, [sp, #24]
 8000656:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000658:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800065c:	632b      	str	r3, [r5, #48]	@ 0x30
 800065e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000660:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000664:	4622      	mov	r2, r4
 8000666:	4621      	mov	r1, r4
 8000668:	203b      	movs	r0, #59	@ 0x3b
  __HAL_RCC_DMA2_CLK_ENABLE();
 800066a:	9306      	str	r3, [sp, #24]
 800066c:	9b06      	ldr	r3, [sp, #24]
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800066e:	f000 f9cd 	bl	8000a0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000672:	203b      	movs	r0, #59	@ 0x3b
 8000674:	f000 fa06 	bl	8000a84 <HAL_NVIC_EnableIRQ>
  hspi1.Instance = SPI1;
 8000678:	4819      	ldr	r0, [pc, #100]	@ (80006e0 <main+0x138>)
 800067a:	4a1a      	ldr	r2, [pc, #104]	@ (80006e4 <main+0x13c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800067c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000680:	e9c0 2300 	strd	r2, r3, [r0]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000684:	f44f 7100 	mov.w	r1, #512	@ 0x200
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000688:	2210      	movs	r2, #16
  hspi1.Init.CRCPolynomial = 10;
 800068a:	230a      	movs	r3, #10
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800068c:	e9c0 4402 	strd	r4, r4, [r0, #8]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000690:	e9c0 4404 	strd	r4, r4, [r0, #16]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000694:	e9c0 1206 	strd	r1, r2, [r0, #24]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000698:	e9c0 4408 	strd	r4, r4, [r0, #32]
  hspi1.Init.CRCPolynomial = 10;
 800069c:	e9c0 430a 	strd	r4, r3, [r0, #40]	@ 0x28
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006a0:	f001 f816 	bl	80016d0 <HAL_SPI_Init>
 80006a4:	b108      	cbz	r0, 80006aa <main+0x102>
 80006a6:	b672      	cpsid	i
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <main+0x100>
  ST7735_Init();
 80006aa:	f001 fac9 	bl	8001c40 <ST7735_Init>
  GIF_Player_Init(&gif_player, (const uint16_t*)gif_frames, gif_delays, GIF_FRAMES, ST7735_WIDTH, ST7735_HEIGHT);
 80006ae:	2480      	movs	r4, #128	@ 0x80
 80006b0:	23a0      	movs	r3, #160	@ 0xa0
 80006b2:	e9cd 3400 	strd	r3, r4, [sp]
 80006b6:	4a0c      	ldr	r2, [pc, #48]	@ (80006e8 <main+0x140>)
 80006b8:	490c      	ldr	r1, [pc, #48]	@ (80006ec <main+0x144>)
 80006ba:	480d      	ldr	r0, [pc, #52]	@ (80006f0 <main+0x148>)
	GIF_Player_Start(&gif_player);
 80006bc:	4c0c      	ldr	r4, [pc, #48]	@ (80006f0 <main+0x148>)
  GIF_Player_Init(&gif_player, (const uint16_t*)gif_frames, gif_delays, GIF_FRAMES, ST7735_WIDTH, ST7735_HEIGHT);
 80006be:	2304      	movs	r3, #4
 80006c0:	f000 f8ec 	bl	800089c <GIF_Player_Init>
	GIF_Player_Start(&gif_player);
 80006c4:	4620      	mov	r0, r4
 80006c6:	f000 f8fd 	bl	80008c4 <GIF_Player_Start>
	GIF_Player_Update(&gif_player);
 80006ca:	4620      	mov	r0, r4
 80006cc:	f000 f8fe 	bl	80008cc <GIF_Player_Update>
  while (1)
 80006d0:	e7f8      	b.n	80006c4 <main+0x11c>
 80006d2:	bf00      	nop
 80006d4:	40023800 	.word	0x40023800
 80006d8:	40020800 	.word	0x40020800
 80006dc:	40020000 	.word	0x40020000
 80006e0:	200000a8 	.word	0x200000a8
 80006e4:	40013000 	.word	0x40013000
 80006e8:	08001d8c 	.word	0x08001d8c
 80006ec:	08001d94 	.word	0x08001d94
 80006f0:	2000002c 	.word	0x2000002c

080006f4 <Error_Handler>:
 80006f4:	b672      	cpsid	i
  while (1)
 80006f6:	e7fe      	b.n	80006f6 <Error_Handler+0x2>

080006f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f8:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006fa:	4b0c      	ldr	r3, [pc, #48]	@ (800072c <HAL_MspInit+0x34>)
 80006fc:	2100      	movs	r1, #0
 80006fe:	9100      	str	r1, [sp, #0]
 8000700:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000702:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000706:	645a      	str	r2, [r3, #68]	@ 0x44
 8000708:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800070a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800070e:	9200      	str	r2, [sp, #0]
 8000710:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000712:	9101      	str	r1, [sp, #4]
 8000714:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000716:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800071a:	641a      	str	r2, [r3, #64]	@ 0x40
 800071c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800071e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000722:	9301      	str	r3, [sp, #4]
 8000724:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000726:	b002      	add	sp, #8
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	40023800 	.word	0x40023800

08000730 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000730:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(hspi->Instance==SPI1)
 8000732:	4b2c      	ldr	r3, [pc, #176]	@ (80007e4 <HAL_SPI_MspInit+0xb4>)
 8000734:	6802      	ldr	r2, [r0, #0]
{
 8000736:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000738:	2400      	movs	r4, #0
  if(hspi->Instance==SPI1)
 800073a:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800073c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8000740:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8000744:	9406      	str	r4, [sp, #24]
  if(hspi->Instance==SPI1)
 8000746:	d001      	beq.n	800074c <HAL_SPI_MspInit+0x1c>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000748:	b008      	add	sp, #32
 800074a:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 800074c:	f503 3384 	add.w	r3, r3, #67584	@ 0x10800
 8000750:	9400      	str	r4, [sp, #0]
 8000752:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000754:	4e24      	ldr	r6, [pc, #144]	@ (80007e8 <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000756:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800075a:	645a      	str	r2, [r3, #68]	@ 0x44
 800075c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800075e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8000762:	9200      	str	r2, [sp, #0]
 8000764:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	9401      	str	r4, [sp, #4]
 8000768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800076a:	f042 0201 	orr.w	r2, r2, #1
 800076e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000778:	22e0      	movs	r2, #224	@ 0xe0
 800077a:	2302      	movs	r3, #2
 800077c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000780:	4605      	mov	r5, r0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000782:	2203      	movs	r2, #3
 8000784:	2305      	movs	r3, #5
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000786:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	4818      	ldr	r0, [pc, #96]	@ (80007ec <HAL_SPI_MspInit+0xbc>)
 800078a:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800078c:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000790:	f000 fb1c 	bl	8000dcc <HAL_GPIO_Init>
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000794:	4a16      	ldr	r2, [pc, #88]	@ (80007f0 <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000796:	6274      	str	r4, [r6, #36]	@ 0x24
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000798:	f04f 63c0 	mov.w	r3, #100663296	@ 0x6000000
 800079c:	e9c6 2300 	strd	r2, r3, [r6]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007a0:	2240      	movs	r2, #64	@ 0x40
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80007a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007a6:	e9c6 2402 	strd	r2, r4, [r6, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80007aa:	6133      	str	r3, [r6, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007ac:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80007b4:	4630      	mov	r0, r6
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007b6:	e9c6 2305 	strd	r2, r3, [r6, #20]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80007ba:	e9c6 4407 	strd	r4, r4, [r6, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80007be:	f000 f989 	bl	8000ad4 <HAL_DMA_Init>
 80007c2:	b958      	cbnz	r0, 80007dc <HAL_SPI_MspInit+0xac>
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80007c4:	2200      	movs	r2, #0
 80007c6:	4611      	mov	r1, r2
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80007c8:	64ae      	str	r6, [r5, #72]	@ 0x48
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80007ca:	2023      	movs	r0, #35	@ 0x23
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80007cc:	63b5      	str	r5, [r6, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80007ce:	f000 f91d 	bl	8000a0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80007d2:	2023      	movs	r0, #35	@ 0x23
 80007d4:	f000 f956 	bl	8000a84 <HAL_NVIC_EnableIRQ>
}
 80007d8:	b008      	add	sp, #32
 80007da:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80007dc:	f7ff ff8a 	bl	80006f4 <Error_Handler>
 80007e0:	e7f0      	b.n	80007c4 <HAL_SPI_MspInit+0x94>
 80007e2:	bf00      	nop
 80007e4:	40013000 	.word	0x40013000
 80007e8:	20000048 	.word	0x20000048
 80007ec:	40020000 	.word	0x40020000
 80007f0:	40026458 	.word	0x40026458

080007f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007f4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80007f6:	f000 fe99 	bl	800152c <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007fa:	e7fe      	b.n	80007fa <NMI_Handler+0x6>

080007fc <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007fc:	e7fe      	b.n	80007fc <HardFault_Handler>
 80007fe:	bf00      	nop

08000800 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000800:	e7fe      	b.n	8000800 <MemManage_Handler>
 8000802:	bf00      	nop

08000804 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000804:	e7fe      	b.n	8000804 <BusFault_Handler>
 8000806:	bf00      	nop

08000808 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000808:	e7fe      	b.n	8000808 <UsageFault_Handler>
 800080a:	bf00      	nop

0800080c <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop

08000810 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop

08000814 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 8000814:	4770      	bx	lr
 8000816:	bf00      	nop

08000818 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000818:	f000 b8c2 	b.w	80009a0 <HAL_IncTick>

0800081c <SPI1_IRQHandler>:
void SPI1_IRQHandler(void)
{
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 800081c:	4801      	ldr	r0, [pc, #4]	@ (8000824 <SPI1_IRQHandler+0x8>)
 800081e:	f001 b8ad 	b.w	800197c <HAL_SPI_IRQHandler>
 8000822:	bf00      	nop
 8000824:	200000a8 	.word	0x200000a8

08000828 <DMA2_Stream3_IRQHandler>:
void DMA2_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000828:	4801      	ldr	r0, [pc, #4]	@ (8000830 <DMA2_Stream3_IRQHandler+0x8>)
 800082a:	f000 b9f9 	b.w	8000c20 <HAL_DMA_IRQHandler>
 800082e:	bf00      	nop
 8000830:	20000048 	.word	0x20000048

08000834 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000834:	4a03      	ldr	r2, [pc, #12]	@ (8000844 <SystemInit+0x10>)
 8000836:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800083a:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800083e:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000842:	4770      	bx	lr
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000848:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000880 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800084c:	f7ff fff2 	bl	8000834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000850:	480c      	ldr	r0, [pc, #48]	@ (8000884 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000852:	490d      	ldr	r1, [pc, #52]	@ (8000888 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000854:	4a0d      	ldr	r2, [pc, #52]	@ (800088c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000856:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000858:	e002      	b.n	8000860 <LoopCopyDataInit>

0800085a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800085a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800085c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085e:	3304      	adds	r3, #4

08000860 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000860:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000862:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000864:	d3f9      	bcc.n	800085a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000866:	4a0a      	ldr	r2, [pc, #40]	@ (8000890 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000868:	4c0a      	ldr	r4, [pc, #40]	@ (8000894 <LoopFillZerobss+0x22>)
  movs r3, #0
 800086a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800086c:	e001      	b.n	8000872 <LoopFillZerobss>

0800086e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000870:	3204      	adds	r2, #4

08000872 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000872:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000874:	d3fb      	bcc.n	800086e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000876:	f001 fa59 	bl	8001d2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800087a:	f7ff fe95 	bl	80005a8 <main>
  bx  lr    
 800087e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000880:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000884:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000888:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800088c:	08029e44 	.word	0x08029e44
  ldr r2, =_sbss
 8000890:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000894:	2000012c 	.word	0x2000012c

08000898 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000898:	e7fe      	b.n	8000898 <ADC_IRQHandler>
	...

0800089c <GIF_Player_Init>:
#include "gif_player.h"

void GIF_Player_Init(GIF_Player *player, const uint16_t *frames, const uint16_t *delays,
                     uint32_t frame_count, uint16_t width, uint16_t height) {
 800089c:	b410      	push	{r4}
 800089e:	f8bd 4004 	ldrh.w	r4, [sp, #4]
    player->frames = (const uint16_t**)frames;
    player->delays = delays;
    player->frame_count = frame_count;
    player->width = width;
 80008a2:	8184      	strh	r4, [r0, #12]
    player->delays = delays;
 80008a4:	e9c0 1200 	strd	r1, r2, [r0]
    player->height = height;
    player->current_frame = 0;
 80008a8:	2400      	movs	r4, #0
    player->last_frame_time = 0;
    player->default_delay_ms = 100;
 80008aa:	2164      	movs	r1, #100	@ 0x64
    player->is_playing = 1;
 80008ac:	2201      	movs	r2, #1
    player->frame_count = frame_count;
 80008ae:	6083      	str	r3, [r0, #8]
                     uint32_t frame_count, uint16_t width, uint16_t height) {
 80008b0:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    player->default_delay_ms = 100;
 80008b4:	8301      	strh	r1, [r0, #24]
    player->current_frame = 0;
 80008b6:	e9c0 4404 	strd	r4, r4, [r0, #16]
    player->is_playing = 1;
 80008ba:	7682      	strb	r2, [r0, #26]
}
 80008bc:	f85d 4b04 	ldr.w	r4, [sp], #4
    player->height = height;
 80008c0:	81c3      	strh	r3, [r0, #14]
}
 80008c2:	4770      	bx	lr

080008c4 <GIF_Player_Start>:

void GIF_Player_Start(GIF_Player *player) {
    player->is_playing = 1;
 80008c4:	2301      	movs	r3, #1
 80008c6:	7683      	strb	r3, [r0, #26]
}
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop

080008cc <GIF_Player_Update>:
void GIF_Player_SetSpeed(GIF_Player *player, uint16_t delay_ms) {
    player->default_delay_ms = delay_ms;
}

void GIF_Player_Update(GIF_Player *player) {
    if (!player->is_playing) return;
 80008cc:	7e83      	ldrb	r3, [r0, #26]
 80008ce:	b903      	cbnz	r3, 80008d2 <GIF_Player_Update+0x6>
 80008d0:	4770      	bx	lr
void GIF_Player_Update(GIF_Player *player) {
 80008d2:	b530      	push	{r4, r5, lr}
 80008d4:	4604      	mov	r4, r0
 80008d6:	b083      	sub	sp, #12

    uint32_t current_time = HAL_GetTick();
 80008d8:	f000 f86e 	bl	80009b8 <HAL_GetTick>

    // Default delay
    uint16_t current_delay = (player->delays != NULL) ?
 80008dc:	6863      	ldr	r3, [r4, #4]
    uint32_t current_time = HAL_GetTick();
 80008de:	4605      	mov	r5, r0
    uint16_t current_delay = (player->delays != NULL) ?
 80008e0:	b1eb      	cbz	r3, 800091e <GIF_Player_Update+0x52>
                            player->delays[player->current_frame] :
 80008e2:	6922      	ldr	r2, [r4, #16]
    uint16_t current_delay = (player->delays != NULL) ?
 80008e4:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
                            player->default_delay_ms;

    if (current_time - player->last_frame_time >= current_delay) {
 80008e8:	6963      	ldr	r3, [r4, #20]
 80008ea:	1aeb      	subs	r3, r5, r3
 80008ec:	4293      	cmp	r3, r2
 80008ee:	d201      	bcs.n	80008f4 <GIF_Player_Update+0x28>
        // Display output
        ST7735_DrawImage(0, 0, player->width, player->height, current_frame_data);

        player->last_frame_time = current_time;
    }
}
 80008f0:	b003      	add	sp, #12
 80008f2:	bd30      	pop	{r4, r5, pc}
        player->current_frame = (player->current_frame + 1) % player->frame_count;
 80008f4:	6922      	ldr	r2, [r4, #16]
 80008f6:	68a3      	ldr	r3, [r4, #8]
 80008f8:	3201      	adds	r2, #1
 80008fa:	fbb2 f1f3 	udiv	r1, r2, r3
 80008fe:	fb03 2211 	mls	r2, r3, r1, r2
        const uint16_t *current_frame_data = player->frames[player->current_frame];
 8000902:	6821      	ldr	r1, [r4, #0]
        ST7735_DrawImage(0, 0, player->width, player->height, current_frame_data);
 8000904:	89e3      	ldrh	r3, [r4, #14]
 8000906:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
        player->current_frame = (player->current_frame + 1) % player->frame_count;
 800090a:	6122      	str	r2, [r4, #16]
        ST7735_DrawImage(0, 0, player->width, player->height, current_frame_data);
 800090c:	9100      	str	r1, [sp, #0]
 800090e:	2100      	movs	r1, #0
 8000910:	89a2      	ldrh	r2, [r4, #12]
 8000912:	4608      	mov	r0, r1
 8000914:	f001 f9ca 	bl	8001cac <ST7735_DrawImage>
        player->last_frame_time = current_time;
 8000918:	6165      	str	r5, [r4, #20]
}
 800091a:	b003      	add	sp, #12
 800091c:	bd30      	pop	{r4, r5, pc}
    uint16_t current_delay = (player->delays != NULL) ?
 800091e:	8b22      	ldrh	r2, [r4, #24]
 8000920:	e7e2      	b.n	80008e8 <GIF_Player_Update+0x1c>
 8000922:	bf00      	nop

08000924 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000924:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000926:	4a0e      	ldr	r2, [pc, #56]	@ (8000960 <HAL_InitTick+0x3c>)
 8000928:	4b0e      	ldr	r3, [pc, #56]	@ (8000964 <HAL_InitTick+0x40>)
 800092a:	7812      	ldrb	r2, [r2, #0]
{
 800092c:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800092e:	6818      	ldr	r0, [r3, #0]
 8000930:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000934:	fbb3 f3f2 	udiv	r3, r3, r2
 8000938:	fbb0 f0f3 	udiv	r0, r0, r3
 800093c:	f000 f8b0 	bl	8000aa0 <HAL_SYSTICK_Config>
 8000940:	b908      	cbnz	r0, 8000946 <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000942:	2d0f      	cmp	r5, #15
 8000944:	d901      	bls.n	800094a <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000946:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000948:	bd38      	pop	{r3, r4, r5, pc}
 800094a:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800094c:	4602      	mov	r2, r0
 800094e:	4629      	mov	r1, r5
 8000950:	f04f 30ff 	mov.w	r0, #4294967295
 8000954:	f000 f85a 	bl	8000a0c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000958:	4b03      	ldr	r3, [pc, #12]	@ (8000968 <HAL_InitTick+0x44>)
 800095a:	4620      	mov	r0, r4
 800095c:	601d      	str	r5, [r3, #0]
}
 800095e:	bd38      	pop	{r3, r4, r5, pc}
 8000960:	20000004 	.word	0x20000004
 8000964:	20000000 	.word	0x20000000
 8000968:	20000008 	.word	0x20000008

0800096c <HAL_Init>:
{
 800096c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800096e:	4b0b      	ldr	r3, [pc, #44]	@ (800099c <HAL_Init+0x30>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8000976:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800097e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000980:	681a      	ldr	r2, [r3, #0]
 8000982:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000986:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000988:	2003      	movs	r0, #3
 800098a:	f000 f82d 	bl	80009e8 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800098e:	200f      	movs	r0, #15
 8000990:	f7ff ffc8 	bl	8000924 <HAL_InitTick>
  HAL_MspInit();
 8000994:	f7ff feb0 	bl	80006f8 <HAL_MspInit>
}
 8000998:	2000      	movs	r0, #0
 800099a:	bd08      	pop	{r3, pc}
 800099c:	40023c00 	.word	0x40023c00

080009a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009a0:	4a03      	ldr	r2, [pc, #12]	@ (80009b0 <HAL_IncTick+0x10>)
 80009a2:	4b04      	ldr	r3, [pc, #16]	@ (80009b4 <HAL_IncTick+0x14>)
 80009a4:	6811      	ldr	r1, [r2, #0]
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	440b      	add	r3, r1
 80009aa:	6013      	str	r3, [r2, #0]
}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	20000128 	.word	0x20000128
 80009b4:	20000004 	.word	0x20000004

080009b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009b8:	4b01      	ldr	r3, [pc, #4]	@ (80009c0 <HAL_GetTick+0x8>)
 80009ba:	6818      	ldr	r0, [r3, #0]
}
 80009bc:	4770      	bx	lr
 80009be:	bf00      	nop
 80009c0:	20000128 	.word	0x20000128

080009c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009c4:	b538      	push	{r3, r4, r5, lr}
 80009c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80009c8:	f7ff fff6 	bl	80009b8 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80009cc:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 80009ce:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 80009d0:	d002      	beq.n	80009d8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80009d2:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <HAL_Delay+0x20>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80009d8:	f7ff ffee 	bl	80009b8 <HAL_GetTick>
 80009dc:	1b40      	subs	r0, r0, r5
 80009de:	42a0      	cmp	r0, r4
 80009e0:	d3fa      	bcc.n	80009d8 <HAL_Delay+0x14>
  {
  }
}
 80009e2:	bd38      	pop	{r3, r4, r5, pc}
 80009e4:	20000004 	.word	0x20000004

080009e8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e8:	4907      	ldr	r1, [pc, #28]	@ (8000a08 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80009ea:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009ec:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ee:	f64f 00ff 	movw	r0, #63743	@ 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009f6:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009f8:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009fa:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000a02:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000a7c <HAL_NVIC_SetPriority+0x70>)
 8000a0e:	68db      	ldr	r3, [r3, #12]
 8000a10:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a14:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a16:	f1c3 0e07 	rsb	lr, r3, #7
 8000a1a:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1e:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a22:	bf28      	it	cs
 8000a24:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a28:	f1bc 0f06 	cmp.w	ip, #6
 8000a2c:	d91c      	bls.n	8000a68 <HAL_NVIC_SetPriority+0x5c>
 8000a2e:	f1a3 0c03 	sub.w	ip, r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a32:	f04f 33ff 	mov.w	r3, #4294967295
 8000a36:	fa03 f30c 	lsl.w	r3, r3, ip
 8000a3a:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a42:	fa03 f30e 	lsl.w	r3, r3, lr
 8000a46:	ea21 0303 	bic.w	r3, r1, r3
 8000a4a:	fa03 f30c 	lsl.w	r3, r3, ip
 8000a4e:	4313      	orrs	r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a50:	011b      	lsls	r3, r3, #4
  if ((int32_t)(IRQn) >= 0)
 8000a52:	2800      	cmp	r0, #0
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a54:	b2db      	uxtb	r3, r3
  if ((int32_t)(IRQn) >= 0)
 8000a56:	db0a      	blt.n	8000a6e <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a58:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000a5c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000a60:	f880 3300 	strb.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000a64:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a68:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a6a:	4694      	mov	ip, r2
 8000a6c:	e7e7      	b.n	8000a3e <HAL_NVIC_SetPriority+0x32>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a6e:	4a04      	ldr	r2, [pc, #16]	@ (8000a80 <HAL_NVIC_SetPriority+0x74>)
 8000a70:	f000 000f 	and.w	r0, r0, #15
 8000a74:	4402      	add	r2, r0
 8000a76:	7613      	strb	r3, [r2, #24]
 8000a78:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a7c:	e000ed00 	.word	0xe000ed00
 8000a80:	e000ecfc 	.word	0xe000ecfc

08000a84 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000a84:	2800      	cmp	r0, #0
 8000a86:	db07      	blt.n	8000a98 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a88:	4a04      	ldr	r2, [pc, #16]	@ (8000a9c <HAL_NVIC_EnableIRQ+0x18>)
 8000a8a:	0941      	lsrs	r1, r0, #5
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	f000 001f 	and.w	r0, r0, #31
 8000a92:	4083      	lsls	r3, r0
 8000a94:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000e100 	.word	0xe000e100

08000aa0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aa0:	3801      	subs	r0, #1
 8000aa2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000aa6:	d301      	bcc.n	8000aac <HAL_SYSTICK_Config+0xc>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aa8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000aaa:	4770      	bx	lr
{
 8000aac:	b410      	push	{r4}
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aae:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab2:	4c07      	ldr	r4, [pc, #28]	@ (8000ad0 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ab6:	f04f 0cf0 	mov.w	ip, #240	@ 0xf0
 8000aba:	f884 c023 	strb.w	ip, [r4, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000abe:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ac2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac4:	619a      	str	r2, [r3, #24]
}
 8000ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000aca:	6119      	str	r1, [r3, #16]
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000ad4:	b538      	push	{r3, r4, r5, lr}
 8000ad6:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8000ad8:	f7ff ff6e 	bl	80009b8 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000adc:	2c00      	cmp	r4, #0
 8000ade:	d06b      	beq.n	8000bb8 <HAL_DMA_Init+0xe4>

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000ae0:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(hdma);
 8000ae2:	2200      	movs	r2, #0
  hdma->State = HAL_DMA_STATE_BUSY;
 8000ae4:	2102      	movs	r1, #2
 8000ae6:	f884 1035 	strb.w	r1, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8000aea:	f884 2034 	strb.w	r2, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	f022 0201 	bic.w	r2, r2, #1
 8000af4:	4605      	mov	r5, r0
 8000af6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000af8:	e005      	b.n	8000b06 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000afa:	f7ff ff5d 	bl	80009b8 <HAL_GetTick>
 8000afe:	1b43      	subs	r3, r0, r5
 8000b00:	2b05      	cmp	r3, #5
 8000b02:	d837      	bhi.n	8000b74 <HAL_DMA_Init+0xa0>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b04:	6823      	ldr	r3, [r4, #0]
 8000b06:	681a      	ldr	r2, [r3, #0]
 8000b08:	07d1      	lsls	r1, r2, #31
 8000b0a:	d4f6      	bmi.n	8000afa <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b0c:	e9d4 2001 	ldrd	r2, r0, [r4, #4]
 8000b10:	68e1      	ldr	r1, [r4, #12]
 8000b12:	4302      	orrs	r2, r0
 8000b14:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b16:	e9d4 5104 	ldrd	r5, r1, [r4, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b1a:	69a0      	ldr	r0, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b1c:	432a      	orrs	r2, r5
 8000b1e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b20:	69e1      	ldr	r1, [r4, #28]
  tmp = hdma->Instance->CR;
 8000b22:	681d      	ldr	r5, [r3, #0]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b24:	4302      	orrs	r2, r0
 8000b26:	430a      	orrs	r2, r1
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000b28:	4931      	ldr	r1, [pc, #196]	@ (8000bf0 <HAL_DMA_Init+0x11c>)
 8000b2a:	4029      	ands	r1, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b2c:	6a25      	ldr	r5, [r4, #32]
 8000b2e:	432a      	orrs	r2, r5
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b30:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b32:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000b34:	2904      	cmp	r1, #4
 8000b36:	d024      	beq.n	8000b82 <HAL_DMA_Init+0xae>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000b38:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000b3a:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000b3c:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000b40:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000b42:	b2d8      	uxtb	r0, r3
 8000b44:	4a2b      	ldr	r2, [pc, #172]	@ (8000bf4 <HAL_DMA_Init+0x120>)
  hdma->Instance->FCR = tmp;
 8000b46:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000b48:	3810      	subs	r0, #16
 8000b4a:	fba2 5200 	umull	r5, r2, r2, r0
 8000b4e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000b50:	4929      	ldr	r1, [pc, #164]	@ (8000bf8 <HAL_DMA_Init+0x124>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000b52:	f36f 0309 	bfc	r3, #0, #10
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000b56:	5c89      	ldrb	r1, [r1, r2]
 8000b58:	65e1      	str	r1, [r4, #92]	@ 0x5c
  if (stream_number > 3U)
 8000b5a:	285f      	cmp	r0, #95	@ 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8000b5c:	bf88      	it	hi
 8000b5e:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b60:	223f      	movs	r2, #63	@ 0x3f
 8000b62:	408a      	lsls	r2, r1
 8000b64:	65a3      	str	r3, [r4, #88]	@ 0x58
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b66:	2000      	movs	r0, #0
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b68:	609a      	str	r2, [r3, #8]
  hdma->State = HAL_DMA_STATE_READY;
 8000b6a:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000b6c:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8000b6e:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
}
 8000b72:	bd38      	pop	{r3, r4, r5, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b74:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b76:	2220      	movs	r2, #32
 8000b78:	6562      	str	r2, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b7a:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      return HAL_TIMEOUT;
 8000b7e:	4618      	mov	r0, r3
}
 8000b80:	bd38      	pop	{r3, r4, r5, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000b82:	e9d4 510b 	ldrd	r5, r1, [r4, #44]	@ 0x2c
 8000b86:	4329      	orrs	r1, r5
 8000b88:	4311      	orrs	r1, r2
  hdma->Instance->CR = tmp;  
 8000b8a:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 8000b8c:	6959      	ldr	r1, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8000b8e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000b90:	f021 0107 	bic.w	r1, r1, #7
 8000b94:	4311      	orrs	r1, r2
    tmp |= hdma->Init.FIFOThreshold;
 8000b96:	f041 0104 	orr.w	r1, r1, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000b9a:	2d00      	cmp	r5, #0
 8000b9c:	d0d1      	beq.n	8000b42 <HAL_DMA_Init+0x6e>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8000b9e:	b968      	cbnz	r0, 8000bbc <HAL_DMA_Init+0xe8>
  {
    switch (tmp)
 8000ba0:	2a01      	cmp	r2, #1
 8000ba2:	d021      	beq.n	8000be8 <HAL_DMA_Init+0x114>
 8000ba4:	f032 0202 	bics.w	r2, r2, #2
 8000ba8:	d1cb      	bne.n	8000b42 <HAL_DMA_Init+0x6e>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8000baa:	01ea      	lsls	r2, r5, #7
 8000bac:	d5c9      	bpl.n	8000b42 <HAL_DMA_Init+0x6e>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000bae:	2240      	movs	r2, #64	@ 0x40
        hdma->State = HAL_DMA_STATE_READY;
 8000bb0:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000bb2:	6562      	str	r2, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8000bb4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    return HAL_ERROR;
 8000bb8:	2001      	movs	r0, #1
}
 8000bba:	bd38      	pop	{r3, r4, r5, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8000bbc:	f5b0 5f00 	cmp.w	r0, #8192	@ 0x2000
 8000bc0:	d004      	beq.n	8000bcc <HAL_DMA_Init+0xf8>
    switch (tmp)
 8000bc2:	2a02      	cmp	r2, #2
 8000bc4:	d9f3      	bls.n	8000bae <HAL_DMA_Init+0xda>
 8000bc6:	2a03      	cmp	r2, #3
 8000bc8:	d0ef      	beq.n	8000baa <HAL_DMA_Init+0xd6>
 8000bca:	e7ba      	b.n	8000b42 <HAL_DMA_Init+0x6e>
    switch (tmp)
 8000bcc:	2a03      	cmp	r2, #3
 8000bce:	d8b8      	bhi.n	8000b42 <HAL_DMA_Init+0x6e>
 8000bd0:	a001      	add	r0, pc, #4	@ (adr r0, 8000bd8 <HAL_DMA_Init+0x104>)
 8000bd2:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 8000bd6:	bf00      	nop
 8000bd8:	08000baf 	.word	0x08000baf
 8000bdc:	08000bab 	.word	0x08000bab
 8000be0:	08000baf 	.word	0x08000baf
 8000be4:	08000be9 	.word	0x08000be9
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8000be8:	f1b5 7fc0 	cmp.w	r5, #25165824	@ 0x1800000
 8000bec:	d1a9      	bne.n	8000b42 <HAL_DMA_Init+0x6e>
 8000bee:	e7de      	b.n	8000bae <HAL_DMA_Init+0xda>
 8000bf0:	f010803f 	.word	0xf010803f
 8000bf4:	aaaaaaab 	.word	0xaaaaaaab
 8000bf8:	08029db4 	.word	0x08029db4

08000bfc <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000bfc:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 8000c00:	2b02      	cmp	r3, #2
 8000c02:	d003      	beq.n	8000c0c <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c04:	2380      	movs	r3, #128	@ 0x80
 8000c06:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 8000c08:	2001      	movs	r0, #1
 8000c0a:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8000c0c:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8000c0e:	2305      	movs	r3, #5
 8000c10:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 8000c14:	6813      	ldr	r3, [r2, #0]
 8000c16:	f023 0301 	bic.w	r3, r3, #1
  return HAL_OK;
 8000c1a:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8000c1c:	6013      	str	r3, [r2, #0]
}
 8000c1e:	4770      	bx	lr

08000c20 <HAL_DMA_IRQHandler>:
{
 8000c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c22:	b083      	sub	sp, #12
  uint32_t timeout = SystemCoreClock / 9600U;
 8000c24:	4a67      	ldr	r2, [pc, #412]	@ (8000dc4 <HAL_DMA_IRQHandler+0x1a4>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000c26:	6d87      	ldr	r7, [r0, #88]	@ 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8000c28:	6816      	ldr	r6, [r2, #0]
  __IO uint32_t count = 0U;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c2e:	6dc3      	ldr	r3, [r0, #92]	@ 0x5c
  tmpisr = regs->ISR;
 8000c30:	683d      	ldr	r5, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c32:	2208      	movs	r2, #8
 8000c34:	409a      	lsls	r2, r3
 8000c36:	422a      	tst	r2, r5
{
 8000c38:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c3a:	d003      	beq.n	8000c44 <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000c3c:	6801      	ldr	r1, [r0, #0]
 8000c3e:	6808      	ldr	r0, [r1, #0]
 8000c40:	0740      	lsls	r0, r0, #29
 8000c42:	d478      	bmi.n	8000d36 <HAL_DMA_IRQHandler+0x116>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c44:	2201      	movs	r2, #1
 8000c46:	409a      	lsls	r2, r3
 8000c48:	422a      	tst	r2, r5
 8000c4a:	d003      	beq.n	8000c54 <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000c4c:	6821      	ldr	r1, [r4, #0]
 8000c4e:	6949      	ldr	r1, [r1, #20]
 8000c50:	0608      	lsls	r0, r1, #24
 8000c52:	d46a      	bmi.n	8000d2a <HAL_DMA_IRQHandler+0x10a>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c54:	2204      	movs	r2, #4
 8000c56:	409a      	lsls	r2, r3
 8000c58:	422a      	tst	r2, r5
 8000c5a:	d003      	beq.n	8000c64 <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000c5c:	6821      	ldr	r1, [r4, #0]
 8000c5e:	6809      	ldr	r1, [r1, #0]
 8000c60:	0789      	lsls	r1, r1, #30
 8000c62:	d45c      	bmi.n	8000d1e <HAL_DMA_IRQHandler+0xfe>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000c64:	2210      	movs	r2, #16
 8000c66:	409a      	lsls	r2, r3
 8000c68:	422a      	tst	r2, r5
 8000c6a:	d003      	beq.n	8000c74 <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000c6c:	6821      	ldr	r1, [r4, #0]
 8000c6e:	6808      	ldr	r0, [r1, #0]
 8000c70:	0700      	lsls	r0, r0, #28
 8000c72:	d441      	bmi.n	8000cf8 <HAL_DMA_IRQHandler+0xd8>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000c74:	2220      	movs	r2, #32
 8000c76:	409a      	lsls	r2, r3
 8000c78:	422a      	tst	r2, r5
 8000c7a:	d014      	beq.n	8000ca6 <HAL_DMA_IRQHandler+0x86>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000c7c:	6821      	ldr	r1, [r4, #0]
 8000c7e:	6808      	ldr	r0, [r1, #0]
 8000c80:	06c0      	lsls	r0, r0, #27
 8000c82:	d510      	bpl.n	8000ca6 <HAL_DMA_IRQHandler+0x86>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000c84:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000c86:	f894 2035 	ldrb.w	r2, [r4, #53]	@ 0x35
 8000c8a:	2a05      	cmp	r2, #5
 8000c8c:	d063      	beq.n	8000d56 <HAL_DMA_IRQHandler+0x136>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c8e:	680b      	ldr	r3, [r1, #0]
 8000c90:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c94:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000c96:	d07e      	beq.n	8000d96 <HAL_DMA_IRQHandler+0x176>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000c98:	0319      	lsls	r1, r3, #12
 8000c9a:	f140 8089 	bpl.w	8000db0 <HAL_DMA_IRQHandler+0x190>
        if(hdma->XferCpltCallback != NULL)
 8000c9e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8000ca0:	b10b      	cbz	r3, 8000ca6 <HAL_DMA_IRQHandler+0x86>
          hdma->XferCpltCallback(hdma);
 8000ca2:	4620      	mov	r0, r4
 8000ca4:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000ca6:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000ca8:	b323      	cbz	r3, 8000cf4 <HAL_DMA_IRQHandler+0xd4>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000caa:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8000cac:	07da      	lsls	r2, r3, #31
 8000cae:	d51a      	bpl.n	8000ce6 <HAL_DMA_IRQHandler+0xc6>
      __HAL_DMA_DISABLE(hdma);
 8000cb0:	6822      	ldr	r2, [r4, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000cb2:	4945      	ldr	r1, [pc, #276]	@ (8000dc8 <HAL_DMA_IRQHandler+0x1a8>)
      hdma->State = HAL_DMA_STATE_ABORT;
 8000cb4:	2305      	movs	r3, #5
 8000cb6:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
      __HAL_DMA_DISABLE(hdma);
 8000cba:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000cbc:	fba1 1606 	umull	r1, r6, r1, r6
      __HAL_DMA_DISABLE(hdma);
 8000cc0:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8000cc4:	0ab6      	lsrs	r6, r6, #10
      __HAL_DMA_DISABLE(hdma);
 8000cc6:	6013      	str	r3, [r2, #0]
 8000cc8:	e002      	b.n	8000cd0 <HAL_DMA_IRQHandler+0xb0>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000cca:	6813      	ldr	r3, [r2, #0]
 8000ccc:	07db      	lsls	r3, r3, #31
 8000cce:	d504      	bpl.n	8000cda <HAL_DMA_IRQHandler+0xba>
        if (++count > timeout)
 8000cd0:	9b01      	ldr	r3, [sp, #4]
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	42b3      	cmp	r3, r6
 8000cd6:	9301      	str	r3, [sp, #4]
 8000cd8:	d9f7      	bls.n	8000cca <HAL_DMA_IRQHandler+0xaa>
      hdma->State = HAL_DMA_STATE_READY;
 8000cda:	2201      	movs	r2, #1
      __HAL_UNLOCK(hdma);
 8000cdc:	2300      	movs	r3, #0
      hdma->State = HAL_DMA_STATE_READY;
 8000cde:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
      __HAL_UNLOCK(hdma);
 8000ce2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    if(hdma->XferErrorCallback != NULL)
 8000ce6:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000ce8:	b123      	cbz	r3, 8000cf4 <HAL_DMA_IRQHandler+0xd4>
      hdma->XferErrorCallback(hdma);
 8000cea:	4620      	mov	r0, r4
}
 8000cec:	b003      	add	sp, #12
 8000cee:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      hdma->XferErrorCallback(hdma);
 8000cf2:	4718      	bx	r3
}
 8000cf4:	b003      	add	sp, #12
 8000cf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000cf8:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000cfa:	680a      	ldr	r2, [r1, #0]
 8000cfc:	f412 2f80 	tst.w	r2, #262144	@ 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d00:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d02:	d122      	bne.n	8000d4a <HAL_DMA_IRQHandler+0x12a>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d04:	05d2      	lsls	r2, r2, #23
 8000d06:	d403      	bmi.n	8000d10 <HAL_DMA_IRQHandler+0xf0>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d08:	680a      	ldr	r2, [r1, #0]
 8000d0a:	f022 0208 	bic.w	r2, r2, #8
 8000d0e:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8000d10:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000d12:	2a00      	cmp	r2, #0
 8000d14:	d0ae      	beq.n	8000c74 <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 8000d16:	4620      	mov	r0, r4
 8000d18:	4790      	blx	r2
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000d1a:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8000d1c:	e7aa      	b.n	8000c74 <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000d1e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000d20:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000d22:	f042 0204 	orr.w	r2, r2, #4
 8000d26:	6562      	str	r2, [r4, #84]	@ 0x54
 8000d28:	e79c      	b.n	8000c64 <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000d2a:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000d2c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000d2e:	f042 0202 	orr.w	r2, r2, #2
 8000d32:	6562      	str	r2, [r4, #84]	@ 0x54
 8000d34:	e78e      	b.n	8000c54 <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000d36:	6808      	ldr	r0, [r1, #0]
 8000d38:	f020 0004 	bic.w	r0, r0, #4
 8000d3c:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000d3e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000d40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8000d42:	f042 0201 	orr.w	r2, r2, #1
 8000d46:	6562      	str	r2, [r4, #84]	@ 0x54
 8000d48:	e77c      	b.n	8000c44 <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d4a:	0311      	lsls	r1, r2, #12
 8000d4c:	d5e0      	bpl.n	8000d10 <HAL_DMA_IRQHandler+0xf0>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000d4e:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000d50:	2a00      	cmp	r2, #0
 8000d52:	d1e0      	bne.n	8000d16 <HAL_DMA_IRQHandler+0xf6>
 8000d54:	e78e      	b.n	8000c74 <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000d56:	680a      	ldr	r2, [r1, #0]
 8000d58:	f022 0216 	bic.w	r2, r2, #22
 8000d5c:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000d5e:	694a      	ldr	r2, [r1, #20]
 8000d60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000d64:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000d66:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8000d68:	b33a      	cbz	r2, 8000dba <HAL_DMA_IRQHandler+0x19a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000d6a:	680a      	ldr	r2, [r1, #0]
 8000d6c:	f022 0208 	bic.w	r2, r2, #8
 8000d70:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d72:	223f      	movs	r2, #63	@ 0x3f
 8000d74:	fa02 f303 	lsl.w	r3, r2, r3
        if(hdma->XferAbortCallback != NULL)
 8000d78:	6d21      	ldr	r1, [r4, #80]	@ 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000d7a:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8000d7c:	2201      	movs	r2, #1
        __HAL_UNLOCK(hdma);
 8000d7e:	2300      	movs	r3, #0
        hdma->State = HAL_DMA_STATE_READY;
 8000d80:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8000d84:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        if(hdma->XferAbortCallback != NULL)
 8000d88:	2900      	cmp	r1, #0
 8000d8a:	d0b3      	beq.n	8000cf4 <HAL_DMA_IRQHandler+0xd4>
          hdma->XferAbortCallback(hdma);
 8000d8c:	4620      	mov	r0, r4
}
 8000d8e:	b003      	add	sp, #12
 8000d90:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hdma->XferAbortCallback(hdma);
 8000d94:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000d96:	f413 7380 	ands.w	r3, r3, #256	@ 0x100
 8000d9a:	d180      	bne.n	8000c9e <HAL_DMA_IRQHandler+0x7e>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000d9c:	680a      	ldr	r2, [r1, #0]
 8000d9e:	f022 0210 	bic.w	r2, r2, #16
 8000da2:	600a      	str	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8000da4:	2201      	movs	r2, #1
 8000da6:	f884 2035 	strb.w	r2, [r4, #53]	@ 0x35
          __HAL_UNLOCK(hdma);
 8000daa:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
 8000dae:	e776      	b.n	8000c9e <HAL_DMA_IRQHandler+0x7e>
          if(hdma->XferM1CpltCallback != NULL)
 8000db0:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f47f af75 	bne.w	8000ca2 <HAL_DMA_IRQHandler+0x82>
 8000db8:	e775      	b.n	8000ca6 <HAL_DMA_IRQHandler+0x86>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000dba:	6ca2      	ldr	r2, [r4, #72]	@ 0x48
 8000dbc:	2a00      	cmp	r2, #0
 8000dbe:	d1d4      	bne.n	8000d6a <HAL_DMA_IRQHandler+0x14a>
 8000dc0:	e7d7      	b.n	8000d72 <HAL_DMA_IRQHandler+0x152>
 8000dc2:	bf00      	nop
 8000dc4:	20000000 	.word	0x20000000
 8000dc8:	1b4e81b5 	.word	0x1b4e81b5

08000dcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dd0:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dd2:	680c      	ldr	r4, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd4:	f8df a1c8 	ldr.w	sl, [pc, #456]	@ 8000fa0 <HAL_GPIO_Init+0x1d4>
{
 8000dd8:	b085      	sub	sp, #20
    ioposition = 0x01U << position;
 8000dda:	f04f 0b01 	mov.w	fp, #1

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000dde:	4689      	mov	r9, r1
 8000de0:	e002      	b.n	8000de8 <HAL_GPIO_Init+0x1c>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000de2:	3301      	adds	r3, #1
 8000de4:	2b10      	cmp	r3, #16
 8000de6:	d07d      	beq.n	8000ee4 <HAL_GPIO_Init+0x118>
    ioposition = 0x01U << position;
 8000de8:	fa0b f203 	lsl.w	r2, fp, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000dec:	ea02 0804 	and.w	r8, r2, r4
    if(iocurrent == ioposition)
 8000df0:	43a2      	bics	r2, r4
 8000df2:	d1f6      	bne.n	8000de2 <HAL_GPIO_Init+0x16>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000df4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8000df8:	f001 0c03 	and.w	ip, r1, #3
 8000dfc:	005a      	lsls	r2, r3, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000dfe:	2503      	movs	r5, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e00:	f10c 36ff 	add.w	r6, ip, #4294967295
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e04:	4095      	lsls	r5, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e06:	2e01      	cmp	r6, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e08:	ea6f 0505 	mvn.w	r5, r5
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e0c:	d96d      	bls.n	8000eea <HAL_GPIO_Init+0x11e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e0e:	f1bc 0f03 	cmp.w	ip, #3
 8000e12:	f040 80b4 	bne.w	8000f7e <HAL_GPIO_Init+0x1b2>
      temp = GPIOx->MODER;
 8000e16:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e18:	fa0c f202 	lsl.w	r2, ip, r2
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e1c:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e1e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e20:	f411 3f40 	tst.w	r1, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8000e24:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e26:	d0dc      	beq.n	8000de2 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e28:	2200      	movs	r2, #0
 8000e2a:	9203      	str	r2, [sp, #12]
 8000e2c:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8000e30:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000e34:	f8ca 2044 	str.w	r2, [sl, #68]	@ 0x44
 8000e38:	f8da 2044 	ldr.w	r2, [sl, #68]	@ 0x44
 8000e3c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000e40:	9203      	str	r2, [sp, #12]
 8000e42:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e44:	f023 0203 	bic.w	r2, r3, #3
 8000e48:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e4c:	f003 0603 	and.w	r6, r3, #3
 8000e50:	270f      	movs	r7, #15
 8000e52:	f502 329c 	add.w	r2, r2, #79872	@ 0x13800
 8000e56:	00b6      	lsls	r6, r6, #2
 8000e58:	fa07 fc06 	lsl.w	ip, r7, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e5c:	4f4d      	ldr	r7, [pc, #308]	@ (8000f94 <HAL_GPIO_Init+0x1c8>)
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e5e:	6895      	ldr	r5, [r2, #8]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e60:	42b8      	cmp	r0, r7
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e62:	ea25 050c 	bic.w	r5, r5, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000e66:	d015      	beq.n	8000e94 <HAL_GPIO_Init+0xc8>
 8000e68:	f507 6780 	add.w	r7, r7, #1024	@ 0x400
 8000e6c:	42b8      	cmp	r0, r7
 8000e6e:	d074      	beq.n	8000f5a <HAL_GPIO_Init+0x18e>
 8000e70:	4f49      	ldr	r7, [pc, #292]	@ (8000f98 <HAL_GPIO_Init+0x1cc>)
 8000e72:	42b8      	cmp	r0, r7
 8000e74:	d077      	beq.n	8000f66 <HAL_GPIO_Init+0x19a>
 8000e76:	f8df c12c 	ldr.w	ip, [pc, #300]	@ 8000fa4 <HAL_GPIO_Init+0x1d8>
 8000e7a:	4560      	cmp	r0, ip
 8000e7c:	d079      	beq.n	8000f72 <HAL_GPIO_Init+0x1a6>
 8000e7e:	f8df c128 	ldr.w	ip, [pc, #296]	@ 8000fa8 <HAL_GPIO_Init+0x1dc>
 8000e82:	4560      	cmp	r0, ip
 8000e84:	bf0c      	ite	eq
 8000e86:	f04f 0c04 	moveq.w	ip, #4
 8000e8a:	f04f 0c07 	movne.w	ip, #7
 8000e8e:	fa0c f606 	lsl.w	r6, ip, r6
 8000e92:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e94:	6095      	str	r5, [r2, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e96:	4a41      	ldr	r2, [pc, #260]	@ (8000f9c <HAL_GPIO_Init+0x1d0>)
 8000e98:	6892      	ldr	r2, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e9a:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 8000e9c:	ea6f 0508 	mvn.w	r5, r8
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8000ea0:	4e3e      	ldr	r6, [pc, #248]	@ (8000f9c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8000ea2:	bf54      	ite	pl
 8000ea4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8000ea6:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8000eaa:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8000eac:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8000eae:	4e3b      	ldr	r6, [pc, #236]	@ (8000f9c <HAL_GPIO_Init+0x1d0>)
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000eb0:	028f      	lsls	r7, r1, #10
        temp &= ~((uint32_t)iocurrent);
 8000eb2:	bf54      	ite	pl
 8000eb4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8000eb6:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->FTSR = temp;
 8000eba:	60f2      	str	r2, [r6, #12]

        temp = EXTI->EMR;
 8000ebc:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ebe:	038e      	lsls	r6, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8000ec0:	4e36      	ldr	r6, [pc, #216]	@ (8000f9c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8000ec2:	bf54      	ite	pl
 8000ec4:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8000ec6:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8000eca:	6072      	str	r2, [r6, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000ecc:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000ece:	03c9      	lsls	r1, r1, #15
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ed0:	f103 0301 	add.w	r3, r3, #1
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8000ed4:	4931      	ldr	r1, [pc, #196]	@ (8000f9c <HAL_GPIO_Init+0x1d0>)
        temp &= ~((uint32_t)iocurrent);
 8000ed6:	bf54      	ite	pl
 8000ed8:	402a      	andpl	r2, r5
          temp |= iocurrent;
 8000eda:	ea48 0202 	orrmi.w	r2, r8, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ede:	2b10      	cmp	r3, #16
        EXTI->IMR = temp;
 8000ee0:	600a      	str	r2, [r1, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ee2:	d181      	bne.n	8000de8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ee4:	b005      	add	sp, #20
 8000ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR; 
 8000eea:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eec:	ea06 0e05 	and.w	lr, r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ef0:	f8d9 600c 	ldr.w	r6, [r9, #12]
 8000ef4:	4096      	lsls	r6, r2
 8000ef6:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OSPEEDR = temp;
 8000efa:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8000efc:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000efe:	ea26 0e08 	bic.w	lr, r6, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f02:	f3c1 1600 	ubfx	r6, r1, #4, #1
 8000f06:	409e      	lsls	r6, r3
 8000f08:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->OTYPER = temp;
 8000f0c:	6046      	str	r6, [r0, #4]
        temp = GPIOx->PUPDR;
 8000f0e:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f10:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f14:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8000f18:	4096      	lsls	r6, r2
 8000f1a:	ea46 060e 	orr.w	r6, r6, lr
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f1e:	f1bc 0f02 	cmp.w	ip, #2
        GPIOx->PUPDR = temp;
 8000f22:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f24:	f47f af77 	bne.w	8000e16 <HAL_GPIO_Init+0x4a>
        temp = GPIOx->AFR[position >> 3U];
 8000f28:	08de      	lsrs	r6, r3, #3
 8000f2a:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8000f2e:	9601      	str	r6, [sp, #4]
 8000f30:	6a37      	ldr	r7, [r6, #32]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f32:	f8d9 6010 	ldr.w	r6, [r9, #16]
        temp = GPIOx->AFR[position >> 3U];
 8000f36:	9700      	str	r7, [sp, #0]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f38:	f003 0e07 	and.w	lr, r3, #7
 8000f3c:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000f40:	270f      	movs	r7, #15
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f42:	fa06 f60e 	lsl.w	r6, r6, lr
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f46:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000f4a:	9f00      	ldr	r7, [sp, #0]
 8000f4c:	ea27 0e0e 	bic.w	lr, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000f50:	9f01      	ldr	r7, [sp, #4]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f52:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000f56:	623e      	str	r6, [r7, #32]
 8000f58:	e75d      	b.n	8000e16 <HAL_GPIO_Init+0x4a>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f5a:	f04f 0c01 	mov.w	ip, #1
 8000f5e:	fa0c f606 	lsl.w	r6, ip, r6
 8000f62:	4335      	orrs	r5, r6
 8000f64:	e796      	b.n	8000e94 <HAL_GPIO_Init+0xc8>
 8000f66:	f04f 0c02 	mov.w	ip, #2
 8000f6a:	fa0c f606 	lsl.w	r6, ip, r6
 8000f6e:	4335      	orrs	r5, r6
 8000f70:	e790      	b.n	8000e94 <HAL_GPIO_Init+0xc8>
 8000f72:	f04f 0c03 	mov.w	ip, #3
 8000f76:	fa0c f606 	lsl.w	r6, ip, r6
 8000f7a:	4335      	orrs	r5, r6
 8000f7c:	e78a      	b.n	8000e94 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->PUPDR;
 8000f7e:	68c6      	ldr	r6, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f80:	ea06 0e05 	and.w	lr, r6, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f84:	f8d9 6008 	ldr.w	r6, [r9, #8]
 8000f88:	4096      	lsls	r6, r2
 8000f8a:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->PUPDR = temp;
 8000f8e:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f90:	e741      	b.n	8000e16 <HAL_GPIO_Init+0x4a>
 8000f92:	bf00      	nop
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40020800 	.word	0x40020800
 8000f9c:	40013c00 	.word	0x40013c00
 8000fa0:	40023800 	.word	0x40023800
 8000fa4:	40020c00 	.word	0x40020c00
 8000fa8:	40021000 	.word	0x40021000

08000fac <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000fac:	b902      	cbnz	r2, 8000fb0 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000fae:	0409      	lsls	r1, r1, #16
 8000fb0:	6181      	str	r1, [r0, #24]
  }
}
 8000fb2:	4770      	bx	lr

08000fb4 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000fb4:	2800      	cmp	r0, #0
 8000fb6:	f000 81d8 	beq.w	800136a <HAL_RCC_OscConfig+0x3b6>
{
 8000fba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fbe:	6803      	ldr	r3, [r0, #0]
 8000fc0:	07dd      	lsls	r5, r3, #31
{
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc6:	d52f      	bpl.n	8001028 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000fc8:	499d      	ldr	r1, [pc, #628]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 8000fca:	688a      	ldr	r2, [r1, #8]
 8000fcc:	f002 020c 	and.w	r2, r2, #12
 8000fd0:	2a04      	cmp	r2, #4
 8000fd2:	f000 80ec 	beq.w	80011ae <HAL_RCC_OscConfig+0x1fa>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000fd6:	688a      	ldr	r2, [r1, #8]
 8000fd8:	f002 020c 	and.w	r2, r2, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000fdc:	2a08      	cmp	r2, #8
 8000fde:	f000 80e2 	beq.w	80011a6 <HAL_RCC_OscConfig+0x1f2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fe2:	6863      	ldr	r3, [r4, #4]
 8000fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fe8:	f000 80eb 	beq.w	80011c2 <HAL_RCC_OscConfig+0x20e>
 8000fec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000ff0:	f000 8173 	beq.w	80012da <HAL_RCC_OscConfig+0x326>
 8000ff4:	4d92      	ldr	r5, [pc, #584]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 8000ff6:	682a      	ldr	r2, [r5, #0]
 8000ff8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000ffc:	602a      	str	r2, [r5, #0]
 8000ffe:	682a      	ldr	r2, [r5, #0]
 8001000:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001004:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001006:	2b00      	cmp	r3, #0
 8001008:	f040 80e0 	bne.w	80011cc <HAL_RCC_OscConfig+0x218>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fcd4 	bl	80009b8 <HAL_GetTick>
 8001010:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001012:	e005      	b.n	8001020 <HAL_RCC_OscConfig+0x6c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001014:	f7ff fcd0 	bl	80009b8 <HAL_GetTick>
 8001018:	1b80      	subs	r0, r0, r6
 800101a:	2864      	cmp	r0, #100	@ 0x64
 800101c:	f200 8100 	bhi.w	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001020:	682b      	ldr	r3, [r5, #0]
 8001022:	039f      	lsls	r7, r3, #14
 8001024:	d4f6      	bmi.n	8001014 <HAL_RCC_OscConfig+0x60>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001026:	6823      	ldr	r3, [r4, #0]
 8001028:	079d      	lsls	r5, r3, #30
 800102a:	d528      	bpl.n	800107e <HAL_RCC_OscConfig+0xca>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800102c:	4a84      	ldr	r2, [pc, #528]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 800102e:	6891      	ldr	r1, [r2, #8]
 8001030:	f011 0f0c 	tst.w	r1, #12
 8001034:	f000 809b 	beq.w	800116e <HAL_RCC_OscConfig+0x1ba>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001038:	6891      	ldr	r1, [r2, #8]
 800103a:	f001 010c 	and.w	r1, r1, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800103e:	2908      	cmp	r1, #8
 8001040:	f000 8091 	beq.w	8001166 <HAL_RCC_OscConfig+0x1b2>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001044:	68e3      	ldr	r3, [r4, #12]
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 810c 	beq.w	8001264 <HAL_RCC_OscConfig+0x2b0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800104c:	4b7d      	ldr	r3, [pc, #500]	@ (8001244 <HAL_RCC_OscConfig+0x290>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800104e:	4e7c      	ldr	r6, [pc, #496]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
        __HAL_RCC_HSI_ENABLE();
 8001050:	2201      	movs	r2, #1
 8001052:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001054:	f7ff fcb0 	bl	80009b8 <HAL_GetTick>
 8001058:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800105a:	e005      	b.n	8001068 <HAL_RCC_OscConfig+0xb4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800105c:	f7ff fcac 	bl	80009b8 <HAL_GetTick>
 8001060:	1b40      	subs	r0, r0, r5
 8001062:	2802      	cmp	r0, #2
 8001064:	f200 80dc 	bhi.w	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001068:	6833      	ldr	r3, [r6, #0]
 800106a:	079f      	lsls	r7, r3, #30
 800106c:	d5f6      	bpl.n	800105c <HAL_RCC_OscConfig+0xa8>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800106e:	6833      	ldr	r3, [r6, #0]
 8001070:	6922      	ldr	r2, [r4, #16]
 8001072:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001076:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800107a:	6033      	str	r3, [r6, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800107c:	6823      	ldr	r3, [r4, #0]
 800107e:	071a      	lsls	r2, r3, #28
 8001080:	d45c      	bmi.n	800113c <HAL_RCC_OscConfig+0x188>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001082:	075d      	lsls	r5, r3, #29
 8001084:	d53a      	bpl.n	80010fc <HAL_RCC_OscConfig+0x148>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001086:	4a6e      	ldr	r2, [pc, #440]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 8001088:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800108a:	f013 5380 	ands.w	r3, r3, #268435456	@ 0x10000000
 800108e:	f040 8088 	bne.w	80011a2 <HAL_RCC_OscConfig+0x1ee>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001092:	9301      	str	r3, [sp, #4]
 8001094:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800109a:	6413      	str	r3, [r2, #64]	@ 0x40
 800109c:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 800109e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80010a6:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a8:	4e67      	ldr	r6, [pc, #412]	@ (8001248 <HAL_RCC_OscConfig+0x294>)
 80010aa:	6833      	ldr	r3, [r6, #0]
 80010ac:	05d8      	lsls	r0, r3, #23
 80010ae:	f140 80a7 	bpl.w	8001200 <HAL_RCC_OscConfig+0x24c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010b2:	68a3      	ldr	r3, [r4, #8]
 80010b4:	2b01      	cmp	r3, #1
 80010b6:	f000 80b7 	beq.w	8001228 <HAL_RCC_OscConfig+0x274>
 80010ba:	2b05      	cmp	r3, #5
 80010bc:	f000 811d 	beq.w	80012fa <HAL_RCC_OscConfig+0x346>
 80010c0:	4e5f      	ldr	r6, [pc, #380]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 80010c2:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80010c4:	f022 0201 	bic.w	r2, r2, #1
 80010c8:	6732      	str	r2, [r6, #112]	@ 0x70
 80010ca:	6f32      	ldr	r2, [r6, #112]	@ 0x70
 80010cc:	f022 0204 	bic.w	r2, r2, #4
 80010d0:	6732      	str	r2, [r6, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f040 80ad 	bne.w	8001232 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010d8:	f7ff fc6e 	bl	80009b8 <HAL_GetTick>

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010dc:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80010e0:	4607      	mov	r7, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010e2:	e005      	b.n	80010f0 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010e4:	f7ff fc68 	bl	80009b8 <HAL_GetTick>
 80010e8:	1bc0      	subs	r0, r0, r7
 80010ea:	4540      	cmp	r0, r8
 80010ec:	f200 8098 	bhi.w	8001220 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010f0:	6f33      	ldr	r3, [r6, #112]	@ 0x70
 80010f2:	079b      	lsls	r3, r3, #30
 80010f4:	d4f6      	bmi.n	80010e4 <HAL_RCC_OscConfig+0x130>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80010f6:	2d00      	cmp	r5, #0
 80010f8:	f040 80f9 	bne.w	80012ee <HAL_RCC_OscConfig+0x33a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010fc:	69a3      	ldr	r3, [r4, #24]
 80010fe:	b1cb      	cbz	r3, 8001134 <HAL_RCC_OscConfig+0x180>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001100:	4d4f      	ldr	r5, [pc, #316]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 8001102:	68aa      	ldr	r2, [r5, #8]
 8001104:	f002 020c 	and.w	r2, r2, #12
 8001108:	2a08      	cmp	r2, #8
 800110a:	f000 80bc 	beq.w	8001286 <HAL_RCC_OscConfig+0x2d2>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800110e:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001110:	4b4c      	ldr	r3, [pc, #304]	@ (8001244 <HAL_RCC_OscConfig+0x290>)
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001118:	f000 80f9 	beq.w	800130e <HAL_RCC_OscConfig+0x35a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800111c:	f7ff fc4c 	bl	80009b8 <HAL_GetTick>
 8001120:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001122:	e004      	b.n	800112e <HAL_RCC_OscConfig+0x17a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001124:	f7ff fc48 	bl	80009b8 <HAL_GetTick>
 8001128:	1b00      	subs	r0, r0, r4
 800112a:	2802      	cmp	r0, #2
 800112c:	d878      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800112e:	682b      	ldr	r3, [r5, #0]
 8001130:	019b      	lsls	r3, r3, #6
 8001132:	d4f7      	bmi.n	8001124 <HAL_RCC_OscConfig+0x170>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001134:	2000      	movs	r0, #0
}
 8001136:	b002      	add	sp, #8
 8001138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800113c:	6963      	ldr	r3, [r4, #20]
 800113e:	b1fb      	cbz	r3, 8001180 <HAL_RCC_OscConfig+0x1cc>
      __HAL_RCC_LSI_ENABLE();
 8001140:	4b40      	ldr	r3, [pc, #256]	@ (8001244 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001142:	4e3f      	ldr	r6, [pc, #252]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_ENABLE();
 8001144:	2201      	movs	r2, #1
 8001146:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 800114a:	f7ff fc35 	bl	80009b8 <HAL_GetTick>
 800114e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001150:	e004      	b.n	800115c <HAL_RCC_OscConfig+0x1a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001152:	f7ff fc31 	bl	80009b8 <HAL_GetTick>
 8001156:	1b40      	subs	r0, r0, r5
 8001158:	2802      	cmp	r0, #2
 800115a:	d861      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800115c:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800115e:	079b      	lsls	r3, r3, #30
 8001160:	d5f7      	bpl.n	8001152 <HAL_RCC_OscConfig+0x19e>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001162:	6823      	ldr	r3, [r4, #0]
 8001164:	e78d      	b.n	8001082 <HAL_RCC_OscConfig+0xce>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001166:	6852      	ldr	r2, [r2, #4]
 8001168:	0251      	lsls	r1, r2, #9
 800116a:	f53f af6b 	bmi.w	8001044 <HAL_RCC_OscConfig+0x90>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800116e:	4a34      	ldr	r2, [pc, #208]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 8001170:	6812      	ldr	r2, [r2, #0]
 8001172:	0792      	lsls	r2, r2, #30
 8001174:	d538      	bpl.n	80011e8 <HAL_RCC_OscConfig+0x234>
 8001176:	68e2      	ldr	r2, [r4, #12]
 8001178:	2a01      	cmp	r2, #1
 800117a:	d035      	beq.n	80011e8 <HAL_RCC_OscConfig+0x234>
    return HAL_ERROR;
 800117c:	2001      	movs	r0, #1
 800117e:	e7da      	b.n	8001136 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_LSI_DISABLE();
 8001180:	4a30      	ldr	r2, [pc, #192]	@ (8001244 <HAL_RCC_OscConfig+0x290>)
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001182:	4e2f      	ldr	r6, [pc, #188]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
      __HAL_RCC_LSI_DISABLE();
 8001184:	f8c2 3e80 	str.w	r3, [r2, #3712]	@ 0xe80
      tickstart = HAL_GetTick();
 8001188:	f7ff fc16 	bl	80009b8 <HAL_GetTick>
 800118c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800118e:	e004      	b.n	800119a <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001190:	f7ff fc12 	bl	80009b8 <HAL_GetTick>
 8001194:	1b40      	subs	r0, r0, r5
 8001196:	2802      	cmp	r0, #2
 8001198:	d842      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119a:	6f73      	ldr	r3, [r6, #116]	@ 0x74
 800119c:	079f      	lsls	r7, r3, #30
 800119e:	d4f7      	bmi.n	8001190 <HAL_RCC_OscConfig+0x1dc>
 80011a0:	e7df      	b.n	8001162 <HAL_RCC_OscConfig+0x1ae>
    FlagStatus       pwrclkchanged = RESET;
 80011a2:	2500      	movs	r5, #0
 80011a4:	e780      	b.n	80010a8 <HAL_RCC_OscConfig+0xf4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011a6:	684a      	ldr	r2, [r1, #4]
 80011a8:	0251      	lsls	r1, r2, #9
 80011aa:	f57f af1a 	bpl.w	8000fe2 <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011ae:	4a24      	ldr	r2, [pc, #144]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 80011b0:	6812      	ldr	r2, [r2, #0]
 80011b2:	0392      	lsls	r2, r2, #14
 80011b4:	f57f af38 	bpl.w	8001028 <HAL_RCC_OscConfig+0x74>
 80011b8:	6862      	ldr	r2, [r4, #4]
 80011ba:	2a00      	cmp	r2, #0
 80011bc:	f47f af34 	bne.w	8001028 <HAL_RCC_OscConfig+0x74>
 80011c0:	e7dc      	b.n	800117c <HAL_RCC_OscConfig+0x1c8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c2:	4a1f      	ldr	r2, [pc, #124]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 80011c4:	6813      	ldr	r3, [r2, #0]
 80011c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011ca:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80011cc:	f7ff fbf4 	bl	80009b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d0:	4e1b      	ldr	r6, [pc, #108]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
        tickstart = HAL_GetTick();
 80011d2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011d4:	e004      	b.n	80011e0 <HAL_RCC_OscConfig+0x22c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d6:	f7ff fbef 	bl	80009b8 <HAL_GetTick>
 80011da:	1b40      	subs	r0, r0, r5
 80011dc:	2864      	cmp	r0, #100	@ 0x64
 80011de:	d81f      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011e0:	6833      	ldr	r3, [r6, #0]
 80011e2:	039b      	lsls	r3, r3, #14
 80011e4:	d5f7      	bpl.n	80011d6 <HAL_RCC_OscConfig+0x222>
 80011e6:	e71e      	b.n	8001026 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011e8:	4915      	ldr	r1, [pc, #84]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 80011ea:	6920      	ldr	r0, [r4, #16]
 80011ec:	680a      	ldr	r2, [r1, #0]
 80011ee:	f022 02f8 	bic.w	r2, r2, #248	@ 0xf8
 80011f2:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 80011f6:	600a      	str	r2, [r1, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011f8:	071a      	lsls	r2, r3, #28
 80011fa:	f57f af42 	bpl.w	8001082 <HAL_RCC_OscConfig+0xce>
 80011fe:	e79d      	b.n	800113c <HAL_RCC_OscConfig+0x188>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001200:	6833      	ldr	r3, [r6, #0]
 8001202:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001206:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001208:	f7ff fbd6 	bl	80009b8 <HAL_GetTick>
 800120c:	4607      	mov	r7, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800120e:	6833      	ldr	r3, [r6, #0]
 8001210:	05d9      	lsls	r1, r3, #23
 8001212:	f53f af4e 	bmi.w	80010b2 <HAL_RCC_OscConfig+0xfe>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001216:	f7ff fbcf 	bl	80009b8 <HAL_GetTick>
 800121a:	1bc0      	subs	r0, r0, r7
 800121c:	2802      	cmp	r0, #2
 800121e:	d9f6      	bls.n	800120e <HAL_RCC_OscConfig+0x25a>
            return HAL_TIMEOUT;
 8001220:	2003      	movs	r0, #3
}
 8001222:	b002      	add	sp, #8
 8001224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001228:	4a05      	ldr	r2, [pc, #20]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
 800122a:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	6713      	str	r3, [r2, #112]	@ 0x70
      tickstart = HAL_GetTick();
 8001232:	f7ff fbc1 	bl	80009b8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001236:	4f02      	ldr	r7, [pc, #8]	@ (8001240 <HAL_RCC_OscConfig+0x28c>)
      tickstart = HAL_GetTick();
 8001238:	4606      	mov	r6, r0
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800123a:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800123e:	e00a      	b.n	8001256 <HAL_RCC_OscConfig+0x2a2>
 8001240:	40023800 	.word	0x40023800
 8001244:	42470000 	.word	0x42470000
 8001248:	40007000 	.word	0x40007000
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800124c:	f7ff fbb4 	bl	80009b8 <HAL_GetTick>
 8001250:	1b80      	subs	r0, r0, r6
 8001252:	4540      	cmp	r0, r8
 8001254:	d8e4      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001256:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001258:	079a      	lsls	r2, r3, #30
 800125a:	d5f7      	bpl.n	800124c <HAL_RCC_OscConfig+0x298>
    if (pwrclkchanged == SET)
 800125c:	2d00      	cmp	r5, #0
 800125e:	f43f af4d 	beq.w	80010fc <HAL_RCC_OscConfig+0x148>
 8001262:	e044      	b.n	80012ee <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_HSI_DISABLE();
 8001264:	4a42      	ldr	r2, [pc, #264]	@ (8001370 <HAL_RCC_OscConfig+0x3bc>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001266:	4e43      	ldr	r6, [pc, #268]	@ (8001374 <HAL_RCC_OscConfig+0x3c0>)
        __HAL_RCC_HSI_DISABLE();
 8001268:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800126a:	f7ff fba5 	bl	80009b8 <HAL_GetTick>
 800126e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001270:	e004      	b.n	800127c <HAL_RCC_OscConfig+0x2c8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001272:	f7ff fba1 	bl	80009b8 <HAL_GetTick>
 8001276:	1b40      	subs	r0, r0, r5
 8001278:	2802      	cmp	r0, #2
 800127a:	d8d1      	bhi.n	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800127c:	6833      	ldr	r3, [r6, #0]
 800127e:	0799      	lsls	r1, r3, #30
 8001280:	d4f7      	bmi.n	8001272 <HAL_RCC_OscConfig+0x2be>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	e6fb      	b.n	800107e <HAL_RCC_OscConfig+0xca>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001286:	2b01      	cmp	r3, #1
 8001288:	f43f af78 	beq.w	800117c <HAL_RCC_OscConfig+0x1c8>
        pll_config = RCC->PLLCFGR;
 800128c:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800128e:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001290:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001294:	4291      	cmp	r1, r2
 8001296:	f47f af71 	bne.w	800117c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129a:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800129c:	f003 013f 	and.w	r1, r3, #63	@ 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a0:	4291      	cmp	r1, r2
 80012a2:	f47f af6b 	bne.w	800117c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012a6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80012a8:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 80012ac:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80012ae:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 80012b2:	f47f af63 	bne.w	800117c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012b6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 80012b8:	0852      	lsrs	r2, r2, #1
 80012ba:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 80012be:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012c0:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80012c4:	f47f af5a 	bne.w	800117c <HAL_RCC_OscConfig+0x1c8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80012c8:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 80012ca:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012ce:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80012d2:	bf14      	ite	ne
 80012d4:	2001      	movne	r0, #1
 80012d6:	2000      	moveq	r0, #0
 80012d8:	e72d      	b.n	8001136 <HAL_RCC_OscConfig+0x182>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012da:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <HAL_RCC_OscConfig+0x3c0>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80012ea:	601a      	str	r2, [r3, #0]
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012ec:	e76e      	b.n	80011cc <HAL_RCC_OscConfig+0x218>
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ee:	4a21      	ldr	r2, [pc, #132]	@ (8001374 <HAL_RCC_OscConfig+0x3c0>)
 80012f0:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 80012f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80012f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f8:	e700      	b.n	80010fc <HAL_RCC_OscConfig+0x148>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012fa:	4b1e      	ldr	r3, [pc, #120]	@ (8001374 <HAL_RCC_OscConfig+0x3c0>)
 80012fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80012fe:	f042 0204 	orr.w	r2, r2, #4
 8001302:	671a      	str	r2, [r3, #112]	@ 0x70
 8001304:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001306:	f042 0201 	orr.w	r2, r2, #1
 800130a:	671a      	str	r2, [r3, #112]	@ 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800130c:	e791      	b.n	8001232 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 800130e:	f7ff fb53 	bl	80009b8 <HAL_GetTick>
 8001312:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001314:	e005      	b.n	8001322 <HAL_RCC_OscConfig+0x36e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001316:	f7ff fb4f 	bl	80009b8 <HAL_GetTick>
 800131a:	1b80      	subs	r0, r0, r6
 800131c:	2802      	cmp	r0, #2
 800131e:	f63f af7f 	bhi.w	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001322:	682b      	ldr	r3, [r5, #0]
 8001324:	0199      	lsls	r1, r3, #6
 8001326:	d4f6      	bmi.n	8001316 <HAL_RCC_OscConfig+0x362>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001328:	e9d4 3107 	ldrd	r3, r1, [r4, #28]
 800132c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800132e:	430b      	orrs	r3, r1
 8001330:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001334:	e9d4 200a 	ldrd	r2, r0, [r4, #40]	@ 0x28
 8001338:	0852      	lsrs	r2, r2, #1
        __HAL_RCC_PLL_ENABLE();
 800133a:	490d      	ldr	r1, [pc, #52]	@ (8001370 <HAL_RCC_OscConfig+0x3bc>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800133c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 8001340:	3a01      	subs	r2, #1
 8001342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001346:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001348:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800134a:	660a      	str	r2, [r1, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800134c:	f7ff fb34 	bl	80009b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001350:	4d08      	ldr	r5, [pc, #32]	@ (8001374 <HAL_RCC_OscConfig+0x3c0>)
        tickstart = HAL_GetTick();
 8001352:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001354:	e005      	b.n	8001362 <HAL_RCC_OscConfig+0x3ae>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001356:	f7ff fb2f 	bl	80009b8 <HAL_GetTick>
 800135a:	1b00      	subs	r0, r0, r4
 800135c:	2802      	cmp	r0, #2
 800135e:	f63f af5f 	bhi.w	8001220 <HAL_RCC_OscConfig+0x26c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001362:	682b      	ldr	r3, [r5, #0]
 8001364:	019a      	lsls	r2, r3, #6
 8001366:	d5f6      	bpl.n	8001356 <HAL_RCC_OscConfig+0x3a2>
 8001368:	e6e4      	b.n	8001134 <HAL_RCC_OscConfig+0x180>
    return HAL_ERROR;
 800136a:	2001      	movs	r0, #1
}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	42470000 	.word	0x42470000
 8001374:	40023800 	.word	0x40023800

08001378 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8001378:	4b01      	ldr	r3, [pc, #4]	@ (8001380 <HAL_RCC_EnableCSS+0x8>)
 800137a:	2201      	movs	r2, #1
 800137c:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800137e:	4770      	bx	lr
 8001380:	42470000 	.word	0x42470000

08001384 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001384:	4916      	ldr	r1, [pc, #88]	@ (80013e0 <HAL_RCC_GetSysClockFreq+0x5c>)
{
 8001386:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001388:	688b      	ldr	r3, [r1, #8]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b04      	cmp	r3, #4
 8001390:	d01b      	beq.n	80013ca <HAL_RCC_GetSysClockFreq+0x46>
 8001392:	2b08      	cmp	r3, #8
 8001394:	d001      	beq.n	800139a <HAL_RCC_GetSysClockFreq+0x16>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001396:	4813      	ldr	r0, [pc, #76]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x60>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001398:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800139a:	684a      	ldr	r2, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800139c:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800139e:	6849      	ldr	r1, [r1, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013a0:	f413 0380 	ands.w	r3, r3, #4194304	@ 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013a4:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013a8:	d111      	bne.n	80013ce <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013aa:	480e      	ldr	r0, [pc, #56]	@ (80013e4 <HAL_RCC_GetSysClockFreq+0x60>)
 80013ac:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80013b0:	fba1 0100 	umull	r0, r1, r1, r0
 80013b4:	f7fe ff0e 	bl	80001d4 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80013b8:	4b09      	ldr	r3, [pc, #36]	@ (80013e0 <HAL_RCC_GetSysClockFreq+0x5c>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80013c0:	3301      	adds	r3, #1
 80013c2:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 80013c4:	fbb0 f0f3 	udiv	r0, r0, r3
}
 80013c8:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013ca:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x64>)
}
 80013cc:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013ce:	4806      	ldr	r0, [pc, #24]	@ (80013e8 <HAL_RCC_GetSysClockFreq+0x64>)
 80013d0:	f3c1 1188 	ubfx	r1, r1, #6, #9
 80013d4:	2300      	movs	r3, #0
 80013d6:	fba1 0100 	umull	r0, r1, r1, r0
 80013da:	f7fe fefb 	bl	80001d4 <__aeabi_uldivmod>
 80013de:	e7eb      	b.n	80013b8 <HAL_RCC_GetSysClockFreq+0x34>
 80013e0:	40023800 	.word	0x40023800
 80013e4:	00f42400 	.word	0x00f42400
 80013e8:	017d7840 	.word	0x017d7840

080013ec <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80013ec:	2800      	cmp	r0, #0
 80013ee:	f000 8087 	beq.w	8001500 <HAL_RCC_ClockConfig+0x114>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013f2:	4a48      	ldr	r2, [pc, #288]	@ (8001514 <HAL_RCC_ClockConfig+0x128>)
 80013f4:	6813      	ldr	r3, [r2, #0]
 80013f6:	f003 0307 	and.w	r3, r3, #7
 80013fa:	428b      	cmp	r3, r1
{
 80013fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001400:	460d      	mov	r5, r1
 8001402:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001404:	d209      	bcs.n	800141a <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001406:	b2cb      	uxtb	r3, r1
 8001408:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140a:	6813      	ldr	r3, [r2, #0]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	428b      	cmp	r3, r1
 8001412:	d002      	beq.n	800141a <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8001414:	2001      	movs	r0, #1
}
 8001416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800141a:	6823      	ldr	r3, [r4, #0]
 800141c:	0798      	lsls	r0, r3, #30
 800141e:	d514      	bpl.n	800144a <HAL_RCC_ClockConfig+0x5e>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001420:	0759      	lsls	r1, r3, #29
 8001422:	d504      	bpl.n	800142e <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001424:	493c      	ldr	r1, [pc, #240]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 8001426:	688a      	ldr	r2, [r1, #8]
 8001428:	f442 52e0 	orr.w	r2, r2, #7168	@ 0x1c00
 800142c:	608a      	str	r2, [r1, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800142e:	071a      	lsls	r2, r3, #28
 8001430:	d504      	bpl.n	800143c <HAL_RCC_ClockConfig+0x50>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001432:	4939      	ldr	r1, [pc, #228]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 8001434:	688a      	ldr	r2, [r1, #8]
 8001436:	f442 4260 	orr.w	r2, r2, #57344	@ 0xe000
 800143a:	608a      	str	r2, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800143c:	4936      	ldr	r1, [pc, #216]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 800143e:	68a0      	ldr	r0, [r4, #8]
 8001440:	688a      	ldr	r2, [r1, #8]
 8001442:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8001446:	4302      	orrs	r2, r0
 8001448:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800144a:	07df      	lsls	r7, r3, #31
 800144c:	d521      	bpl.n	8001492 <HAL_RCC_ClockConfig+0xa6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800144e:	6862      	ldr	r2, [r4, #4]
 8001450:	2a01      	cmp	r2, #1
 8001452:	d057      	beq.n	8001504 <HAL_RCC_ClockConfig+0x118>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001454:	1e93      	subs	r3, r2, #2
 8001456:	2b01      	cmp	r3, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001458:	4b2f      	ldr	r3, [pc, #188]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 800145a:	681b      	ldr	r3, [r3, #0]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800145c:	d94d      	bls.n	80014fa <HAL_RCC_ClockConfig+0x10e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800145e:	0799      	lsls	r1, r3, #30
 8001460:	d5d8      	bpl.n	8001414 <HAL_RCC_ClockConfig+0x28>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001462:	4e2d      	ldr	r6, [pc, #180]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 8001464:	68b3      	ldr	r3, [r6, #8]
 8001466:	f023 0303 	bic.w	r3, r3, #3
 800146a:	4313      	orrs	r3, r2
 800146c:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 800146e:	f7ff faa3 	bl	80009b8 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001472:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8001476:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001478:	e004      	b.n	8001484 <HAL_RCC_ClockConfig+0x98>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800147a:	f7ff fa9d 	bl	80009b8 <HAL_GetTick>
 800147e:	1bc0      	subs	r0, r0, r7
 8001480:	4540      	cmp	r0, r8
 8001482:	d844      	bhi.n	800150e <HAL_RCC_ClockConfig+0x122>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001484:	68b3      	ldr	r3, [r6, #8]
 8001486:	6862      	ldr	r2, [r4, #4]
 8001488:	f003 030c 	and.w	r3, r3, #12
 800148c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001490:	d1f3      	bne.n	800147a <HAL_RCC_ClockConfig+0x8e>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001492:	4a20      	ldr	r2, [pc, #128]	@ (8001514 <HAL_RCC_ClockConfig+0x128>)
 8001494:	6813      	ldr	r3, [r2, #0]
 8001496:	f003 0307 	and.w	r3, r3, #7
 800149a:	42ab      	cmp	r3, r5
 800149c:	d906      	bls.n	80014ac <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800149e:	b2eb      	uxtb	r3, r5
 80014a0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a2:	6813      	ldr	r3, [r2, #0]
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	42ab      	cmp	r3, r5
 80014aa:	d1b3      	bne.n	8001414 <HAL_RCC_ClockConfig+0x28>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	075a      	lsls	r2, r3, #29
 80014b0:	d506      	bpl.n	80014c0 <HAL_RCC_ClockConfig+0xd4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014b2:	4919      	ldr	r1, [pc, #100]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 80014b4:	68e0      	ldr	r0, [r4, #12]
 80014b6:	688a      	ldr	r2, [r1, #8]
 80014b8:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 80014bc:	4302      	orrs	r2, r0
 80014be:	608a      	str	r2, [r1, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014c0:	071b      	lsls	r3, r3, #28
 80014c2:	d507      	bpl.n	80014d4 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014c4:	4a14      	ldr	r2, [pc, #80]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 80014c6:	6921      	ldr	r1, [r4, #16]
 80014c8:	6893      	ldr	r3, [r2, #8]
 80014ca:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80014ce:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014d2:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014d4:	f7ff ff56 	bl	8001384 <HAL_RCC_GetSysClockFreq>
 80014d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 80014da:	4c10      	ldr	r4, [pc, #64]	@ (800151c <HAL_RCC_ClockConfig+0x130>)
 80014dc:	6892      	ldr	r2, [r2, #8]
 80014de:	4910      	ldr	r1, [pc, #64]	@ (8001520 <HAL_RCC_ClockConfig+0x134>)
 80014e0:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80014e4:	4603      	mov	r3, r0
 80014e6:	5ca2      	ldrb	r2, [r4, r2]
  HAL_InitTick(uwTickPrio);
 80014e8:	480e      	ldr	r0, [pc, #56]	@ (8001524 <HAL_RCC_ClockConfig+0x138>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014ea:	40d3      	lsrs	r3, r2
  HAL_InitTick(uwTickPrio);
 80014ec:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80014ee:	600b      	str	r3, [r1, #0]
  HAL_InitTick(uwTickPrio);
 80014f0:	f7ff fa18 	bl	8000924 <HAL_InitTick>
  return HAL_OK;
 80014f4:	2000      	movs	r0, #0
}
 80014f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fa:	0198      	lsls	r0, r3, #6
 80014fc:	d4b1      	bmi.n	8001462 <HAL_RCC_ClockConfig+0x76>
 80014fe:	e789      	b.n	8001414 <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8001500:	2001      	movs	r0, #1
}
 8001502:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001504:	4b04      	ldr	r3, [pc, #16]	@ (8001518 <HAL_RCC_ClockConfig+0x12c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	039e      	lsls	r6, r3, #14
 800150a:	d4aa      	bmi.n	8001462 <HAL_RCC_ClockConfig+0x76>
 800150c:	e782      	b.n	8001414 <HAL_RCC_ClockConfig+0x28>
        return HAL_TIMEOUT;
 800150e:	2003      	movs	r0, #3
 8001510:	e781      	b.n	8001416 <HAL_RCC_ClockConfig+0x2a>
 8001512:	bf00      	nop
 8001514:	40023c00 	.word	0x40023c00
 8001518:	40023800 	.word	0x40023800
 800151c:	08029da4 	.word	0x08029da4
 8001520:	20000000 	.word	0x20000000
 8001524:	20000008 	.word	0x20000008

08001528 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop

0800152c <HAL_RCC_NMI_IRQHandler>:
{
 800152c:	b510      	push	{r4, lr}
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 800152e:	4c05      	ldr	r4, [pc, #20]	@ (8001544 <HAL_RCC_NMI_IRQHandler+0x18>)
 8001530:	68e3      	ldr	r3, [r4, #12]
 8001532:	061b      	lsls	r3, r3, #24
 8001534:	d400      	bmi.n	8001538 <HAL_RCC_NMI_IRQHandler+0xc>
}
 8001536:	bd10      	pop	{r4, pc}
    HAL_RCC_CSSCallback();
 8001538:	f7ff fff6 	bl	8001528 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800153c:	2380      	movs	r3, #128	@ 0x80
 800153e:	73a3      	strb	r3, [r4, #14]
}
 8001540:	bd10      	pop	{r4, pc}
 8001542:	bf00      	nop
 8001544:	40023800 	.word	0x40023800

08001548 <SPI_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8001548:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hspi->RxXferCount = 0U;
 800154a:	2300      	movs	r3, #0
 800154c:	87c3      	strh	r3, [r0, #62]	@ 0x3e
  hspi->TxXferCount = 0U;

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 800154e:	6f02      	ldr	r2, [r0, #112]	@ 0x70
  hspi->TxXferCount = 0U;
 8001550:	86c3      	strh	r3, [r0, #54]	@ 0x36
  hspi->ErrorCallback(hspi);
 8001552:	4710      	bx	r2

08001554 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001558:	b083      	sub	sp, #12
 800155a:	461f      	mov	r7, r3
 800155c:	4614      	mov	r4, r2
 800155e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8001560:	460d      	mov	r5, r1
 8001562:	4680      	mov	r8, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001564:	f7ff fa28 	bl	80009b8 <HAL_GetTick>
 8001568:	443e      	add	r6, r7
 800156a:	1a36      	subs	r6, r6, r0
  tmp_tickstart = HAL_GetTick();
 800156c:	f7ff fa24 	bl	80009b8 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <SPI_WaitFlagStateUntilTimeout+0xd0>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	f3c2 32cb 	ubfx	r2, r2, #15, #12
 8001578:	fb06 f202 	mul.w	r2, r6, r2
  tmp_tickstart = HAL_GetTick();
 800157c:	4681      	mov	r9, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800157e:	9201      	str	r2, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001580:	f8d8 2000 	ldr.w	r2, [r8]
 8001584:	6893      	ldr	r3, [r2, #8]
 8001586:	ea35 0303 	bics.w	r3, r5, r3
 800158a:	bf0c      	ite	eq
 800158c:	2301      	moveq	r3, #1
 800158e:	2300      	movne	r3, #0
 8001590:	42a3      	cmp	r3, r4
 8001592:	d009      	beq.n	80015a8 <SPI_WaitFlagStateUntilTimeout+0x54>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001594:	1c7b      	adds	r3, r7, #1
 8001596:	d10b      	bne.n	80015b0 <SPI_WaitFlagStateUntilTimeout+0x5c>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001598:	6893      	ldr	r3, [r2, #8]
 800159a:	ea35 0303 	bics.w	r3, r5, r3
 800159e:	bf0c      	ite	eq
 80015a0:	2301      	moveq	r3, #1
 80015a2:	2300      	movne	r3, #0
 80015a4:	429c      	cmp	r4, r3
 80015a6:	d1f7      	bne.n	8001598 <SPI_WaitFlagStateUntilTimeout+0x44>
        count--;
      }
    }
  }

  return HAL_OK;
 80015a8:	2000      	movs	r0, #0
}
 80015aa:	b003      	add	sp, #12
 80015ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80015b0:	f7ff fa02 	bl	80009b8 <HAL_GetTick>
 80015b4:	eba0 0009 	sub.w	r0, r0, r9
 80015b8:	42b0      	cmp	r0, r6
 80015ba:	d203      	bcs.n	80015c4 <SPI_WaitFlagStateUntilTimeout+0x70>
      if (count == 0U)
 80015bc:	9b01      	ldr	r3, [sp, #4]
 80015be:	b9fb      	cbnz	r3, 8001600 <SPI_WaitFlagStateUntilTimeout+0xac>
        tmp_timeout = 0U;
 80015c0:	461e      	mov	r6, r3
 80015c2:	e7dd      	b.n	8001580 <SPI_WaitFlagStateUntilTimeout+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80015c4:	e9d8 3100 	ldrd	r3, r1, [r8]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80015c8:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80015ca:	f5b1 7f82 	cmp.w	r1, #260	@ 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80015ce:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80015d2:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80015d4:	d018      	beq.n	8001608 <SPI_WaitFlagStateUntilTimeout+0xb4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80015d6:	f8d8 2028 	ldr.w	r2, [r8, #40]	@ 0x28
 80015da:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80015de:	d107      	bne.n	80015f0 <SPI_WaitFlagStateUntilTimeout+0x9c>
          SPI_RESET_CRC(hspi);
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80015e6:	601a      	str	r2, [r3, #0]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80015ee:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80015f0:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 80015f2:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 80015f4:	f888 2051 	strb.w	r2, [r8, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80015f8:	f888 3050 	strb.w	r3, [r8, #80]	@ 0x50
        return HAL_TIMEOUT;
 80015fc:	2003      	movs	r0, #3
 80015fe:	e7d4      	b.n	80015aa <SPI_WaitFlagStateUntilTimeout+0x56>
        count--;
 8001600:	9b01      	ldr	r3, [sp, #4]
 8001602:	3b01      	subs	r3, #1
 8001604:	9301      	str	r3, [sp, #4]
 8001606:	e7bb      	b.n	8001580 <SPI_WaitFlagStateUntilTimeout+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001608:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800160c:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 8001610:	d002      	beq.n	8001618 <SPI_WaitFlagStateUntilTimeout+0xc4>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001612:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8001616:	d1de      	bne.n	80015d6 <SPI_WaitFlagStateUntilTimeout+0x82>
          __HAL_SPI_DISABLE(hspi);
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	e7d9      	b.n	80015d6 <SPI_WaitFlagStateUntilTimeout+0x82>
 8001622:	bf00      	nop
 8001624:	20000000 	.word	0x20000000

08001628 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800162c:	b084      	sub	sp, #16
 800162e:	460f      	mov	r7, r1
 8001630:	4690      	mov	r8, r2
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8001632:	9200      	str	r2, [sp, #0]
 8001634:	460b      	mov	r3, r1
 8001636:	2201      	movs	r2, #1
 8001638:	2102      	movs	r1, #2
{
 800163a:	4604      	mov	r4, r0
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800163c:	f7ff ff8a 	bl	8001554 <SPI_WaitFlagStateUntilTimeout>
 8001640:	bb40      	cbnz	r0, 8001694 <SPI_EndRxTxTransaction+0x6c>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001642:	4b19      	ldr	r3, [pc, #100]	@ (80016a8 <SPI_EndRxTxTransaction+0x80>)
 8001644:	681d      	ldr	r5, [r3, #0]
 8001646:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <SPI_EndRxTxTransaction+0x84>)
 8001648:	fba3 3505 	umull	r3, r5, r3, r5
 800164c:	0d6d      	lsrs	r5, r5, #21
 800164e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001652:	fb03 f505 	mul.w	r5, r3, r5
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001656:	6863      	ldr	r3, [r4, #4]
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001658:	9503      	str	r5, [sp, #12]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800165a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800165e:	4606      	mov	r6, r0
 8001660:	d107      	bne.n	8001672 <SPI_EndRxTxTransaction+0x4a>
 8001662:	e00d      	b.n	8001680 <SPI_EndRxTxTransaction+0x58>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 8001664:	9b03      	ldr	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001666:	6821      	ldr	r1, [r4, #0]
      count--;
 8001668:	3b01      	subs	r3, #1
 800166a:	9303      	str	r3, [sp, #12]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800166c:	688b      	ldr	r3, [r1, #8]
 800166e:	061b      	lsls	r3, r3, #24
 8001670:	d502      	bpl.n	8001678 <SPI_EndRxTxTransaction+0x50>
      if (count == 0U)
 8001672:	9b03      	ldr	r3, [sp, #12]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1f5      	bne.n	8001664 <SPI_EndRxTxTransaction+0x3c>
  }

  return HAL_OK;
}
 8001678:	4630      	mov	r0, r6
 800167a:	b004      	add	sp, #16
 800167c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001680:	4602      	mov	r2, r0
 8001682:	f8cd 8000 	str.w	r8, [sp]
 8001686:	463b      	mov	r3, r7
 8001688:	2180      	movs	r1, #128	@ 0x80
 800168a:	4620      	mov	r0, r4
 800168c:	f7ff ff62 	bl	8001554 <SPI_WaitFlagStateUntilTimeout>
 8001690:	2800      	cmp	r0, #0
 8001692:	d0f1      	beq.n	8001678 <SPI_EndRxTxTransaction+0x50>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001694:	6d63      	ldr	r3, [r4, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001696:	2603      	movs	r6, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001698:	f043 0320 	orr.w	r3, r3, #32
}
 800169c:	4630      	mov	r0, r6
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800169e:	6563      	str	r3, [r4, #84]	@ 0x54
}
 80016a0:	b004      	add	sp, #16
 80016a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016a6:	bf00      	nop
 80016a8:	20000000 	.word	0x20000000
 80016ac:	165e9f81 	.word	0x165e9f81

080016b0 <HAL_SPI_AbortCpltCallback>:
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop

080016b4 <HAL_SPI_TxCpltCallback>:
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop

080016b8 <HAL_SPI_RxCpltCallback>:
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop

080016bc <HAL_SPI_TxRxCpltCallback>:
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop

080016c0 <HAL_SPI_TxHalfCpltCallback>:
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop

080016c4 <HAL_SPI_RxHalfCpltCallback>:
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop

080016c8 <HAL_SPI_TxRxHalfCpltCallback>:
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop

080016cc <HAL_SPI_ErrorCallback>:
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop

080016d0 <HAL_SPI_Init>:
  if (hspi == NULL)
 80016d0:	2800      	cmp	r0, #0
 80016d2:	d06e      	beq.n	80017b2 <HAL_SPI_Init+0xe2>
{
 80016d4:	b570      	push	{r4, r5, r6, lr}
 80016d6:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80016d8:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80016da:	2800      	cmp	r0, #0
 80016dc:	d061      	beq.n	80017a2 <HAL_SPI_Init+0xd2>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80016de:	2300      	movs	r3, #0
 80016e0:	e9c4 3304 	strd	r3, r3, [r4, #16]
  if (hspi->State == HAL_SPI_STATE_RESET)
 80016e4:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016e8:	2200      	movs	r2, #0
 80016ea:	62a2      	str	r2, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80016ec:	f003 01ff 	and.w	r1, r3, #255	@ 0xff
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d15c      	bne.n	80017ae <HAL_SPI_Init+0xde>
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 80016f4:	4a31      	ldr	r2, [pc, #196]	@ (80017bc <HAL_SPI_Init+0xec>)
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 80016f6:	4832      	ldr	r0, [pc, #200]	@ (80017c0 <HAL_SPI_Init+0xf0>)
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 80016f8:	65a2      	str	r2, [r4, #88]	@ 0x58
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80016fa:	4a32      	ldr	r2, [pc, #200]	@ (80017c4 <HAL_SPI_Init+0xf4>)
    hspi->Lock = HAL_UNLOCKED;
 80016fc:	f884 1050 	strb.w	r1, [r4, #80]	@ 0x50
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8001700:	e9c4 0217 	strd	r0, r2, [r4, #92]	@ 0x5c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8001704:	4930      	ldr	r1, [pc, #192]	@ (80017c8 <HAL_SPI_Init+0xf8>)
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8001706:	4a31      	ldr	r2, [pc, #196]	@ (80017cc <HAL_SPI_Init+0xfc>)
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8001708:	4831      	ldr	r0, [pc, #196]	@ (80017d0 <HAL_SPI_Init+0x100>)
    if (hspi->MspInitCallback == NULL)
 800170a:	6fa3      	ldr	r3, [r4, #120]	@ 0x78
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 800170c:	e9c4 1219 	strd	r1, r2, [r4, #100]	@ 0x64
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8001710:	4930      	ldr	r1, [pc, #192]	@ (80017d4 <HAL_SPI_Init+0x104>)
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8001712:	4a31      	ldr	r2, [pc, #196]	@ (80017d8 <HAL_SPI_Init+0x108>)
 8001714:	6762      	str	r2, [r4, #116]	@ 0x74
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8001716:	e9c4 011b 	strd	r0, r1, [r4, #108]	@ 0x6c
    if (hspi->MspInitCallback == NULL)
 800171a:	2b00      	cmp	r3, #0
 800171c:	d04b      	beq.n	80017b6 <HAL_SPI_Init+0xe6>
    hspi->MspInitCallback(hspi);
 800171e:	4620      	mov	r0, r4
 8001720:	4798      	blx	r3
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001722:	e9d4 0309 	ldrd	r0, r3, [r4, #36]	@ 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001726:	f403 5c00 	and.w	ip, r3, #8192	@ 0x2000
  __HAL_SPI_DISABLE(hspi);
 800172a:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800172c:	68a5      	ldr	r5, [r4, #8]
 800172e:	69a2      	ldr	r2, [r4, #24]
 8001730:	6a26      	ldr	r6, [r4, #32]
  hspi->State = HAL_SPI_STATE_BUSY;
 8001732:	2302      	movs	r3, #2
 8001734:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  __HAL_SPI_DISABLE(hspi);
 8001738:	680b      	ldr	r3, [r1, #0]
 800173a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800173e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001740:	6863      	ldr	r3, [r4, #4]
 8001742:	f405 4504 	and.w	r5, r5, #33792	@ 0x8400
 8001746:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 800174a:	432b      	orrs	r3, r5
 800174c:	68e5      	ldr	r5, [r4, #12]
 800174e:	f405 6500 	and.w	r5, r5, #2048	@ 0x800
 8001752:	432b      	orrs	r3, r5
 8001754:	6925      	ldr	r5, [r4, #16]
 8001756:	f005 0502 	and.w	r5, r5, #2
 800175a:	432b      	orrs	r3, r5
 800175c:	6965      	ldr	r5, [r4, #20]
 800175e:	f005 0501 	and.w	r5, r5, #1
 8001762:	432b      	orrs	r3, r5
 8001764:	69e5      	ldr	r5, [r4, #28]
 8001766:	f006 0e80 	and.w	lr, r6, #128	@ 0x80
 800176a:	f402 7600 	and.w	r6, r2, #512	@ 0x200
 800176e:	f005 0538 	and.w	r5, r5, #56	@ 0x38
 8001772:	4333      	orrs	r3, r6
 8001774:	432b      	orrs	r3, r5
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001776:	0c12      	lsrs	r2, r2, #16
 8001778:	f000 0010 	and.w	r0, r0, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800177c:	ea43 030e 	orr.w	r3, r3, lr
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001780:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001784:	ea43 030c 	orr.w	r3, r3, ip
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001788:	4302      	orrs	r2, r0
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800178a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800178c:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800178e:	69cb      	ldr	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001790:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001792:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8001796:	2201      	movs	r2, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001798:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800179a:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800179c:	f884 2051 	strb.w	r2, [r4, #81]	@ 0x51
}
 80017a0:	bd70      	pop	{r4, r5, r6, pc}
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017a2:	6863      	ldr	r3, [r4, #4]
 80017a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80017a8:	d09c      	beq.n	80016e4 <HAL_SPI_Init+0x14>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017aa:	61e0      	str	r0, [r4, #28]
 80017ac:	e79a      	b.n	80016e4 <HAL_SPI_Init+0x14>
 80017ae:	4694      	mov	ip, r2
 80017b0:	e7bb      	b.n	800172a <HAL_SPI_Init+0x5a>
    return HAL_ERROR;
 80017b2:	2001      	movs	r0, #1
}
 80017b4:	4770      	bx	lr
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 80017b6:	4b09      	ldr	r3, [pc, #36]	@ (80017dc <HAL_SPI_Init+0x10c>)
 80017b8:	67a3      	str	r3, [r4, #120]	@ 0x78
 80017ba:	e7b0      	b.n	800171e <HAL_SPI_Init+0x4e>
 80017bc:	080016b5 	.word	0x080016b5
 80017c0:	080016b9 	.word	0x080016b9
 80017c4:	080016bd 	.word	0x080016bd
 80017c8:	080016c1 	.word	0x080016c1
 80017cc:	080016c5 	.word	0x080016c5
 80017d0:	080016c9 	.word	0x080016c9
 80017d4:	080016cd 	.word	0x080016cd
 80017d8:	080016b1 	.word	0x080016b1
 80017dc:	08000731 	.word	0x08000731

080017e0 <HAL_SPI_Transmit>:
{
 80017e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80017e4:	4604      	mov	r4, r0
 80017e6:	b082      	sub	sp, #8
 80017e8:	461d      	mov	r5, r3
 80017ea:	460f      	mov	r7, r1
 80017ec:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 80017ee:	f7ff f8e3 	bl	80009b8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 80017f2:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 80017f6:	2b01      	cmp	r3, #1
 80017f8:	d166      	bne.n	80018c8 <HAL_SPI_Transmit+0xe8>
  if ((pData == NULL) || (Size == 0U))
 80017fa:	4606      	mov	r6, r0
 80017fc:	b2d8      	uxtb	r0, r3
 80017fe:	2f00      	cmp	r7, #0
 8001800:	d05f      	beq.n	80018c2 <HAL_SPI_Transmit+0xe2>
 8001802:	f1b8 0f00 	cmp.w	r8, #0
 8001806:	d05c      	beq.n	80018c2 <HAL_SPI_Transmit+0xe2>
  __HAL_LOCK(hspi);
 8001808:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800180c:	2b01      	cmp	r3, #1
 800180e:	d05b      	beq.n	80018c8 <HAL_SPI_Transmit+0xe8>
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001810:	68a2      	ldr	r2, [r4, #8]
  __HAL_LOCK(hspi);
 8001812:	f884 0050 	strb.w	r0, [r4, #80]	@ 0x50
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001816:	2300      	movs	r3, #0
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001818:	2103      	movs	r1, #3
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800181a:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800181e:	f884 1051 	strb.w	r1, [r4, #81]	@ 0x51
  hspi->RxISR       = NULL;
 8001822:	e9c4 3310 	strd	r3, r3, [r4, #64]	@ 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001826:	6563      	str	r3, [r4, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001828:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800182a:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800182c:	f8a4 8036 	strh.w	r8, [r4, #54]	@ 0x36
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8001830:	6327      	str	r7, [r4, #48]	@ 0x30
  hspi->RxXferCount = 0U;
 8001832:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8001834:	f8a4 8034 	strh.w	r8, [r4, #52]	@ 0x34
    __HAL_SPI_DISABLE(hspi);
 8001838:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800183a:	d107      	bne.n	800184c <HAL_SPI_Transmit+0x6c>
    __HAL_SPI_DISABLE(hspi);
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001842:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800184a:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	0652      	lsls	r2, r2, #25
 8001850:	d53e      	bpl.n	80018d0 <HAL_SPI_Transmit+0xf0>
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001852:	68e2      	ldr	r2, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001854:	6861      	ldr	r1, [r4, #4]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001856:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 800185a:	d042      	beq.n	80018e2 <HAL_SPI_Transmit+0x102>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800185c:	2900      	cmp	r1, #0
 800185e:	d161      	bne.n	8001924 <HAL_SPI_Transmit+0x144>
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001860:	783a      	ldrb	r2, [r7, #0]
 8001862:	731a      	strb	r2, [r3, #12]
      hspi->TxXferCount--;
 8001864:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001866:	6b22      	ldr	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8001868:	3b01      	subs	r3, #1
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800186a:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800186c:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800186e:	6322      	str	r2, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8001870:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8001872:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8001874:	b29b      	uxth	r3, r3
 8001876:	b993      	cbnz	r3, 800189e <HAL_SPI_Transmit+0xbe>
 8001878:	e058      	b.n	800192c <HAL_SPI_Transmit+0x14c>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800187a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800187c:	7812      	ldrb	r2, [r2, #0]
 800187e:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8001880:	f8b4 c036 	ldrh.w	ip, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001884:	6b23      	ldr	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8001886:	f10c 3cff 	add.w	ip, ip, #4294967295
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800188a:	3301      	adds	r3, #1
        hspi->TxXferCount--;
 800188c:	fa1f fc8c 	uxth.w	ip, ip
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001890:	6323      	str	r3, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8001892:	f8a4 c036 	strh.w	ip, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8001896:	8ee1      	ldrh	r1, [r4, #54]	@ 0x36
 8001898:	b289      	uxth	r1, r1
 800189a:	2900      	cmp	r1, #0
 800189c:	d046      	beq.n	800192c <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	689a      	ldr	r2, [r3, #8]
 80018a2:	0792      	lsls	r2, r2, #30
 80018a4:	d4e9      	bmi.n	800187a <HAL_SPI_Transmit+0x9a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80018a6:	f7ff f887 	bl	80009b8 <HAL_GetTick>
 80018aa:	1b80      	subs	r0, r0, r6
 80018ac:	42a8      	cmp	r0, r5
 80018ae:	d3f2      	bcc.n	8001896 <HAL_SPI_Transmit+0xb6>
 80018b0:	1c6b      	adds	r3, r5, #1
 80018b2:	d0f0      	beq.n	8001896 <HAL_SPI_Transmit+0xb6>
          hspi->State = HAL_SPI_STATE_READY;
 80018b4:	2301      	movs	r3, #1
 80018b6:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80018ba:	2300      	movs	r3, #0
 80018bc:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
          return HAL_TIMEOUT;
 80018c0:	2003      	movs	r0, #3
}
 80018c2:	b002      	add	sp, #8
 80018c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80018c8:	2002      	movs	r0, #2
}
 80018ca:	b002      	add	sp, #8
 80018cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_SPI_ENABLE(hspi);
 80018d0:	681a      	ldr	r2, [r3, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018d2:	6861      	ldr	r1, [r4, #4]
    __HAL_SPI_ENABLE(hspi);
 80018d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80018d8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80018da:	68e2      	ldr	r2, [r4, #12]
 80018dc:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80018e0:	d1bc      	bne.n	800185c <HAL_SPI_Transmit+0x7c>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80018e2:	2900      	cmp	r1, #0
 80018e4:	d040      	beq.n	8001968 <HAL_SPI_Transmit+0x188>
 80018e6:	f1b8 0f01 	cmp.w	r8, #1
 80018ea:	d03d      	beq.n	8001968 <HAL_SPI_Transmit+0x188>
    while (hspi->TxXferCount > 0U)
 80018ec:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
 80018ee:	b292      	uxth	r2, r2
 80018f0:	b96a      	cbnz	r2, 800190e <HAL_SPI_Transmit+0x12e>
 80018f2:	e01b      	b.n	800192c <HAL_SPI_Transmit+0x14c>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80018f4:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 80018f6:	f832 1b02 	ldrh.w	r1, [r2], #2
 80018fa:	60d9      	str	r1, [r3, #12]
        hspi->TxXferCount--;
 80018fc:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80018fe:	6322      	str	r2, [r4, #48]	@ 0x30
        hspi->TxXferCount--;
 8001900:	3b01      	subs	r3, #1
 8001902:	b29b      	uxth	r3, r3
 8001904:	86e3      	strh	r3, [r4, #54]	@ 0x36
    while (hspi->TxXferCount > 0U)
 8001906:	8ee3      	ldrh	r3, [r4, #54]	@ 0x36
 8001908:	b29b      	uxth	r3, r3
 800190a:	b17b      	cbz	r3, 800192c <HAL_SPI_Transmit+0x14c>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800190c:	6823      	ldr	r3, [r4, #0]
 800190e:	689a      	ldr	r2, [r3, #8]
 8001910:	0790      	lsls	r0, r2, #30
 8001912:	d4ef      	bmi.n	80018f4 <HAL_SPI_Transmit+0x114>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001914:	f7ff f850 	bl	80009b8 <HAL_GetTick>
 8001918:	1b80      	subs	r0, r0, r6
 800191a:	42a8      	cmp	r0, r5
 800191c:	d3f3      	bcc.n	8001906 <HAL_SPI_Transmit+0x126>
 800191e:	1c69      	adds	r1, r5, #1
 8001920:	d0f1      	beq.n	8001906 <HAL_SPI_Transmit+0x126>
 8001922:	e7c7      	b.n	80018b4 <HAL_SPI_Transmit+0xd4>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001924:	f1b8 0f01 	cmp.w	r8, #1
 8001928:	d1a3      	bne.n	8001872 <HAL_SPI_Transmit+0x92>
 800192a:	e799      	b.n	8001860 <HAL_SPI_Transmit+0x80>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800192c:	4632      	mov	r2, r6
 800192e:	4629      	mov	r1, r5
 8001930:	4620      	mov	r0, r4
 8001932:	f7ff fe79 	bl	8001628 <SPI_EndRxTxTransaction>
 8001936:	b108      	cbz	r0, 800193c <HAL_SPI_Transmit+0x15c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001938:	2320      	movs	r3, #32
 800193a:	6563      	str	r3, [r4, #84]	@ 0x54
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800193c:	68a3      	ldr	r3, [r4, #8]
 800193e:	b933      	cbnz	r3, 800194e <HAL_SPI_Transmit+0x16e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001940:	6822      	ldr	r2, [r4, #0]
 8001942:	9301      	str	r3, [sp, #4]
 8001944:	68d3      	ldr	r3, [r2, #12]
 8001946:	9301      	str	r3, [sp, #4]
 8001948:	6893      	ldr	r3, [r2, #8]
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	9b01      	ldr	r3, [sp, #4]
  hspi->State = HAL_SPI_STATE_READY;
 800194e:	2301      	movs	r3, #1
 8001950:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001954:	6d60      	ldr	r0, [r4, #84]	@ 0x54
  __HAL_UNLOCK(hspi);
 8001956:	2300      	movs	r3, #0
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001958:	1ac0      	subs	r0, r0, r3
 800195a:	bf18      	it	ne
 800195c:	2001      	movne	r0, #1
  __HAL_UNLOCK(hspi);
 800195e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
}
 8001962:	b002      	add	sp, #8
 8001964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8001968:	f837 2b02 	ldrh.w	r2, [r7], #2
 800196c:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800196e:	8ee2      	ldrh	r2, [r4, #54]	@ 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001970:	6327      	str	r7, [r4, #48]	@ 0x30
      hspi->TxXferCount--;
 8001972:	3a01      	subs	r2, #1
 8001974:	b292      	uxth	r2, r2
 8001976:	86e2      	strh	r2, [r4, #54]	@ 0x36
 8001978:	e7b8      	b.n	80018ec <HAL_SPI_Transmit+0x10c>
 800197a:	bf00      	nop

0800197c <HAL_SPI_IRQHandler>:
{
 800197c:	b530      	push	{r4, r5, lr}
  uint32_t itsource = hspi->Instance->CR2;
 800197e:	6802      	ldr	r2, [r0, #0]
 8001980:	6851      	ldr	r1, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8001982:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001984:	f013 0f40 	tst.w	r3, #64	@ 0x40
{
 8001988:	b085      	sub	sp, #20
 800198a:	4604      	mov	r4, r0
 800198c:	f3c3 1580 	ubfx	r5, r3, #6, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8001990:	d116      	bne.n	80019c0 <HAL_SPI_IRQHandler+0x44>
 8001992:	f013 0f01 	tst.w	r3, #1
 8001996:	d153      	bne.n	8001a40 <HAL_SPI_IRQHandler+0xc4>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8001998:	0798      	lsls	r0, r3, #30
 800199a:	d56a      	bpl.n	8001a72 <HAL_SPI_IRQHandler+0xf6>
 800199c:	0608      	lsls	r0, r1, #24
 800199e:	d47c      	bmi.n	8001a9a <HAL_SPI_IRQHandler+0x11e>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80019a0:	0698      	lsls	r0, r3, #26
 80019a2:	d413      	bmi.n	80019cc <HAL_SPI_IRQHandler+0x50>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80019a4:	05db      	lsls	r3, r3, #23
 80019a6:	d568      	bpl.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
 80019a8:	068d      	lsls	r5, r1, #26
 80019aa:	d566      	bpl.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80019ac:	6d63      	ldr	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80019ae:	2000      	movs	r0, #0
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80019b0:	f043 0308 	orr.w	r3, r3, #8
 80019b4:	6563      	str	r3, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80019b6:	9003      	str	r0, [sp, #12]
 80019b8:	6893      	ldr	r3, [r2, #8]
 80019ba:	9303      	str	r3, [sp, #12]
 80019bc:	9b03      	ldr	r3, [sp, #12]
 80019be:	e018      	b.n	80019f2 <HAL_SPI_IRQHandler+0x76>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80019c0:	0798      	lsls	r0, r3, #30
 80019c2:	d542      	bpl.n	8001a4a <HAL_SPI_IRQHandler+0xce>
 80019c4:	0608      	lsls	r0, r1, #24
 80019c6:	d468      	bmi.n	8001a9a <HAL_SPI_IRQHandler+0x11e>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80019c8:	0698      	lsls	r0, r3, #26
 80019ca:	d540      	bpl.n	8001a4e <HAL_SPI_IRQHandler+0xd2>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80019cc:	0688      	lsls	r0, r1, #26
 80019ce:	d554      	bpl.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80019d0:	2d00      	cmp	r5, #0
 80019d2:	d156      	bne.n	8001a82 <HAL_SPI_IRQHandler+0x106>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80019d4:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 80019d6:	f040 0001 	orr.w	r0, r0, #1
 80019da:	6560      	str	r0, [r4, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80019dc:	2000      	movs	r0, #0
 80019de:	9002      	str	r0, [sp, #8]
 80019e0:	6890      	ldr	r0, [r2, #8]
 80019e2:	9002      	str	r0, [sp, #8]
 80019e4:	6810      	ldr	r0, [r2, #0]
 80019e6:	f020 0040 	bic.w	r0, r0, #64	@ 0x40
 80019ea:	6010      	str	r0, [r2, #0]
 80019ec:	9802      	ldr	r0, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80019ee:	05db      	lsls	r3, r3, #23
 80019f0:	d4dc      	bmi.n	80019ac <HAL_SPI_IRQHandler+0x30>
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80019f2:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d040      	beq.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80019f8:	6853      	ldr	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 80019fa:	2001      	movs	r0, #1
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80019fc:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001a00:	078d      	lsls	r5, r1, #30
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8001a02:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8001a04:	f884 0051 	strb.w	r0, [r4, #81]	@ 0x51
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8001a08:	d04d      	beq.n	8001aa6 <HAL_SPI_IRQHandler+0x12a>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001a0a:	6853      	ldr	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8001a0c:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8001a0e:	f023 0303 	bic.w	r3, r3, #3
 8001a12:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8001a14:	b140      	cbz	r0, 8001a28 <HAL_SPI_IRQHandler+0xac>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8001a16:	4b2b      	ldr	r3, [pc, #172]	@ (8001ac4 <HAL_SPI_IRQHandler+0x148>)
 8001a18:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8001a1a:	f7ff f8ef 	bl	8000bfc <HAL_DMA_Abort_IT>
 8001a1e:	b118      	cbz	r0, 8001a28 <HAL_SPI_IRQHandler+0xac>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001a20:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a26:	6563      	str	r3, [r4, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8001a28:	6ca0      	ldr	r0, [r4, #72]	@ 0x48
 8001a2a:	b330      	cbz	r0, 8001a7a <HAL_SPI_IRQHandler+0xfe>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8001a2c:	4b25      	ldr	r3, [pc, #148]	@ (8001ac4 <HAL_SPI_IRQHandler+0x148>)
 8001a2e:	6503      	str	r3, [r0, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8001a30:	f7ff f8e4 	bl	8000bfc <HAL_DMA_Abort_IT>
 8001a34:	b308      	cbz	r0, 8001a7a <HAL_SPI_IRQHandler+0xfe>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8001a36:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8001a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a3c:	6563      	str	r3, [r4, #84]	@ 0x54
 8001a3e:	e01c      	b.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8001a40:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8001a44:	d0a8      	beq.n	8001998 <HAL_SPI_IRQHandler+0x1c>
    hspi->RxISR(hspi);
 8001a46:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001a48:	e029      	b.n	8001a9e <HAL_SPI_IRQHandler+0x122>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001a4a:	069d      	lsls	r5, r3, #26
 8001a4c:	d417      	bmi.n	8001a7e <HAL_SPI_IRQHandler+0x102>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001a4e:	0688      	lsls	r0, r1, #26
 8001a50:	d513      	bpl.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001a52:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8001a56:	2803      	cmp	r0, #3
 8001a58:	d017      	beq.n	8001a8a <HAL_SPI_IRQHandler+0x10e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001a5a:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8001a5c:	f040 0004 	orr.w	r0, r0, #4
 8001a60:	6560      	str	r0, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a62:	2000      	movs	r0, #0
 8001a64:	9000      	str	r0, [sp, #0]
 8001a66:	68d0      	ldr	r0, [r2, #12]
 8001a68:	9000      	str	r0, [sp, #0]
 8001a6a:	6890      	ldr	r0, [r2, #8]
 8001a6c:	9000      	str	r0, [sp, #0]
 8001a6e:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001a70:	e7bd      	b.n	80019ee <HAL_SPI_IRQHandler+0x72>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8001a72:	0698      	lsls	r0, r3, #26
 8001a74:	d596      	bpl.n	80019a4 <HAL_SPI_IRQHandler+0x28>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001a76:	0688      	lsls	r0, r1, #26
 8001a78:	d4ac      	bmi.n	80019d4 <HAL_SPI_IRQHandler+0x58>
}
 8001a7a:	b005      	add	sp, #20
 8001a7c:	bd30      	pop	{r4, r5, pc}
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8001a7e:	068d      	lsls	r5, r1, #26
 8001a80:	d5fb      	bpl.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8001a82:	f894 0051 	ldrb.w	r0, [r4, #81]	@ 0x51
 8001a86:	2803      	cmp	r0, #3
 8001a88:	d10f      	bne.n	8001aaa <HAL_SPI_IRQHandler+0x12e>
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	9301      	str	r3, [sp, #4]
 8001a8e:	68d3      	ldr	r3, [r2, #12]
 8001a90:	9301      	str	r3, [sp, #4]
 8001a92:	6893      	ldr	r3, [r2, #8]
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	9b01      	ldr	r3, [sp, #4]
        return;
 8001a98:	e7ef      	b.n	8001a7a <HAL_SPI_IRQHandler+0xfe>
    hspi->TxISR(hspi);
 8001a9a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
        hspi->ErrorCallback(hspi);
 8001a9c:	4620      	mov	r0, r4
}
 8001a9e:	b005      	add	sp, #20
 8001aa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        hspi->ErrorCallback(hspi);
 8001aa4:	4718      	bx	r3
 8001aa6:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8001aa8:	e7f8      	b.n	8001a9c <HAL_SPI_IRQHandler+0x120>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001aaa:	6d60      	ldr	r0, [r4, #84]	@ 0x54
 8001aac:	f040 0004 	orr.w	r0, r0, #4
 8001ab0:	6560      	str	r0, [r4, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	9000      	str	r0, [sp, #0]
 8001ab6:	68d0      	ldr	r0, [r2, #12]
 8001ab8:	9000      	str	r0, [sp, #0]
 8001aba:	6890      	ldr	r0, [r2, #8]
 8001abc:	9000      	str	r0, [sp, #0]
 8001abe:	9800      	ldr	r0, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8001ac0:	e788      	b.n	80019d4 <HAL_SPI_IRQHandler+0x58>
 8001ac2:	bf00      	nop
 8001ac4:	08001549 	.word	0x08001549

08001ac8 <ST7735_ExecuteCommandList>:
static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
}

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001ac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8001acc:	4606      	mov	r6, r0
static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8001ace:	b083      	sub	sp, #12
    numCommands = *addr++;
 8001ad0:	f816 3b01 	ldrb.w	r3, [r6], #1
    while(numCommands--) {
 8001ad4:	b3db      	cbz	r3, 8001b4e <ST7735_ExecuteCommandList+0x86>
 8001ad6:	1e5d      	subs	r5, r3, #1
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001ad8:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8001b54 <ST7735_ExecuteCommandList+0x8c>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001adc:	f8df 8078 	ldr.w	r8, [pc, #120]	@ 8001b58 <ST7735_ExecuteCommandList+0x90>
 8001ae0:	b2ed      	uxtb	r5, r5
 8001ae2:	e00e      	b.n	8001b02 <ST7735_ExecuteCommandList+0x3a>
        if(numArgs) {
            ST7735_WriteData((uint8_t*)addr, numArgs);
            addr += numArgs;
        }

        if(ms) {
 8001ae4:	063b      	lsls	r3, r7, #24
            ms = *addr++;
 8001ae6:	4626      	mov	r6, r4
        if(ms) {
 8001ae8:	d507      	bpl.n	8001afa <ST7735_ExecuteCommandList+0x32>
            ms = *addr++;
 8001aea:	f816 0b01 	ldrb.w	r0, [r6], #1
            if(ms == 255) ms = 500;
            HAL_Delay(ms);
 8001aee:	28ff      	cmp	r0, #255	@ 0xff
 8001af0:	bf08      	it	eq
 8001af2:	f44f 70fa 	moveq.w	r0, #500	@ 0x1f4
 8001af6:	f7fe ff65 	bl	80009c4 <HAL_Delay>
    while(numCommands--) {
 8001afa:	3d01      	subs	r5, #1
 8001afc:	b2ed      	uxtb	r5, r5
 8001afe:	2dff      	cmp	r5, #255	@ 0xff
 8001b00:	d025      	beq.n	8001b4e <ST7735_ExecuteCommandList+0x86>
        ST7735_WriteCommand(cmd);
 8001b02:	4634      	mov	r4, r6
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	f814 3b02 	ldrb.w	r3, [r4], #2
 8001b0a:	f88d 3007 	strb.w	r3, [sp, #7]
 8001b0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b12:	4648      	mov	r0, r9
 8001b14:	f7ff fa4a 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001b18:	f04f 33ff 	mov.w	r3, #4294967295
 8001b1c:	2201      	movs	r2, #1
 8001b1e:	f10d 0107 	add.w	r1, sp, #7
 8001b22:	4640      	mov	r0, r8
 8001b24:	f7ff fe5c 	bl	80017e0 <HAL_SPI_Transmit>
        numArgs = *addr++;
 8001b28:	7877      	ldrb	r7, [r6, #1]
        if(numArgs) {
 8001b2a:	f017 067f 	ands.w	r6, r7, #127	@ 0x7f
 8001b2e:	d0d9      	beq.n	8001ae4 <ST7735_ExecuteCommandList+0x1c>
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b36:	4648      	mov	r0, r9
 8001b38:	f7ff fa38 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b42:	4632      	mov	r2, r6
 8001b44:	4640      	mov	r0, r8
 8001b46:	f7ff fe4b 	bl	80017e0 <HAL_SPI_Transmit>
            addr += numArgs;
 8001b4a:	4434      	add	r4, r6
 8001b4c:	e7ca      	b.n	8001ae4 <ST7735_ExecuteCommandList+0x1c>
        }
    }
}
 8001b4e:	b003      	add	sp, #12
 8001b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b54:	40020000 	.word	0x40020000
 8001b58:	200000a8 	.word	0x200000a8

08001b5c <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001b5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b60:	b083      	sub	sp, #12
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b62:	4d35      	ldr	r5, [pc, #212]	@ (8001c38 <ST7735_SetAddressWindow+0xdc>)
 8001b64:	242a      	movs	r4, #42	@ 0x2a
 8001b66:	f88d 4004 	strb.w	r4, [sp, #4]
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001b6a:	4c34      	ldr	r4, [pc, #208]	@ (8001c3c <ST7735_SetAddressWindow+0xe0>)
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001b6c:	4681      	mov	r9, r0
 8001b6e:	460f      	mov	r7, r1
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b70:	4628      	mov	r0, r5
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001b72:	4690      	mov	r8, r2
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b74:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b78:	2200      	movs	r2, #0
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8001b7a:	461e      	mov	r6, r3
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001b7c:	f108 0801 	add.w	r8, r8, #1
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001b80:	f7ff fa14 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001b84:	f04f 33ff 	mov.w	r3, #4294967295
 8001b88:	a901      	add	r1, sp, #4
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	4620      	mov	r0, r4
 8001b8e:	f7ff fe27 	bl	80017e0 <HAL_SPI_Transmit>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001b92:	f109 0901 	add.w	r9, r9, #1
 8001b96:	f88d 8007 	strb.w	r8, [sp, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001b9a:	4628      	mov	r0, r5
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001b9c:	f04f 0800 	mov.w	r8, #0
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001ba0:	2201      	movs	r2, #1
 8001ba2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8001ba6:	f88d 9005 	strb.w	r9, [sp, #5]
 8001baa:	f88d 8004 	strb.w	r8, [sp, #4]
 8001bae:	f88d 8006 	strb.w	r8, [sp, #6]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001bb2:	f7ff f9fb 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001bb6:	2204      	movs	r2, #4
 8001bb8:	eb0d 0102 	add.w	r1, sp, r2
 8001bbc:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc0:	4620      	mov	r0, r4
 8001bc2:	f7ff fe0d 	bl	80017e0 <HAL_SPI_Transmit>
    ST7735_WriteData(data, sizeof(data));

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8001bc6:	232b      	movs	r3, #43	@ 0x2b
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001bc8:	4642      	mov	r2, r8
 8001bca:	4628      	mov	r0, r5
 8001bcc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001bd0:	f88d 3003 	strb.w	r3, [sp, #3]
 8001bd4:	f7ff f9ea 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bdc:	f10d 0103 	add.w	r1, sp, #3
 8001be0:	2201      	movs	r2, #1
 8001be2:	4620      	mov	r0, r4
 8001be4:	f7ff fdfc 	bl	80017e0 <HAL_SPI_Transmit>
    data[1] = y0 + ST7735_YSTART;
 8001be8:	3702      	adds	r7, #2
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001bea:	4628      	mov	r0, r5
    data[3] = y1 + ST7735_YSTART;
 8001bec:	3602      	adds	r6, #2
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
    data[1] = y0 + ST7735_YSTART;
 8001bf4:	f88d 7005 	strb.w	r7, [sp, #5]
    data[3] = y1 + ST7735_YSTART;
 8001bf8:	f88d 6007 	strb.w	r6, [sp, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001bfc:	f7ff f9d6 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001c00:	a901      	add	r1, sp, #4
 8001c02:	f04f 33ff 	mov.w	r3, #4294967295
 8001c06:	2204      	movs	r2, #4
 8001c08:	4620      	mov	r0, r4
 8001c0a:	f7ff fde9 	bl	80017e0 <HAL_SPI_Transmit>
    ST7735_WriteData(data, sizeof(data));

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8001c0e:	232c      	movs	r3, #44	@ 0x2c
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8001c10:	4642      	mov	r2, r8
 8001c12:	4628      	mov	r0, r5
 8001c14:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c18:	f88d 3003 	strb.w	r3, [sp, #3]
 8001c1c:	f7ff f9c6 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001c20:	f04f 33ff 	mov.w	r3, #4294967295
 8001c24:	2201      	movs	r2, #1
 8001c26:	f10d 0103 	add.w	r1, sp, #3
 8001c2a:	4620      	mov	r0, r4
 8001c2c:	f7ff fdd8 	bl	80017e0 <HAL_SPI_Transmit>
}
 8001c30:	b003      	add	sp, #12
 8001c32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c36:	bf00      	nop
 8001c38:	40020000 	.word	0x40020000
 8001c3c:	200000a8 	.word	0x200000a8

08001c40 <ST7735_Init>:

void ST7735_Init() {
 8001c40:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001c42:	4c16      	ldr	r4, [pc, #88]	@ (8001c9c <ST7735_Init+0x5c>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	4620      	mov	r0, r4
 8001c48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c4c:	f7ff f9ae 	bl	8000fac <HAL_GPIO_WritePin>
    ST7735_Select();
    HAL_GPIO_WritePin(BL_GPIO_Port, BL_Pin, GPIO_PIN_SET);
 8001c50:	4620      	mov	r0, r4
 8001c52:	2201      	movs	r2, #1
 8001c54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c58:	f7ff f9a8 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c62:	4620      	mov	r0, r4
 8001c64:	f7ff f9a2 	bl	8000fac <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001c68:	2005      	movs	r0, #5
 8001c6a:	f7fe feab 	bl	80009c4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8001c6e:	2201      	movs	r2, #1
 8001c70:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c74:	4620      	mov	r0, r4
 8001c76:	f7ff f999 	bl	8000fac <HAL_GPIO_WritePin>
    ST7735_Reset();
    ST7735_ExecuteCommandList(init_cmds1);
 8001c7a:	4809      	ldr	r0, [pc, #36]	@ (8001ca0 <ST7735_Init+0x60>)
 8001c7c:	f7ff ff24 	bl	8001ac8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8001c80:	4808      	ldr	r0, [pc, #32]	@ (8001ca4 <ST7735_Init+0x64>)
 8001c82:	f7ff ff21 	bl	8001ac8 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8001c86:	4808      	ldr	r0, [pc, #32]	@ (8001ca8 <ST7735_Init+0x68>)
 8001c88:	f7ff ff1e 	bl	8001ac8 <ST7735_ExecuteCommandList>
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001c8c:	4620      	mov	r0, r4
 8001c8e:	2201      	movs	r2, #1
    ST7735_Unselect();
}
 8001c90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001c94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c98:	f7ff b988 	b.w	8000fac <HAL_GPIO_WritePin>
 8001c9c:	40020000 	.word	0x40020000
 8001ca0:	08029df8 	.word	0x08029df8
 8001ca4:	08029de8 	.word	0x08029de8
 8001ca8:	08029dbc 	.word	0x08029dbc

08001cac <ST7735_DrawImage>:

void ST7735_FillScreenFast(uint16_t color) {
    ST7735_FillRectangleFast(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8001cac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001cb0:	289f      	cmp	r0, #159	@ 0x9f
void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8001cb2:	9e06      	ldr	r6, [sp, #24]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8001cb4:	d80b      	bhi.n	8001cce <ST7735_DrawImage+0x22>
 8001cb6:	297f      	cmp	r1, #127	@ 0x7f
 8001cb8:	460d      	mov	r5, r1
 8001cba:	d808      	bhi.n	8001cce <ST7735_DrawImage+0x22>
 8001cbc:	461f      	mov	r7, r3
    if((x + w - 1) >= ST7735_WIDTH) return;
 8001cbe:	1883      	adds	r3, r0, r2
 8001cc0:	2ba0      	cmp	r3, #160	@ 0xa0
 8001cc2:	4604      	mov	r4, r0
 8001cc4:	4690      	mov	r8, r2
 8001cc6:	dc02      	bgt.n	8001cce <ST7735_DrawImage+0x22>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 8001cc8:	19cb      	adds	r3, r1, r7
 8001cca:	2b80      	cmp	r3, #128	@ 0x80
 8001ccc:	dd01      	ble.n	8001cd2 <ST7735_DrawImage+0x26>

    ST7735_Select();
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
    ST7735_Unselect();
}
 8001cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8001cd2:	4814      	ldr	r0, [pc, #80]	@ (8001d24 <ST7735_DrawImage+0x78>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001cda:	f7ff f967 	bl	8000fac <HAL_GPIO_WritePin>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 8001cde:	b2e0      	uxtb	r0, r4
 8001ce0:	b2e9      	uxtb	r1, r5
 8001ce2:	1e7b      	subs	r3, r7, #1
 8001ce4:	f108 32ff 	add.w	r2, r8, #4294967295
 8001ce8:	440b      	add	r3, r1
 8001cea:	4402      	add	r2, r0
 8001cec:	b2db      	uxtb	r3, r3
 8001cee:	b2d2      	uxtb	r2, r2
 8001cf0:	f7ff ff34 	bl	8001b5c <ST7735_SetAddressWindow>
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8001cf4:	480b      	ldr	r0, [pc, #44]	@ (8001d24 <ST7735_DrawImage+0x78>)
 8001cf6:	2201      	movs	r2, #1
 8001cf8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cfc:	f7ff f956 	bl	8000fac <HAL_GPIO_WritePin>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8001d00:	fb07 f208 	mul.w	r2, r7, r8
 8001d04:	0052      	lsls	r2, r2, #1
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8001d06:	4631      	mov	r1, r6
 8001d08:	b292      	uxth	r2, r2
 8001d0a:	4807      	ldr	r0, [pc, #28]	@ (8001d28 <ST7735_DrawImage+0x7c>)
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d10:	f7ff fd66 	bl	80017e0 <HAL_SPI_Transmit>
}
 8001d14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8001d18:	4802      	ldr	r0, [pc, #8]	@ (8001d24 <ST7735_DrawImage+0x78>)
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001d20:	f7ff b944 	b.w	8000fac <HAL_GPIO_WritePin>
 8001d24:	40020000 	.word	0x40020000
 8001d28:	200000a8 	.word	0x200000a8

08001d2c <__libc_init_array>:
 8001d2c:	b570      	push	{r4, r5, r6, lr}
 8001d2e:	4d0d      	ldr	r5, [pc, #52]	@ (8001d64 <__libc_init_array+0x38>)
 8001d30:	4c0d      	ldr	r4, [pc, #52]	@ (8001d68 <__libc_init_array+0x3c>)
 8001d32:	1b64      	subs	r4, r4, r5
 8001d34:	10a4      	asrs	r4, r4, #2
 8001d36:	2600      	movs	r6, #0
 8001d38:	42a6      	cmp	r6, r4
 8001d3a:	d109      	bne.n	8001d50 <__libc_init_array+0x24>
 8001d3c:	4d0b      	ldr	r5, [pc, #44]	@ (8001d6c <__libc_init_array+0x40>)
 8001d3e:	4c0c      	ldr	r4, [pc, #48]	@ (8001d70 <__libc_init_array+0x44>)
 8001d40:	f000 f818 	bl	8001d74 <_init>
 8001d44:	1b64      	subs	r4, r4, r5
 8001d46:	10a4      	asrs	r4, r4, #2
 8001d48:	2600      	movs	r6, #0
 8001d4a:	42a6      	cmp	r6, r4
 8001d4c:	d105      	bne.n	8001d5a <__libc_init_array+0x2e>
 8001d4e:	bd70      	pop	{r4, r5, r6, pc}
 8001d50:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d54:	4798      	blx	r3
 8001d56:	3601      	adds	r6, #1
 8001d58:	e7ee      	b.n	8001d38 <__libc_init_array+0xc>
 8001d5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8001d5e:	4798      	blx	r3
 8001d60:	3601      	adds	r6, #1
 8001d62:	e7f2      	b.n	8001d4a <__libc_init_array+0x1e>
 8001d64:	08029e3c 	.word	0x08029e3c
 8001d68:	08029e3c 	.word	0x08029e3c
 8001d6c:	08029e3c 	.word	0x08029e3c
 8001d70:	08029e40 	.word	0x08029e40

08001d74 <_init>:
 8001d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d76:	bf00      	nop
 8001d78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d7a:	bc08      	pop	{r3}
 8001d7c:	469e      	mov	lr, r3
 8001d7e:	4770      	bx	lr

08001d80 <_fini>:
 8001d80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d82:	bf00      	nop
 8001d84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001d86:	bc08      	pop	{r3}
 8001d88:	469e      	mov	lr, r3
 8001d8a:	4770      	bx	lr
