m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dG:/CourseraFPGA/Course2/AAC2M4P1
vAAC2M4P2_tb
Z0 !s110 1731953448
!i10b 1
!s100 9li01h<P5A3g>?BBjD@al1
I1=cMZbg16eBY[OThhJmYg2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dG:/CourseraFPGA/Course2/AAC2M4P2
w1573419240
8G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2_tb.vp
FG:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2_tb.vp
L0 65
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1731953448.000000
!s107 G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2_tb.vp|
!s90 -reportprogress|300|-work|work|-stats=none|G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2_tb.vp|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@a@a@c2@m4@p2_tb
vRAM128x32
R0
!i10b 1
!s100 9;0aRklGf2gf:aVO2F2J=3
IERV8;k6VaOBg9c<gN32Pn1
R1
R2
w1731953440
8G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2.v
FG:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2.v
L0 1
R3
r1
!s85 0
31
R4
!s107 G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2.v|
!s90 -reportprogress|300|-work|work|-stats=none|G:/CourseraFPGA/Course2/AAC2M4P2/AAC2M4P2.v|
!i113 1
R5
R6
n@r@a@m128x32
