# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Lab_07_DataProcessor_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Lab_07_DataProcessor_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity Lab_07_DataProcessor
# -- Compiling architecture structure of Lab_07_DataProcessor
# 
vsim +altera -do Lab_07_DataProcessor_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/Lab_07_DataProcessor_vhd.sdo gate_work.lab_07_dataprocessor
# vsim +altera -do Lab_07_DataProcessor_run_msim_gate_vhdl.do -l msim_transcript -gui -sdftyp /=C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/Lab_07_DataProcessor_vhd.sdo gate_work.lab_07_dataprocessor 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_components
# Loading gate_work.lab_07_dataprocessor(structure)
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading ieee.std_logic_arith(body)
# Loading cycloneiv.cycloneiv_io_obuf(arch)
# Loading cycloneiv.cycloneiv_io_ibuf(arch)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneiv.cycloneiv_lcell_comb(vital_lcell_comb)
# Loading cycloneiv.cycloneiv_clkctrl(vital_clkctrl)
# Loading cycloneiv.cycloneiv_ena_reg(behave)
# Loading instances from C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/Lab_07_DataProcessor_vhd.sdo
# Loading timing data from C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/Lab_07_DataProcessor_vhd.sdo
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /lab_07_dataprocessor File: Lab_07_DataProcessor_6_1200mv_85c_slow.vho
# do Lab_07_DataProcessor_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {Lab_07_DataProcessor_6_1200mv_85c_slow.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneiv_atom_pack
# -- Loading package cycloneiv_components
# -- Compiling entity Lab_07_DataProcessor
# -- Compiling architecture structure of Lab_07_DataProcessor
# 
wave create -pattern none -portmode in -language vhdl /lab_07_dataprocessor/clk
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl /lab_07_dataprocessor/input_sel
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl /lab_07_dataprocessor/ac_load
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl /lab_07_dataprocessor/mar_load
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl -range 2 0 /lab_07_dataprocessor/alu_sel
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl /lab_07_dataprocessor/ram_load
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl -range 3 0 /lab_07_dataprocessor/input
# lab_07_dataprocessor
wave create -pattern none -portmode in -language vhdl -range 2 0 /lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_07_dataprocessor/mux_out
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 2 0 /lab_07_dataprocessor/mar_out
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_07_dataprocessor/data_chk
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_07_dataprocessor/output
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_07_dataprocessor/m1_out
# lab_07_dataprocessor
wave create -pattern none -portmode out -language vhdl -range 3 0 /lab_07_dataprocessor/m2_out
# lab_07_dataprocessor
add wave -position 1 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/lab_07_dataprocessor/input
add wave -position 4 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/lab_07_dataprocessor/alu_sel
add wave -position 5 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/lab_07_dataprocessor/mar_in
add wave -position end  sim:/lab_07_dataprocessor/output
add wave -position end  sim:/lab_07_dataprocessor/data_chk
add wave -position end  sim:/lab_07_dataprocessor/mux_out
add wave -position end  sim:/lab_07_dataprocessor/mar_out
add wave -position end  sim:/lab_07_dataprocessor/m1_out
add wave -position end  sim:/lab_07_dataprocessor/m2_out
wave modify -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 1000ns Edit:/lab_07_dataprocessor/clk
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_07_dataprocessor/input_sel
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_07_dataprocessor/ac_load
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_07_dataprocessor/mar_load
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 1000ns Edit:/lab_07_dataprocessor/ram_load
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0000 -range 3 0 -starttime 0ns -endtime 120ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0011 -range 3 120 -starttime 0ns -endtime 240ns Edit:/lab_07_dataprocessor/input
# Maximum of 32bit vector wave is supported
# 
wave modify -driver freeze -pattern constant -value 0011 -range 3 120 -starttime 120ns -endtime 240ns Edit:/lab_07_dataprocessor/input
# Maximum of 32bit vector wave is supported
# 
wave modify -driver freeze -pattern constant -value 0011 -range 3 0 -starttime 120ns -endtime 240ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0011 -range 3 120 -starttime 120ns -endtime 230ns Edit:/lab_07_dataprocessor/input
# Maximum of 32bit vector wave is supported
# 
wave modify -driver freeze -pattern constant -value 0011 -range 3 0 -starttime 120ns -endtime 230ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0010 -range 3 0 -starttime 230ns -endtime 340ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0100 -range 3 0 -starttime 340ns -endtime 450ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0011 -range 3 0 -starttime 120ns -endtime 220ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0010 -range 3 0 -starttime 220ns -endtime 330ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0100 -range 3 0 -starttime 330ns -endtime 440ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 0000 -range 3 0 -starttime 430ns -endtime 1000ns Edit:/lab_07_dataprocessor/input
# lab_07_dataprocessor
add wave -position 2 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/lab_07_dataprocessor/alu_sel
wave modify -driver freeze -pattern constant -value 000 -range 2 0 -starttime 0ns -endtime 330ns Edit:/lab_07_dataprocessor/alu_sel
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 010 -range 2 0 -starttime 330ns -endtime 520ns Edit:/lab_07_dataprocessor/alu_sel
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 000 -range 2 0 -starttime 520ns -endtime 1000ns Edit:/lab_07_dataprocessor/alu_sel
# lab_07_dataprocessor
add wave -position 3 -autoscale 1 -format Literal -height 17 -editable 2 Edit:/lab_07_dataprocessor/mar_in
wave modify -driver freeze -pattern constant -value 000 -range 2 0 -starttime 0ns -endtime 120ns Edit:/lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 010 -range 2 0 -starttime 120ns -endtime 220ns Edit:/lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 001 -range 2 0 -starttime 220ns -endtime 430ns Edit:/lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 010 -range 2 0 -starttime 430ns -endtime 520ns Edit:/lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave modify -driver freeze -pattern constant -value 000 -range 2 0 -starttime 520ns -endtime 1000ns Edit:/lab_07_dataprocessor/mar_in
# lab_07_dataprocessor
wave edit invert -start 76686ps -end 401472ps Edit:/lab_07_dataprocessor/input_sel
wave edit invert -start 76686ps -end 468008ps Edit:/lab_07_dataprocessor/ac_load
wave edit invert -start 86835ps -end 168032ps Edit:/lab_07_dataprocessor/mar_load
wave edit invert -start 171415ps -end 199608ps Edit:/lab_07_dataprocessor/ram_load
wave edit invert -start 217652ps -end 269527ps Edit:/lab_07_dataprocessor/mar_load
wave edit invert -start 276294ps -end 312381ps Edit:/lab_07_dataprocessor/ram_load
wave edit invert -start 427410ps -end 519883ps Edit:/lab_07_dataprocessor/mar_load
run -all
wave editwrite -file C:/altera/13.1/quartus/bin64/work/Lab_07/simulation/modelsim/wave.do
