### Authors
`Duc-Thang Trang`
`Huu-Truong Duong`
### FSM
![image](https://github.com/Truongdhvnu/Diff_max/assets/122275694/00d68514-06af-443d-9aca-09f6856bf11e)
### FSMD
![image](https://github.com/Truongdhvnu/Diff_max/assets/122275694/62f3753f-f615-49ed-981f-b73850817c0e)

### Behaviour Simulation & Post Synthesis simulation
# Test Cases

<table>
  <tr>
    <th>Test No.</th>
    <th>Input</th>
    <th>Output</th>
  </tr>
  <tr>
    <td></td>
    <td>Nminus1</td>
    <td>Addr_in</td>
    <td>array</td>
    <td>Diff</td>
  </tr>
  <tr>
    <td>Test case 1</td>
    <td>2</td>
    <td>0</td>
    <td>{0, 10, -2}</td>
    <td>12 (=10 - (-2))</td>
  </tr>
  <tr>
    <td>Test case 2</td>
    <td>10</td>
    <td>3</td>
    <td>{-39, 18, 24, -18, -32, -50, 24, -25, -2, -62}</td>
    <td>86 (=24 - (-62))</td>
  </tr>
</table>

`Behaviour Simulation`

![image](https://github.com/Truongdhvnu/Diff_max/assets/122275694/eccc0323-1822-4d8f-ba21-7e8288da2188)

`Post Synthesys Simulation`

![image](https://github.com/Truongdhvnu/Diff_max/assets/122275694/4a639244-1dc9-4f12-a17c-0dfec734323e)


