<html>
<body bgcolor="white">
<pre>
<font color=green><i>--============================================================================--
</font></i><font color=green><i>-- Design units : BitMod_Timing (Package declaration and body)
</font></i><font color=green><i>--
</font></i><font color=green><i>-- File name    : bitmod_timing.vhd
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Purpose      : In this package, all timing parameters for the Bit Modulator
</font></i><font color=green><i>--                are defined as deferred constants; their value can be modified
</font></i><font color=green><i>--                by recompiling only the package body.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Note         : The timing figures have been taken from the data sheet for the
</font></i><font color=green><i>--                Bit Modulator dated January 1995. The timing figures
</font></i><font color=green><i>--                are based on 25 pF load on the outputs. The timing parameter
</font></i><font color=green><i>--                names are compliant with Vital Level 0.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Limitations  : Best case and typical figures have been approximated:  
</font></i><font color=green><i>--                Best case    = Worst case / 4, for path delays,
</font></i><font color=green><i>--                Typical case = Worst case / 2, for path delays.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Errors:      : None known
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Library      : BitMod_Lib
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Dependencies : ESA.Simulation, ESA.Timing.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Author       : Sandi Habinc
</font></i><font color=green><i>--                ESTEC Microelectronics and Technology Section (WSM)
</font></i><font color=green><i>--                P.O. Box 299
</font></i><font color=green><i>--                2200 AG Noordwijk
</font></i><font color=green><i>--                The Netherlands
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Copyright    : European Space Agency (ESA) 1995. No part may be reproduced
</font></i><font color=green><i>--                in any form without the prior written permission of ESA.
</font></i><font color=green><i>--
</font></i><font color=green><i>-- Simulator    : Synopsys v. 3.2b, on Sun SPARCstation 10, SunOS 4.1.3
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i><font color=green><i>-- Revision list
</font></i><font color=green><i>-- Version Author Date       Changes
</font></i><font color=green><i>--
</font></i><font color=green><i>-- 0.1     SH      1 July 95 New package
</font></i><font color=green><i>--------------------------------------------------------------------------------
</font></i> 
<font color=blue>library</font> ESA;
<font color=blue>use</font> ESA.Simulation.<font color=blue>all</font>;
<font color=blue>use</font> ESA.Timing.<font color=blue>all</font>;

<font color=blue>package</font> BitMod_Timing <font color=blue>is</font>
   <font color=green><i>-----------------------------------------------------------------------------
</font></i>   <font color=green><i>-- Deferred constants for the timing parameters, all values are defined in
</font></i>   <font color=green><i>-- the package body.
</font></i>   <font color=green><i>--
</font></i>   <font color=green><i>-- Input Test is not allowed to change when Reset_N is de-asserted 
</font></i>   <font color=green><i>-- (checked in model).
</font></i>   <font color=green><i>-----------------------------------------------------------------------------
</font></i>
   <font color=green><i>-- System signal timing parameters                  Data sheet reference
</font></i>   <font color=blue>constant</font> tperiod_Clk:       TimeArray;              <font color=green><i>-- TClk
</font></i>   <font color=blue>constant</font> tpw_Clk_posedge:   TimeArray;              <font color=green><i>-- TCHi
</font></i>   <font color=blue>constant</font> tpw_Clk_negedge:   TimeArray;              <font color=green><i>-- TCLo
</font></i>
   <font color=green><i>-- Parameters TSCk and TRes depend on the architectural design and can not
</font></i>   <font color=green><i>-- be changed by the user. They are defined in the architecture of the 
</font></i>   <font color=green><i>-- functional core.
</font></i>
   <font color=green><i>-- Internal registers interface timing parameters
</font></i>   <font color=blue>constant</font> tpw_CSN_negedge:   TimeArray;              <font color=green><i>-- T1
</font></i>   <font color=blue>constant</font> tsetup_D_CSN:      TimeArray;              <font color=green><i>-- T2
</font></i>   <font color=blue>constant</font> thold_D_CSN:       TimeArray;              <font color=green><i>-- T3
</font></i>   <font color=blue>constant</font> tpd_CSN_D_negedge: TimeArray;              <font color=green><i>-- T4 Tri-state modelling
</font></i>   <font color=blue>constant</font> tpd_CSN_D_posedge: TimeArray;              <font color=green><i>-- T5 -------- " --------
</font></i>   <font color=blue>constant</font> tpd_A_D:           TimeArray;              <font color=green><i>-- T6
</font></i>
   <font color=green><i>-- Parameters T7 and T8 depend on the architectural design and can not 
</font></i>   <font color=green><i>-- be changed by the user. They are defined in the architecture of the 
</font></i>   <font color=green><i>-- functional core.
</font></i>   
   <font color=green><i>-- Output interface timing parameters
</font></i>   <font color=blue>constant</font> tpd_Clk_MData:     TimeArray01;            <font color=green><i>-- T9
</font></i>
<font color=blue>end</font> BitMod_Timing; <font color=green><i>--=============== End of package header ===================--
</font></i>
<font color=blue>package</font> <font color=blue>body</font> BitMod_Timing <font color=blue>is</font>

   <font color=green><i>-- System signal timing parameters      WC     Typ    BC         Ref.
</font></i>   <font color=blue>constant</font> tperiod_Clk:       TimeArray := (80 ns, 80 ns, 80 ns); <font color=green><i>-- TClk
</font></i>   <font color=blue>constant</font> tpw_Clk_posedge:   TimeArray := (40 ns, 40 ns, 40 ns); <font color=green><i>-- TCHi
</font></i>   <font color=blue>constant</font> tpw_Clk_negedge:   TimeArray := (40 ns, 40 ns, 40 ns); <font color=green><i>-- TCLo
</font></i> 
   <font color=green><i>-- Internal registers interface timing parameters
</font></i>   <font color=blue>constant</font> tpw_CSN_negedge:   TimeArray := (40 ns, 30 ns, 20 ns); <font color=green><i>-- T1
</font></i>   <font color=blue>constant</font> tsetup_D_CSN:      TimeArray := (15 ns, 10 ns,  6 ns); <font color=green><i>-- T2
</font></i>   <font color=blue>constant</font> thold_D_CSN:       TimeArray := (10 ns,  8 ns,  3 ns); <font color=green><i>-- T3
</font></i>   <font color=blue>constant</font> tpd_CSN_D_negedge: TimeArray := (30 ns, 15 ns,  8 ns); <font color=green><i>-- T4
</font></i>   <font color=blue>constant</font> tpd_CSN_D_posedge: TimeArray := (40 ns, 20 ns, 10 ns); <font color=green><i>-- T5
</font></i>   <font color=blue>constant</font> tpd_A_D:           TimeArray := (30 ns, 15 ns,  8 ns); <font color=green><i>-- T6
</font></i>
   <font color=green><i>-- Output interface timing parameter                            -- T9
</font></i>   <font color=blue>constant</font> tpd_Clk_MData:     TimeArray01 := ((25 ns, 24 ns),     <font color=green><i>-- WC
</font></i>                                               (11 ns, 13 ns),     <font color=green><i>-- TC
</font></i>                                               ( 7 ns,  8 ns));    <font color=green><i>-- BC
</font></i>
<font color=blue>end</font> BitMod_Timing; <font color=green><i>--================= End of package body ===================--
</font></i></pre>
</body>
</html>
