// Seed: 189824474
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  tri  id_2,
    input  tri0 id_3,
    output tri  id_4
);
  assign id_4 = id_3;
  assign id_1 = 1;
  initial id_4 = 1;
  always_latch id_1.id_0 = 1;
  assign id_1 = 1 - id_0;
  tri1 id_6, id_7;
  assign id_7 = 1 - id_6;
  wire id_8 = 1;
endmodule
module module_1 (
    input tri0 void id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    output supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8
);
  assign id_5 = id_3;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_8,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
