// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1110(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 clock", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 clock", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1111(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 clock", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1112(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 clock", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1113(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 clock", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 clock", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1114(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 clock", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1115(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 clock", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 clock", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1116(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 clock", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1117(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 clock", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1118(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 clock", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 clock", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1119(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_last_0", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 clock", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+60637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_control_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1120(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 clock", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1121(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 clock", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 clock", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1122(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 clock", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1123(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 clock", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1124(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 clock", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 clock", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_c_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1125(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 clock", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1126(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 clock", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 last_s", false,-1);
    }
}

void VTestHarness::traceInitThis__1127(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+62645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_9_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 clock", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 clock", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1128(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 clock", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0_io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1129(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 clock", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_point_five", false,-1);
    }
}

void VTestHarness::traceInitThis__1130(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 clock", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 clock", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1131(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 clock", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+60797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1132(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 clock", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1133(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+62694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 clock", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 clock", false,-1);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1134(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 clock", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1135(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 clock", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_point_five_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1136(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 clock", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 clock", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1137(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 clock", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1138(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 clock", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_10_15 tile_0_0 io_out_c_r_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1139(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 clock", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 clock", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1140(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 clock", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1141(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 clock", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 clock", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1142(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 clock", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_last_0", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1143(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 clock", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+60957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1144(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 clock", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 clock", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1145(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 clock", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1146(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 clock", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_in_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1147(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 clock", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_last_0", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+61007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 clock", false,-1);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1148(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_last_0", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+61017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 clock", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_last_0", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_last_0", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+61027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1149(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 clock", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_last_0", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_last_0", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+61037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 c1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1150(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 clock", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_last_0", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_last_0", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+61047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_11_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 clock", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_last_0", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1151(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_last_0", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+61057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 clock", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_last_0", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_last_0", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+61067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_in_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1152(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 clock", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_last_0", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_last_0", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+61077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 flip", false,-1);
    }
}

void VTestHarness::traceInitThis__1153(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+29837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 clock", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_last_0", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_last_0", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+61087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 clock", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_last_0", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1154(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_last_0", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+61097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 clock", false,-1);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_last_0", false,-1);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_last_0", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+61107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1155(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 clock", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_last_0", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_last_0", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+61117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_zeros", false,-1);
    }
}

void VTestHarness::traceInitThis__1156(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 clock", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_last_0", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_last_0", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+61127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 clock", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_last_0", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_last_0", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_in_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1157(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+61137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 clock", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_last_0", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_last_0", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+61147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_d", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1158(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 clock", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_last_0", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_last_0", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+61157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 c1_sign", false,-1);
    }
}

void VTestHarness::traceInitThis__1159(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 clock", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_last_0", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_last_0", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+61167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 clock", false,-1);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_last_0", false,-1);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_last_0", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+61177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1160(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 clock", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_last_0", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_last_0", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+61187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1161(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 clock", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_last_0", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_last_0", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+61197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_zeros_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1162(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 clock", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_last_0", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_last_0", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+61207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_12_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 clock", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_last_0", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_last_0", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+61217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_d", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1163(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 clock", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_last_0", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_last_0", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+61227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1164(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 clock", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_last_0", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_last_0", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+61237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1165(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_last_0", false,-1);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_last_0", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+61247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 clock", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_last_0", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_last_0", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+61257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1166(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 clock", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_last_0", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_last_0", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+61267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1167(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 clock", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_last_0", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_last_0", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+61277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 clock", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1168(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_last_0", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_last_0", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+61287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 clock", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_last_0", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_last_0", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+61297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1169(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+61295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+61296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+61297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+30035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+30036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+30037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+30038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+30039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+30040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+30041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+30042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+30043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 clock", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+61299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+61300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_last_0", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_last_0", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+61307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+61306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+61307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+61299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+61300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+61298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+61301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+61302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+61303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+61304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+61305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_13_9 tile_0_0 io_in_last", false,-1);
    }
}
