vunit olo_base_fifo_async (olo_base_fifo_async) {

    -- Force a reset in the first clock cycle
    assume_initial_reset_in: assume (In_Rst = '1') @rising_edge(In_Clk);
    assume_initial_reset_out: assume (Out_Rst = '1') @rising_edge(Out_Clk);

    assert_Depth_g_power_2: assert log2(Depth_g) = log2ceil(Depth_g);

    sequence out_valid_not_reset is {
        Out_Valid and (not (Out_Rst) )
    };
    cover_Out_Valid: cover{out_valid_not_reset};
}