CNTL_WRREQ_CNTL_1__swap_MASK 0x300000
#define MP_DRAM_CNTL_WRREQ_CNTL_1__swap__SHIFT 0x14
#define MP_DRAM_CNTL_WRREQ_CNTL_1__vmid_MASK 0x3c00000
#define MP_DRAM_CNTL_WRREQ_CNTL_1__vmid__SHIFT 0x16
#define MP_DRAM_CNTL_WRREQ_CNTL_1__atc_MASK 0x4000000
#define MP_DRAM_CNTL_WRREQ_CNTL_1__atc__SHIFT 0x1a
#define MP_DRAM_CNTL_WRREQ_CNTL_1__fed_MASK 0x8000000
#define MP_DRAM_CNTL_WRREQ_CNTL_1__fed__SHIFT 0x1b
#define MP_DRAM_CNTL_WRREQ_LOW_ADDR__addr_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_LOW_ADDR__addr__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_HIGH_ADDR__addr_47_37_MASK 0x7ff
#define MP_DRAM_CNTL_WRREQ_HIGH_ADDR__addr_47_37__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_HIGH_ADDR__reserved_MASK 0xfffff800
#define MP_DRAM_CNTL_WRREQ_HIGH_ADDR__reserved__SHIFT 0xb
#define MP_DRAM_CNTL_WRREQ_MASK__mask_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_MASK__mask__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_0__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_0__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_1__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_1__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_2__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_2__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_3__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_3__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_4__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_4__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_5__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_5__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_6__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_6__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_DATA_7__data_MASK 0xffffffff
#define MP_DRAM_CNTL_WRREQ_DATA_7__data__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_STATUS__credit_counter_MASK 0x1f
#define MP_DRAM_CNTL_WRREQ_STATUS__credit_counter__SHIFT 0x0
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved0_MASK 0xe0
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved0__SHIFT 0x5
#define MP_DRAM_CNTL_WRREQ_STATUS__fifo_not_empty_MASK 0x100
#define MP_DRAM_CNTL_WRREQ_STATUS__fifo_not_empty__SHIFT 0x8
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved1_MASK 0xfe00
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved1__SHIFT 0x9
#define MP_DRAM_CNTL_WRREQ_STATUS__tag_pointer_MASK 0xf0000
#define MP_DRAM_CNTL_WRREQ_STATUS__tag_pointer__SHIFT 0x10
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved2_MASK 0xfff00000
#define MP_DRAM_CNTL_WRREQ_STATUS__reserved2__SHIFT 0x14
#define MP_DRAM_CNTL_WRRET_STATUS_0__valid_MASK 0x1
#define MP_DRAM_CNTL_WRRET_STATUS_0__valid__SHIFT 0x0
#define MP_DRAM_CNTL_WRRET_STATUS_0__nack_MASK 0x6
#define MP_DRAM_CNTL_WRRET_STATUS_0__nack__SHIFT 0x1
#define MP_DRAM_CNTL_WRRET_STATUS_0__reserved_MASK 0xfff8
#define MP_DRAM_CNTL_WRRET_STATUS_0__reserved__SHIFT 0x3
#define MP_DRAM_CNTL_WRRET_STATUS_0__tag_MASK 0xffff0000
#define MP_DRAM_CNTL_WRRET_STATUS_0__tag__SHIFT 0x10
#define MP_DRAM_CNTL_RDREQ_ADDR__addr_MASK 0xffffffff
#define MP_DRAM_CNTL_RDREQ_ADDR__addr__SHIFT 0x0
#define MP_DRAM_CNTL_RDREQ_CNTL__tag_MASK 0xffff
#define MP_DRAM_CNTL_RDREQ_CNTL__tag__SHIFT 0x0
#define MP_DRAM_CNTL_RDREQ_CNTL__mask_MASK 0xff0000
#define MP_DRAM_CNTL_RDREQ_CNTL__mask__SHIFT 0x10
#define MP_DRAM_CNTL_RDREQ_CNTL__addr_47_40_MASK 0xff000000
#define MP_DRAM_CNTL_RDREQ_CNTL__addr_47_40__