{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 04:03:21 2016 " "Info: Processing started: Sat Nov 26 04:03:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off exercise -c exercise" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2SEG.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file BCD2SEG.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SEG-behav " "Info: Found design unit 1: BCD2SEG-behav" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SEG " "Info: Found entity 1: BCD2SEG" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD2SEG " "Info: Elaborating entity \"BCD2SEG\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "s1 BCD2SEG.vhd(21) " "Warning (10542): VHDL Variable Declaration warning at BCD2SEG.vhd(21): used initial value expression for variable \"s1\" because variable was never assigned a value" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 21 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[0\] GND " "Warning (13410): Pin \"y1\[0\]\" is stuck at GND" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[1\] VCC " "Warning (13410): Pin \"y1\[1\]\" is stuck at VCC" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[2\] VCC " "Warning (13410): Pin \"y1\[2\]\" is stuck at VCC" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y1\[3\] GND " "Warning (13410): Pin \"y1\[3\]\" is stuck at GND" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y2\[0\] GND " "Warning (13410): Pin \"y2\[0\]\" is stuck at GND" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y2\[1\] GND " "Warning (13410): Pin \"y2\[1\]\" is stuck at GND" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y2\[2\] VCC " "Warning (13410): Pin \"y2\[2\]\" is stuck at VCC" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "y2\[3\] GND " "Warning (13410): Pin \"y2\[3\]\" is stuck at GND" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "exercise " "Warning: Ignored assignments for entity \"exercise\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity exercise -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity exercise -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity exercise -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity exercise -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[0\] " "Warning (15610): No output dependent on input pin \"s\[0\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[1\] " "Warning (15610): No output dependent on input pin \"s\[1\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[2\] " "Warning (15610): No output dependent on input pin \"s\[2\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[3\] " "Warning (15610): No output dependent on input pin \"s\[3\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[4\] " "Warning (15610): No output dependent on input pin \"s\[4\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[5\] " "Warning (15610): No output dependent on input pin \"s\[5\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[6\] " "Warning (15610): No output dependent on input pin \"s\[6\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[7\] " "Warning (15610): No output dependent on input pin \"s\[7\]\"" {  } { { "BCD2SEG.vhd" "" { Text "E:/Workspace/FPGAworkspave/exercise/BCD2SEG.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Info: Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 04:03:23 2016 " "Info: Processing ended: Sat Nov 26 04:03:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
