# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do Moore_Model_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1 {D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1/Moore_Model.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Moore_Model
# -- Compiling module t_Moore_Model
# 
# Top level modules:
# 	t_Moore_Model
# 
# vlog -vlog01compat -work work +incdir+D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1 {D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1/Moore_Model.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Moore_Model
# -- Compiling module t_Moore_Model
# 
# Top level modules:
# 	t_Moore_Model
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  t_Moore_Model
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps t_Moore_Model 
# Loading work.t_Moore_Model
# Loading work.Moore_Model
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1/Moore_Model.v(30)
#    Time: 200 ps  Iteration: 0  Instance: /t_Moore_Model
# 1
# Break in Module t_Moore_Model at D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1/Moore_Model.v line 30
# Simulation Breakpoint: 1
# Break in Module t_Moore_Model at D:/Logic-Design-and-Laboratory-Experiments/(2)/Week6/Demo4_1/Moore_Model.v line 30
# MACRO ./Moore_Model_run_msim_rtl_verilog.do PAUSED at line 17
