// Seed: 1944616593
module module_0 (
    id_1
);
  output wire id_1;
  always_latch if (id_2.id_2) id_1 = -1;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6,
    id_13,
    input tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wire void id_11
);
  wire id_14;
  module_0 modCall_1 (id_13);
  assign modCall_1.id_1 = 0;
endmodule
