# FSM Reduction and mapping (C) Univ. of Colorado VLSI
.model jedi_output
.start_kiss
.i 4
.o 2
.s 3
.p 19
.r S0
-001 S0 S0 00
-001 S1 S0 00
-100 S1 S1 00
-101 S0 S0 01
-101 S1 S0 01
0110 S0 S2 00
0110 S1 S1 00
1110 S0 S1 00
1110 S1 S1 00
-111 S0 S0 10
-111 S1 S1 00
-001 S2 S0 00
-110 S2 S2 00
-111 S2 S2 00
-100 S2 S2 00
-101 S2 S2 00
-010 S2 S2 00
-011 S2 S2 00
-000 S2 S2 00
.end_kiss
.code S0 100
.code S1 010
.code S2 001
.end
