/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:12:06 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54306 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111396 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:104141 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.426
| (CHANY:110214 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     1.487
| (IPIN:61279 side: (RIGHT,) (5,6,0)0))                                                                       0.101     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[22].in[1] (.names at (5,6))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.197     1.870
rq_a[22].out[0] (.names at (5,6))                                                                             0.000     1.870
| (intra 'clb' routing)                                                                                       0.000     1.870
| (OPIN:61229 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.870
| (CHANY:110041 L4 length:4 (5,6,0)-> (5,3,0))                                                                0.119     1.989
| (CHANY:110153 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     2.050
| (CHANX:103257 L4 length:4 (5,4,0)-> (2,4,0))                                                                0.119     2.168
| (CHANY:107734 L4 length:4 (1,5,0)-> (1,8,0))                                                                0.119     2.287
| (CHANX:105287 L1 length:1 (1,7,0)-> (1,7,0))                                                                0.061     2.348
| (CHANY:107300 L1 length:1 (0,8,0)-> (0,8,0))                                                                0.061     2.409
| (CHANX:106136 L4 length:4 (1,8,0)-> (4,8,0))                                                                0.119     2.528
| (IPIN:78686 side: (TOP,) (3,8,0)0))                                                                         0.101     2.629
| (intra 'io' routing)                                                                                        0.733     3.362
out:rq_a[22].outpad[0] (.output at (3,8))                                                                     0.000     3.362
data arrival time                                                                                                       3.362

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.362
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.862


#Path 2
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54465 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105591 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.359
| (CHANY:109063 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     1.420
| (CHANX:104605 L4 length:3 (3,6,0)-> (1,6,0))                                                                 0.119     1.539
| (CHANY:108462 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     1.600
| (CHANX:105518 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     1.660
| (IPIN:67770 side: (TOP,) (3,7,0)0))                                                                          0.101     1.761
| (intra 'clb' routing)                                                                                        0.085     1.846
rq_a[12].in[1] (.names at (3,7))                                                                               0.000     1.846
| (primitive '.names' combinational delay)                                                                     0.197     2.043
rq_a[12].out[0] (.names at (3,7))                                                                              0.000     2.043
| (intra 'clb' routing)                                                                                        0.000     2.043
| (OPIN:67741 side: (RIGHT,) (3,7,0)0))                                                                        0.000     2.043
| (CHANY:109043 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     2.104
| (CHANX:104685 L4 length:3 (3,6,0)-> (1,6,0))                                                                 0.119     2.223
| (CHANY:108458 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.284
| (CHANX:105453 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.345
| (CHANY:107914 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.406
| (CHANX:106194 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.525
| (IPIN:75820 side: (TOP,) (2,8,0)0))                                                                          0.101     2.626
| (intra 'io' routing)                                                                                         0.733     3.358
out:rq_a[12].outpad[0] (.output at (2,8))                                                                      0.000     3.358
data arrival time                                                                                                        3.358

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.358
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.858


#Path 3
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54464 side: (TOP,) (7,7,0)0))                                                                          0.000     1.240
| (CHANX:105589 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.359
| (CHANY:110877 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.420
| (CHANX:104805 L4 length:4 (6,6,0)-> (3,6,0))                                                                 0.119     1.539
| (IPIN:61257 side: (TOP,) (5,6,0)0))                                                                          0.101     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[11].in[1] (.names at (5,6))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.135     1.860
rq_a[11].out[0] (.names at (5,6))                                                                              0.000     1.860
| (intra 'clb' routing)                                                                                        0.000     1.860
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                                                        0.000     1.860
| (CHANY:110053 L4 length:4 (5,6,0)-> (5,3,0))                                                                 0.119     1.979
| (CHANX:104013 L4 length:4 (5,5,0)-> (2,5,0))                                                                 0.119     2.098
| (CHANY:108935 L1 length:1 (3,5,0)-> (3,5,0))                                                                 0.061     2.159
| (CHANX:103133 L4 length:3 (3,4,0)-> (1,4,0))                                                                 0.119     2.278
| (CHANY:107728 L4 length:4 (1,5,0)-> (1,8,0))                                                                 0.119     2.396
| (CHANX:106182 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.457
| (IPIN:75819 side: (TOP,) (2,8,0)0))                                                                          0.101     2.558
| (intra 'io' routing)                                                                                         0.733     3.291
out:rq_a[11].outpad[0] (.output at (2,8))                                                                      0.000     3.291
data arrival time                                                                                                        3.291

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.291
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.791


#Path 4
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54307 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111382 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106481 L1 length:1 (7,8,0)-> (7,8,0))                                                                0.061     1.368
| (CHANY:110927 L4 length:2 (6,8,0)-> (6,7,0))                                                                0.119     1.487
| (IPIN:68100 side: (RIGHT,) (6,7,0)0))                                                                       0.101     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[23].in[1] (.names at (6,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.218     1.891
rq_a[23].out[0] (.names at (6,7))                                                                             0.000     1.891
| (intra 'clb' routing)                                                                                       0.000     1.891
| (OPIN:68046 side: (RIGHT,) (6,7,0)0))                                                                       0.000     1.891
| (CHANY:110873 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.952
| (CHANX:104809 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     2.071
| (CHANY:110201 L1 length:1 (5,6,0)-> (5,6,0))                                                                0.061     2.132
| (CHANX:104218 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     2.193
| (CHANY:110854 L4 length:3 (6,6,0)-> (6,8,0))                                                                0.119     2.312
| (CHANX:106287 L4 length:4 (6,8,0)-> (3,8,0))                                                                0.119     2.430
| (IPIN:78687 side: (TOP,) (3,8,0)0))                                                                         0.101     2.531
| (intra 'io' routing)                                                                                        0.733     3.264
out:rq_a[23].outpad[0] (.output at (3,8))                                                                     0.000     3.264
data arrival time                                                                                                       3.264

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.264
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.764


#Path 5
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54303 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111406 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:106321 L4 length:4 (7,8,0)-> (4,8,0))                                                                0.119     1.426
| (CHANY:109095 L4 length:2 (3,8,0)-> (3,7,0))                                                                0.119     1.545
| (IPIN:67790 side: (RIGHT,) (3,7,0)0))                                                                       0.101     1.646
| (intra 'clb' routing)                                                                                       0.085     1.731
rq_a[19].in[1] (.names at (3,7))                                                                              0.000     1.731
| (primitive '.names' combinational delay)                                                                    0.148     1.878
rq_a[19].out[0] (.names at (3,7))                                                                             0.000     1.878
| (intra 'clb' routing)                                                                                       0.000     1.878
| (OPIN:67732 side: (TOP,) (3,7,0)0))                                                                         0.000     1.878
| (CHANX:105333 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     1.997
| (CHANX:105449 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.058
| (CHANY:107669 L4 length:4 (1,7,0)-> (1,4,0))                                                                0.119     2.177
| (CHANX:103232 L1 length:1 (2,4,0)-> (2,4,0))                                                                0.061     2.238
| (CHANY:108352 L4 length:4 (2,5,0)-> (2,8,0))                                                                0.119     2.357
| (CHANX:106246 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.418
| (IPIN:78683 side: (TOP,) (3,8,0)0))                                                                         0.101     2.519
| (intra 'io' routing)                                                                                        0.733     3.252
out:rq_a[19].outpad[0] (.output at (3,8))                                                                     0.000     3.252
data arrival time                                                                                                       3.252

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.252
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.752


#Path 6
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54466 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111329 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     1.359
| (CHANX:104131 L4 length:4 (7,5,0)-> (4,5,0))                                                                 0.119     1.478
| (CHANY:110248 L4 length:3 (5,6,0)-> (5,8,0))                                                                 0.119     1.596
| (IPIN:61276 side: (RIGHT,) (5,6,0)0))                                                                        0.101     1.697
| (intra 'clb' routing)                                                                                        0.085     1.782
rq_a[13].in[1] (.names at (5,6))                                                                               0.000     1.782
| (primitive '.names' combinational delay)                                                                     0.148     1.930
rq_a[13].out[0] (.names at (5,6))                                                                              0.000     1.930
| (intra 'clb' routing)                                                                                        0.000     1.930
| (OPIN:61223 side: (TOP,) (5,6,0)0))                                                                          0.000     1.930
| (CHANX:104725 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.049
| (CHANY:107858 L4 length:2 (1,7,0)-> (1,8,0))                                                                 0.119     2.168
| (CHANX:105271 L1 length:1 (1,7,0)-> (1,7,0))                                                                 0.061     2.229
| (CHANY:107284 L1 length:1 (0,8,0)-> (0,8,0))                                                                 0.061     2.290
| (CHANX:106152 L4 length:4 (1,8,0)-> (4,8,0))                                                                 0.119     2.409
| (IPIN:75821 side: (TOP,) (2,8,0)0))                                                                          0.101     2.509
| (intra 'io' routing)                                                                                         0.733     3.242
out:rq_a[13].outpad[0] (.output at (2,8))                                                                     -0.000     3.242
data arrival time                                                                                                        3.242

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.242
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.742


#Path 7
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54298 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111348 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:104279 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.309
| (CHANY:110804 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.370
| (CHANX:104951 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.431
| (IPIN:61394 side: (TOP,) (6,6,0)0))                                                                          0.101     1.532
| (intra 'clb' routing)                                                                                        0.085     1.617
rq_b[15].in[1] (.names at (6,6))                                                                               0.000     1.617
| (primitive '.names' combinational delay)                                                                     0.218     1.835
rq_b[15].out[0] (.names at (6,6))                                                                              0.000     1.835
| (intra 'clb' routing)                                                                                        0.000     1.835
| (OPIN:61380 side: (RIGHT,) (6,6,0)0))                                                                        0.000     1.835
| (CHANY:110840 L4 length:3 (6,6,0)-> (6,8,0))                                                                 0.119     1.954
| (CHANX:106423 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     2.015
| (CHANY:110381 L4 length:1 (5,8,0)-> (5,8,0))                                                                 0.119     2.134
| (CHANX:105742 L4 length:4 (6,7,0)-> (9,7,0))                                                                 0.119     2.252
| (CHANY:112174 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     2.313
| (CHANX:106638 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.374
| (IPIN:95967 side: (TOP,) (9,8,0)0))                                                                          0.101     2.475
| (intra 'io' routing)                                                                                         0.733     3.208
out:rq_b[15].outpad[0] (.output at (9,8))                                                                      0.000     3.208
data arrival time                                                                                                        3.208

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.208
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.708


#Path 8
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54455 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105603 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105407 L4 length:4 (4,7,0)-> (1,7,0))                                                                0.119     1.478
| (IPIN:67760 side: (TOP,) (3,7,0)0))                                                                         0.101     1.578
| (intra 'clb' routing)                                                                                       0.085     1.663
rq_a[1].in[1] (.names at (3,7))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                    0.099     1.763
rq_a[1].out[0] (.names at (3,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (OPIN:67744 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.763
| (CHANY:109080 L4 length:2 (3,7,0)-> (3,8,0))                                                                0.119     1.882
| (CHANX:105576 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     1.942
| (CHANY:109671 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.003
| (CHANX:104607 L4 length:4 (4,6,0)-> (1,6,0))                                                                0.119     2.122
| (CHANY:108464 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.241
| (CHANY:108496 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.302
| (CHANX:106163 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.363
| (IPIN:75809 side: (TOP,) (2,8,0)0))                                                                         0.101     2.464
| (intra 'io' routing)                                                                                        0.733     3.197
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     3.197
data arrival time                                                                                                       3.197

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.197
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.697


#Path 9
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54472 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111485 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.249
| (CHANX:104869 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.368
| (CHANY:110318 L4 length:2 (5,7,0)-> (5,8,0))                                                                 0.119     1.487
| (IPIN:67938 side: (RIGHT,) (5,7,0)0))                                                                        0.101     1.588
| (intra 'clb' routing)                                                                                        0.085     1.673
rq_a[31].in[1] (.names at (5,7))                                                                               0.000     1.673
| (primitive '.names' combinational delay)                                                                     0.148     1.821
rq_a[31].out[0] (.names at (5,7))                                                                              0.000     1.821
| (intra 'clb' routing)                                                                                        0.000     1.821
| (OPIN:67883 side: (TOP,) (5,7,0)0))                                                                          0.000     1.821
| (CHANX:105624 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.882
| (CHANY:110263 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.942
| (CHANX:104747 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.061
| (CHANY:107880 L4 length:2 (1,7,0)-> (1,8,0))                                                                 0.119     2.180
| (CHANX:106218 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.299
| (CHANX:106238 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.360
| (IPIN:78695 side: (TOP,) (3,8,0)0))                                                                          0.101     2.461
| (intra 'io' routing)                                                                                         0.733     3.194
out:rq_a[31].outpad[0] (.output at (3,8))                                                                      0.000     3.194
data arrival time                                                                                                        3.194

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.194
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.694


#Path 10
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54453 side: (RIGHT,) (7,6,0)0))                                                                        0.000     1.188
| (CHANY:111430 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.249
| (CHANX:105033 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.310
| (CHANY:110886 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.371
| (CHANX:105705 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.432
| (IPIN:68069 side: (TOP,) (6,7,0)0))                                                                          0.101     1.533
| (intra 'clb' routing)                                                                                        0.085     1.618
rq_a[30].in[1] (.names at (6,7))                                                                               0.000     1.618
| (primitive '.names' combinational delay)                                                                     0.197     1.815
rq_a[30].out[0] (.names at (6,7))                                                                              0.000     1.815
| (intra 'clb' routing)                                                                                        0.000     1.815
| (OPIN:68040 side: (TOP,) (6,7,0)0))                                                                          0.000     1.815
| (CHANX:105700 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.876
| (CHANY:110883 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.937
| (CHANX:104799 L4 length:4 (6,6,0)-> (3,6,0))                                                                 0.119     2.056
| (CHANY:108476 L4 length:2 (2,7,0)-> (2,8,0))                                                                 0.119     2.174
| (CHANY:108532 L4 length:1 (2,8,0)-> (2,8,0))                                                                 0.119     2.293
| (CHANX:106236 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.354
| (IPIN:78694 side: (TOP,) (3,8,0)0))                                                                          0.101     2.455
| (intra 'io' routing)                                                                                         0.733     3.188
out:rq_a[30].outpad[0] (.output at (3,8))                                                                      0.000     3.188
data arrival time                                                                                                        3.188

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.188
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.688


#Path 11
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54470 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111481 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:104873 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.420
| (CHANY:110266 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.481
| (CHANX:105629 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.542
| (IPIN:67928 side: (TOP,) (5,7,0)0))                                                                          0.101     1.642
| (intra 'clb' routing)                                                                                        0.085     1.727
rq_a[8].in[1] (.names at (5,7))                                                                               -0.000     1.727
| (primitive '.names' combinational delay)                                                                     0.136     1.863
rq_a[8].out[0] (.names at (5,7))                                                                               0.000     1.863
| (intra 'clb' routing)                                                                                        0.000     1.863
| (OPIN:67897 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.863
| (CHANY:110269 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.924
| (CHANX:104741 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     2.043
| (CHANY:108432 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.104
| (CHANX:105427 L1 length:1 (2,7,0)-> (2,7,0))                                                                 0.061     2.165
| (CHANY:107888 L1 length:1 (1,8,0)-> (1,8,0))                                                                 0.061     2.226
| (CHANX:106220 L4 length:4 (2,8,0)-> (5,8,0))                                                                 0.119     2.345
| (IPIN:75816 side: (TOP,) (2,8,0)0))                                                                          0.101     2.445
| (intra 'io' routing)                                                                                         0.733     3.178
out:rq_a[8].outpad[0] (.output at (2,8))                                                                       0.000     3.178
data arrival time                                                                                                        3.178

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.178
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.678


#Path 12
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54454 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105601 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110115 L4 length:4 (5,7,0)-> (5,4,0))                                                                0.119     1.478
| (CHANX:104998 L4 length:4 (6,6,0)-> (9,6,0))                                                                0.119     1.596
| (IPIN:61411 side: (TOP,) (6,6,0)0))                                                                         0.101     1.697
| (intra 'clb' routing)                                                                                       0.085     1.782
rq_a[0].in[1] (.names at (6,6))                                                                               0.000     1.782
| (primitive '.names' combinational delay)                                                                    0.136     1.918
rq_a[0].out[0] (.names at (6,6))                                                                              0.000     1.918
| (intra 'clb' routing)                                                                                       0.000     1.918
| (OPIN:61377 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.918
| (CHANY:110659 L4 length:4 (6,6,0)-> (6,3,0))                                                                0.119     2.037
| (CHANX:103337 L4 length:4 (6,4,0)-> (3,4,0))                                                                0.119     2.156
| (CHANY:108358 L4 length:4 (2,5,0)-> (2,8,0))                                                                0.119     2.275
| (CHANX:106161 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.335
| (IPIN:75808 side: (TOP,) (2,8,0)0))                                                                         0.101     2.436
| (intra 'io' routing)                                                                                        0.733     3.169
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     3.169
data arrival time                                                                                                       3.169

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.169
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.669


#Path 13
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54305 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111203 L4 length:4 (7,5,0)-> (7,2,0))                                                                0.119     1.307
| (CHANX:103399 L4 length:4 (7,4,0)-> (4,4,0))                                                                0.119     1.426
| (CHANY:108964 L4 length:4 (3,5,0)-> (3,8,0))                                                                0.119     1.545
| (CHANX:105489 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.606
| (IPIN:67755 side: (TOP,) (3,7,0)0))                                                                         0.101     1.707
| (intra 'clb' routing)                                                                                       0.085     1.792
rq_a[21].in[1] (.names at (3,7))                                                                              0.000     1.792
| (primitive '.names' combinational delay)                                                                    0.099     1.891
rq_a[21].out[0] (.names at (3,7))                                                                             0.000     1.891
| (intra 'clb' routing)                                                                                       0.000     1.891
| (OPIN:67735 side: (TOP,) (3,7,0)0))                                                                         0.000     1.891
| (CHANX:105550 L4 length:4 (3,7,0)-> (6,7,0))                                                                0.119     2.010
| (CHANX:105578 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     2.071
| (CHANY:109750 L4 length:1 (4,8,0)-> (4,8,0))                                                                0.119     2.190
| (CHANX:106143 L4 length:4 (4,8,0)-> (1,8,0))                                                                0.119     2.309
| (IPIN:78685 side: (TOP,) (3,8,0)0))                                                                         0.101     2.409
| (intra 'io' routing)                                                                                        0.733     3.142
out:rq_a[21].outpad[0] (.output at (3,8))                                                                     0.000     3.142
data arrival time                                                                                                       3.142

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.142
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.642


#Path 14
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54462 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105760 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.301
| (CHANY:111487 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.362
| (CHANX:104867 L4 length:4 (7,6,0)-> (4,6,0))                                                                0.119     1.481
| (IPIN:61246 side: (TOP,) (5,6,0)0))                                                                         0.101     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[9].in[1] (.names at (5,6))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.218     1.885
rq_a[9].out[0] (.names at (5,6))                                                                              0.000     1.885
| (intra 'clb' routing)                                                                                       0.000     1.885
| (OPIN:61231 side: (RIGHT,) (5,6,0)0))                                                                       0.000     1.885
| (CHANY:110236 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     2.003
| (CHANY:110358 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     2.122
| (CHANX:106219 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.241
| (CHANX:106179 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.302
| (IPIN:75817 side: (TOP,) (2,8,0)0))                                                                         0.101     2.403
| (intra 'io' routing)                                                                                        0.733     3.136
out:rq_a[9].outpad[0] (.output at (2,8))                                                                      0.000     3.136
data arrival time                                                                                                       3.136

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.136
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.636


#Path 15
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54291 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104127 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:110587 L4 length:4 (6,5,0)-> (6,2,0))                                                                0.119     1.425
| (IPIN:53876 side: (RIGHT,) (6,5,0)0))                                                                       0.101     1.526
| (intra 'clb' routing)                                                                                       0.085     1.611
rq_b[7].in[1] (.names at (6,5))                                                                               0.000     1.611
| (primitive '.names' combinational delay)                                                                    0.148     1.758
rq_b[7].out[0] (.names at (6,5))                                                                              0.000     1.758
| (intra 'clb' routing)                                                                                       0.000     1.758
| (OPIN:53821 side: (TOP,) (6,5,0)0))                                                                         0.000     1.758
| (CHANX:104057 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     1.877
| (CHANY:108406 L4 length:3 (2,6,0)-> (2,8,0))                                                                0.119     1.996
| (CHANX:105445 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.057
| (CHANY:107906 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.118
| (CHANX:106202 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.237
| (CHANX:106254 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.298
| (IPIN:78703 side: (TOP,) (3,8,0)0))                                                                         0.101     2.399
| (intra 'io' routing)                                                                                        0.733     3.132
out:rq_b[7].outpad[0] (.output at (3,8))                                                                      0.000     3.132
data arrival time                                                                                                       3.132

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.132
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.632


#Path 16
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54448 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111421 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:104133 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.368
| (CHANY:110860 L4 length:3 (6,6,0)-> (6,8,0))                                                                0.119     1.487
| (IPIN:61419 side: (RIGHT,) (6,6,0)0))                                                                       0.101     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[24].in[1] (.names at (6,6))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.148     1.821
rq_a[24].out[0] (.names at (6,6))                                                                             0.000     1.821
| (intra 'clb' routing)                                                                                       0.000     1.821
| (OPIN:61376 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.821
| (CHANY:110657 L4 length:4 (6,6,0)-> (6,3,0))                                                                0.119     1.939
| (CHANX:104065 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     2.058
| (CHANY:108414 L4 length:3 (2,6,0)-> (2,8,0))                                                                0.119     2.177
| (CHANX:106256 L4 length:4 (3,8,0)-> (6,8,0))                                                                0.119     2.296
| (IPIN:78688 side: (TOP,) (3,8,0)0))                                                                         0.101     2.397
| (intra 'io' routing)                                                                                        0.733     3.130
out:rq_a[24].outpad[0] (.output at (3,8))                                                                     0.000     3.130
data arrival time                                                                                                       3.130

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.130
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.630


#Path 17
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54304 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111361 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     1.249
| (CHANX:103393 L4 length:4 (7,4,0)-> (4,4,0))                                                                0.119     1.368
| (CHANY:110178 L4 length:4 (5,5,0)-> (5,8,0))                                                                0.119     1.487
| (IPIN:61273 side: (RIGHT,) (5,6,0)0))                                                                       0.101     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[20].in[1] (.names at (5,6))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.197     1.870
rq_a[20].out[0] (.names at (5,6))                                                                             0.000     1.870
| (intra 'clb' routing)                                                                                       0.000     1.870
| (OPIN:61217 side: (TOP,) (5,6,0)0))                                                                         0.000     1.870
| (CHANX:104729 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     1.989
| (CHANY:109066 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.050
| (CHANX:105517 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.110
| (CHANY:108522 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.171
| (CHANX:106258 L4 length:4 (3,8,0)-> (6,8,0))                                                                0.119     2.290
| (IPIN:78684 side: (TOP,) (3,8,0)0))                                                                         0.101     2.391
| (intra 'io' routing)                                                                                        0.733     3.124
out:rq_a[20].outpad[0] (.output at (3,8))                                                                     0.000     3.124
data arrival time                                                                                                       3.124

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.124
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.624


#Path 18
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54288 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104312 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:112042 L1 length:1 (8,6,0)-> (8,6,0))                                                                0.061     1.367
| (CHANX:105101 L1 length:1 (8,6,0)-> (8,6,0))                                                                0.061     1.428
| (IPIN:61556 side: (TOP,) (8,6,0)0))                                                                         0.101     1.529
| (intra 'clb' routing)                                                                                       0.085     1.614
rq_b[4].in[1] (.names at (8,6))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                    0.136     1.749
rq_b[4].out[0] (.names at (8,6))                                                                              0.000     1.749
| (intra 'clb' routing)                                                                                       0.000     1.749
| (OPIN:61519 side: (TOP,) (8,6,0)0))                                                                         0.000     1.749
| (CHANX:104921 L4 length:4 (8,6,0)-> (5,6,0))                                                                0.119     1.868
| (CHANY:109605 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.929
| (CHANX:103879 L4 length:4 (4,5,0)-> (1,5,0))                                                                0.119     2.048
| (CHANY:109012 L4 length:3 (3,6,0)-> (3,8,0))                                                                0.119     2.167
| (CHANX:106125 L4 length:3 (3,8,0)-> (1,8,0))                                                                0.119     2.286
| (IPIN:78700 side: (TOP,) (3,8,0)0))                                                                         0.101     2.386
| (intra 'io' routing)                                                                                        0.733     3.119
out:rq_b[4].outpad[0] (.output at (3,8))                                                                      0.000     3.119
data arrival time                                                                                                       3.119

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.119
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.619


#Path 19
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54456 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105605 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:109049 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.420
| (IPIN:67787 side: (RIGHT,) (3,7,0)0))                                                                       0.101     1.520
| (intra 'clb' routing)                                                                                       0.085     1.605
rq_a[2].in[1] (.names at (3,7))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                    0.197     1.802
rq_a[2].out[0] (.names at (3,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (OPIN:67729 side: (TOP,) (3,7,0)0))                                                                         0.000     1.802
| (CHANX:105373 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     1.921
| (CHANY:107689 L4 length:4 (1,7,0)-> (1,4,0))                                                                0.119     2.040
| (CHANX:104696 L1 length:1 (2,6,0)-> (2,6,0))                                                                0.061     2.101
| (CHANY:108488 L4 length:2 (2,7,0)-> (2,8,0))                                                                0.119     2.220
| (CHANX:106165 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.281
| (IPIN:75810 side: (TOP,) (2,8,0)0))                                                                         0.101     2.382
| (intra 'io' routing)                                                                                        0.733     3.114
out:rq_a[2].outpad[0] (.output at (2,8))                                                                     -0.000     3.114
data arrival time                                                                                                       3.114

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.114
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.614


#Path 20
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54284 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104113 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:110800 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.367
| (CHANX:104947 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.428
| (IPIN:61392 side: (TOP,) (6,6,0)0))                                                                         0.101     1.529
| (intra 'clb' routing)                                                                                       0.085     1.614
rq_b[0].in[1] (.names at (6,6))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                    0.218     1.832
rq_b[0].out[0] (.names at (6,6))                                                                              0.000     1.832
| (intra 'clb' routing)                                                                                       0.000     1.832
| (OPIN:61374 side: (TOP,) (6,6,0)0))                                                                         0.000     1.832
| (CHANX:104789 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.951
| (CHANY:109056 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.012
| (CHANX:105507 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.073
| (CHANY:108512 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.134
| (CHANX:106268 L4 length:4 (3,8,0)-> (6,8,0))                                                                0.119     2.252
| (IPIN:78696 side: (TOP,) (3,8,0)0))                                                                         0.101     2.353
| (intra 'io' routing)                                                                                        0.733     3.086
out:rq_b[0].outpad[0] (.output at (3,8))                                                                      0.000     3.086
data arrival time                                                                                                       3.086

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.086
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.586


#Path 21
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54292 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104304 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:112018 L1 length:1 (8,6,0)-> (8,6,0))                                                                0.061     1.367
| (CHANX:105194 L4 length:2 (9,6,0)-> (10,6,0))                                                               0.119     1.486
| (IPIN:61697 side: (TOP,) (9,6,0)0))                                                                         0.101     1.586
| (intra 'clb' routing)                                                                                       0.085     1.672
rq_b[9].in[1] (.names at (9,6))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                    0.099     1.771
rq_b[9].out[0] (.names at (9,6))                                                                              0.000     1.771
| (intra 'clb' routing)                                                                                       0.000     1.771
| (OPIN:61679 side: (RIGHT,) (9,6,0)0))                                                                       0.000     1.771
| (CHANY:112658 L4 length:3 (9,6,0)-> (9,8,0))                                                                0.119     1.890
| (CHANX:105206 L1 length:1 (10,6,0)-> (10,6,0))                                                              0.061     1.951
| (CHANY:113354 L4 length:2 (10,7,0)-> (10,8,0))                                                              0.119     2.070
| (CHANX:106667 L4 length:2 (10,8,0)-> (9,8,0))                                                               0.119     2.188
| (CHANX:106627 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     2.249
| (IPIN:95961 side: (TOP,) (9,8,0)0))                                                                         0.101     2.350
| (intra 'io' routing)                                                                                        0.733     3.083
out:rq_b[9].outpad[0] (.output at (9,8))                                                                      0.000     3.083
data arrival time                                                                                                       3.083

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.083
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.583


#Path 22
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54287 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104310 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:112646 L1 length:1 (9,6,0)-> (9,6,0))                                                                0.061     1.367
| (IPIN:61732 side: (RIGHT,) (9,6,0)0))                                                                       0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[3].in[1] (.names at (9,6))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[3].out[0] (.names at (9,6))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (OPIN:61667 side: (TOP,) (9,6,0)0))                                                                         0.000     1.701
| (CHANX:104995 L4 length:4 (9,6,0)-> (6,6,0))                                                                0.119     1.819
| (CHANX:104811 L4 length:4 (6,6,0)-> (3,6,0))                                                                0.119     1.938
| (CHANY:108371 L1 length:1 (2,6,0)-> (2,6,0))                                                                0.061     1.999
| (CHANX:104020 L1 length:1 (3,5,0)-> (3,5,0))                                                                0.061     2.060
| (CHANY:109036 L4 length:3 (3,6,0)-> (3,8,0))                                                                0.119     2.179
| (CHANX:106247 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.240
| (IPIN:78699 side: (TOP,) (3,8,0)0))                                                                         0.101     2.341
| (intra 'io' routing)                                                                                        0.733     3.074
out:rq_b[3].outpad[0] (.output at (3,8))                                                                     -0.000     3.074
data arrival time                                                                                                       3.074

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.074
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.574


#Path 23
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68365 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[30].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.218     1.751
rq_b[30].out[0] (.names at (9,7))                                                    0.000     1.751
| (intra 'clb' routing)                                                              0.000     1.751
| (OPIN:68350 side: (RIGHT,) (9,7,0)0))                                              0.000     1.751
| (CHANY:112557 L4 length:4 (9,7,0)-> (9,4,0))                                       0.119     1.870
| (CHANX:103752 L1 length:1 (10,4,0)-> (10,4,0))                                     0.061     1.931
| (CHANY:113208 L4 length:4 (10,5,0)-> (10,8,0))                                     0.119     2.050
| (CHANX:105965 L1 length:1 (10,7,0)-> (10,7,0))                                     0.061     2.111
| (CHANY:112778 L1 length:1 (9,8,0)-> (9,8,0))                                       0.061     2.172
| (CHANX:106637 L1 length:1 (9,8,0)-> (9,8,0))                                       0.061     2.233
| (IPIN:95982 side: (TOP,) (9,8,0)0))                                                0.101     2.333
| (intra 'io' routing)                                                               0.733     3.066
out:rq_b[30].outpad[0] (.output at (9,8))                                            0.000     3.066
data arrival time                                                                              3.066

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.066
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.566


#Path 24
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54451 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111426 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:105029 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.310
| (CHANY:110882 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.371
| (IPIN:68094 side: (RIGHT,) (6,7,0)0))                                                                       0.101     1.472
| (intra 'clb' routing)                                                                                       0.085     1.557
rq_a[28].in[1] (.names at (6,7))                                                                             -0.000     1.557
| (primitive '.names' combinational delay)                                                                    0.197     1.754
rq_a[28].out[0] (.names at (6,7))                                                                             0.000     1.754
| (intra 'clb' routing)                                                                                       0.000     1.754
| (OPIN:68048 side: (RIGHT,) (6,7,0)0))                                                                       0.000     1.754
| (CHANY:110908 L4 length:2 (6,7,0)-> (6,8,0))                                                                0.119     1.873
| (CHANX:105525 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     1.992
| (CHANX:105505 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.053
| (CHANY:108510 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.113
| (CHANX:106270 L4 length:4 (3,8,0)-> (6,8,0))                                                                0.119     2.232
| (IPIN:78692 side: (TOP,) (3,8,0)0))                                                                         0.101     2.333
| (intra 'io' routing)                                                                                        0.733     3.066
out:rq_a[28].outpad[0] (.output at (3,8))                                                                     0.000     3.066
data arrival time                                                                                                       3.066

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.066
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.566


#Path 25
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54476 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.188
| (CHANY:111493 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.249
| (CHANX:104861 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.368
| (CHANY:110900 L4 length:2 (6,7,0)-> (6,8,0))                                                                 0.119     1.487
| (IPIN:68093 side: (RIGHT,) (6,7,0)0))                                                                        0.101     1.588
| (intra 'clb' routing)                                                                                        0.085     1.673
rq_a[26].in[1] (.names at (6,7))                                                                               0.000     1.673
| (primitive '.names' combinational delay)                                                                     0.197     1.870
rq_a[26].out[0] (.names at (6,7))                                                                              0.000     1.870
| (intra 'clb' routing)                                                                                        0.000     1.870
| (OPIN:68052 side: (RIGHT,) (6,7,0)0))                                                                        0.000     1.870
| (CHANY:110916 L4 length:2 (6,7,0)-> (6,8,0))                                                                 0.119     1.989
| (CHANX:106277 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     2.107
| (CHANX:106221 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.226
| (IPIN:78690 side: (TOP,) (3,8,0)0))                                                                          0.101     2.327
| (intra 'io' routing)                                                                                         0.733     3.060
out:rq_a[26].outpad[0] (.output at (3,8))                                                                      0.000     3.060
data arrival time                                                                                                        3.060

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.060
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.560


#Path 26
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54302 side: (RIGHT,) (7,5,0)0))                                                                       0.000     1.188
| (CHANY:111388 L4 length:4 (7,5,0)-> (7,8,0))                                                                0.119     1.307
| (CHANX:105593 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.426
| (IPIN:67924 side: (TOP,) (5,7,0)0))                                                                         0.101     1.527
| (intra 'clb' routing)                                                                                       0.085     1.612
rq_a[18].in[1] (.names at (5,7))                                                                              0.000     1.612
| (primitive '.names' combinational delay)                                                                    0.136     1.747
rq_a[18].out[0] (.names at (5,7))                                                                             0.000     1.747
| (intra 'clb' routing)                                                                                       0.000     1.747
| (OPIN:67880 side: (TOP,) (5,7,0)0))                                                                         0.000     1.747
| (CHANX:105475 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.866
| (CHANX:105403 L4 length:2 (2,7,0)-> (1,7,0))                                                                0.119     1.985
| (CHANX:105279 L1 length:1 (1,7,0)-> (1,7,0))                                                                0.061     2.046
| (CHANY:107292 L1 length:1 (0,8,0)-> (0,8,0))                                                                0.061     2.107
| (CHANX:106144 L4 length:4 (1,8,0)-> (4,8,0))                                                                0.119     2.226
| (IPIN:78682 side: (TOP,) (3,8,0)0))                                                                         0.101     2.327
| (intra 'io' routing)                                                                                        0.733     3.059
out:rq_a[18].outpad[0] (.output at (3,8))                                                                    -0.000     3.059
data arrival time                                                                                                       3.059

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.059
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.559


#Path 27
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54467 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111474 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:105749 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.362
| (CHANY:110729 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     1.481
| (IPIN:68085 side: (RIGHT,) (6,7,0)0))                                                                        0.101     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[14].in[1] (.names at (6,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.197     1.863
rq_a[14].out[0] (.names at (6,7))                                                                              0.000     1.863
| (intra 'clb' routing)                                                                                        0.000     1.863
| (OPIN:68043 side: (RIGHT,) (6,7,0)0))                                                                        0.000     1.863
| (CHANY:110914 L4 length:2 (6,7,0)-> (6,8,0))                                                                 0.119     1.982
| (CHANX:106269 L4 length:4 (6,8,0)-> (3,8,0))                                                                 0.119     2.101
| (CHANX:106063 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.220
| (IPIN:75822 side: (TOP,) (2,8,0)0))                                                                          0.101     2.321
| (intra 'io' routing)                                                                                         0.733     3.054
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     3.054
data arrival time                                                                                                        3.054

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.054
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.554


#Path 28
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54471 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111483 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:104871 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.420
| (CHANY:110260 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.481
| (CHANX:105623 L1 length:1 (5,7,0)-> (5,7,0))                                                                 0.061     1.542
| (IPIN:67925 side: (TOP,) (5,7,0)0))                                                                          0.101     1.642
| (intra 'clb' routing)                                                                                        0.085     1.727
rq_a[17].in[1] (.names at (5,7))                                                                              -0.000     1.727
| (primitive '.names' combinational delay)                                                                     0.136     1.863
rq_a[17].out[0] (.names at (5,7))                                                                              0.000     1.863
| (intra 'clb' routing)                                                                                        0.000     1.863
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                                        0.000     1.863
| (CHANY:110292 L4 length:2 (5,7,0)-> (5,8,0))                                                                 0.119     1.982
| (CHANX:106213 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.101
| (CHANX:106151 L4 length:4 (4,8,0)-> (1,8,0))                                                                 0.119     2.220
| (IPIN:78681 side: (TOP,) (3,8,0)0))                                                                          0.101     2.320
| (intra 'io' routing)                                                                                         0.733     3.053
out:rq_a[17].outpad[0] (.output at (3,8))                                                                      0.000     3.053
data arrival time                                                                                                        3.053

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.053
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.553


#Path 29
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54296 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111376 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     1.306
| (CHANX:105074 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.367
| (IPIN:61543 side: (TOP,) (8,6,0)0))                                                                          0.101     1.468
| (intra 'clb' routing)                                                                                        0.085     1.553
rq_b[13].in[1] (.names at (8,6))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                     0.218     1.771
rq_b[13].out[0] (.names at (8,6))                                                                              0.000     1.771
| (intra 'clb' routing)                                                                                        0.000     1.771
| (OPIN:61531 side: (RIGHT,) (8,6,0)0))                                                                        0.000     1.771
| (CHANY:112056 L4 length:3 (8,6,0)-> (8,8,0))                                                                 0.119     1.890
| (CHANX:105160 L1 length:1 (9,6,0)-> (9,6,0))                                                                 0.061     1.951
| (CHANY:112728 L4 length:2 (9,7,0)-> (9,8,0))                                                                 0.119     2.070
| (CHANY:112776 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.131
| (CHANX:106635 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.191
| (IPIN:95965 side: (TOP,) (9,8,0)0))                                                                          0.101     2.292
| (intra 'io' routing)                                                                                         0.733     3.025
out:rq_b[13].outpad[0] (.output at (9,8))                                                                      0.000     3.025
data arrival time                                                                                                        3.025

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.025
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.525


#Path 30
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54301 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111402 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     1.306
| (CHANX:105088 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.367
| (CHANY:112031 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.428
| (IPIN:61593 side: (RIGHT,) (8,6,0)0))                                                                        0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[17].in[1] (.names at (8,6))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.099     1.713
rq_b[17].out[0] (.names at (8,6))                                                                              0.000     1.713
| (intra 'clb' routing)                                                                                        0.000     1.713
| (OPIN:61537 side: (RIGHT,) (8,6,0)0))                                                                        0.000     1.713
| (CHANY:112068 L4 length:3 (8,6,0)-> (8,8,0))                                                                 0.119     1.832
| (CHANX:105679 L4 length:4 (8,7,0)-> (5,7,0))                                                                 0.119     1.951
| (CHANY:110956 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     2.012
| (CHANX:106512 L4 length:4 (7,8,0)-> (10,8,0))                                                                0.119     2.131
| (CHANX:106610 L1 length:1 (9,8,0)-> (9,8,0))                                                                 0.061     2.191
| (IPIN:95969 side: (TOP,) (9,8,0)0))                                                                          0.101     2.292
| (intra 'io' routing)                                                                                         0.733     3.025
out:rq_b[17].outpad[0] (.output at (9,8))                                                                     -0.000     3.025
data arrival time                                                                                                        3.025

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.025
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.525


#Path 31
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54300 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111384 L4 length:4 (7,5,0)-> (7,8,0))                                                                 0.119     1.306
| (CHANY:111432 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     1.367
| (CHANX:105108 L4 length:3 (8,6,0)-> (10,6,0))                                                                0.119     1.486
| (IPIN:61542 side: (TOP,) (8,6,0)0))                                                                          0.101     1.586
| (intra 'clb' routing)                                                                                        0.085     1.672
rq_b[8].in[1] (.names at (8,6))                                                                                0.000     1.672
| (primitive '.names' combinational delay)                                                                     0.099     1.771
rq_b[8].out[0] (.names at (8,6))                                                                               0.000     1.771
| (intra 'clb' routing)                                                                                        0.000     1.771
| (OPIN:61525 side: (TOP,) (8,6,0)0))                                                                          0.000     1.771
| (CHANX:105124 L4 length:3 (8,6,0)-> (10,6,0))                                                                0.119     1.890
| (CHANY:112140 L4 length:2 (8,7,0)-> (8,8,0))                                                                 0.119     2.009
| (CHANY:112164 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     2.070
| (CHANX:106648 L4 length:2 (9,8,0)-> (10,8,0))                                                                0.119     2.188
| (IPIN:95960 side: (TOP,) (9,8,0)0))                                                                          0.101     2.289
| (intra 'io' routing)                                                                                         0.733     3.022
out:rq_b[8].outpad[0] (.output at (9,8))                                                                       0.000     3.022
data arrival time                                                                                                        3.022

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.022
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.522


#Path 32
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54469 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111479 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:104875 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.420
| (CHANX:104897 L1 length:1 (5,6,0)-> (5,6,0))                                                                 0.061     1.481
| (IPIN:61248 side: (TOP,) (5,6,0)0))                                                                          0.101     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[16].in[2] (.names at (5,6))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.099     1.766
rq_a[16].out[0] (.names at (5,6))                                                                              0.000     1.766
| (intra 'clb' routing)                                                                                        0.000     1.766
| (OPIN:61214 side: (TOP,) (5,6,0)0))                                                                          0.000     1.766
| (CHANX:104723 L4 length:4 (5,6,0)-> (2,6,0))                                                                 0.119     1.885
| (CHANY:109048 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     1.945
| (CHANX:105499 L1 length:1 (3,7,0)-> (3,7,0))                                                                 0.061     2.006
| (CHANY:108504 L1 length:1 (2,8,0)-> (2,8,0))                                                                 0.061     2.067
| (CHANX:106276 L4 length:4 (3,8,0)-> (6,8,0))                                                                 0.119     2.186
| (IPIN:78680 side: (TOP,) (3,8,0)0))                                                                          0.101     2.287
| (intra 'io' routing)                                                                                         0.733     3.020
out:rq_a[16].outpad[0] (.output at (3,8))                                                                      0.000     3.020
data arrival time                                                                                                        3.020

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.020
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.520


#Path 33
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54458 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105609 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110267 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.420
| (IPIN:67955 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.520
| (intra 'clb' routing)                                                                                       0.085     1.605
rq_a[4].in[1] (.names at (5,7))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                    0.218     1.824
rq_a[4].out[0] (.names at (5,7))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                       0.000     1.824
| (OPIN:67889 side: (TOP,) (5,7,0)0))                                                                         0.000     1.824
| (CHANX:105461 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.942
| (CHANX:105441 L1 length:1 (2,7,0)-> (2,7,0))                                                                0.061     2.003
| (CHANY:107902 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.064
| (CHANX:106206 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.183
| (IPIN:75812 side: (TOP,) (2,8,0)0))                                                                         0.101     2.284
| (intra 'io' routing)                                                                                        0.733     3.017
out:rq_a[4].outpad[0] (.output at (2,8))                                                                      0.000     3.017
data arrival time                                                                                                       3.017

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.017
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.517


#Path 34
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54294 side: (TOP,) (7,5,0)0))                                                                          0.000     1.187
| (CHANX:104308 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     1.306
| (CHANX:104414 L1 length:1 (9,5,0)-> (9,5,0))                                                                 0.061     1.367
| (CHANY:112674 L4 length:3 (9,6,0)-> (9,8,0))                                                                 0.119     1.486
| (IPIN:68392 side: (RIGHT,) (9,7,0)0))                                                                        0.101     1.586
| (intra 'clb' routing)                                                                                        0.085     1.672
rq_b[11].in[1] (.names at (9,7))                                                                               0.000     1.672
| (primitive '.names' combinational delay)                                                                     0.148     1.819
rq_b[11].out[0] (.names at (9,7))                                                                              0.000     1.819
| (intra 'clb' routing)                                                                                        0.000     1.819
| (OPIN:68333 side: (TOP,) (9,7,0)0))                                                                          0.000     1.819
| (CHANX:105715 L4 length:4 (9,7,0)-> (6,7,0))                                                                 0.119     1.938
| (CHANX:105691 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.999
| (CHANY:110328 L1 length:1 (5,8,0)-> (5,8,0))                                                                 0.061     2.060
| (CHANX:106468 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     2.179
| (IPIN:95963 side: (TOP,) (9,8,0)0))                                                                          0.101     2.280
| (intra 'io' routing)                                                                                         0.733     3.013
out:rq_b[11].outpad[0] (.output at (9,8))                                                                      0.000     3.013
data arrival time                                                                                                        3.013

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.013
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.513


#Path 35
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54290 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104332 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:112038 L1 length:1 (8,6,0)-> (8,6,0))                                                                0.061     1.367
| (IPIN:61581 side: (RIGHT,) (8,6,0)0))                                                                       0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[6].in[1] (.names at (8,6))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[6].out[0] (.names at (8,6))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (OPIN:61516 side: (TOP,) (8,6,0)0))                                                                         0.000     1.701
| (CHANX:104931 L4 length:4 (8,6,0)-> (5,6,0))                                                                0.119     1.819
| (CHANY:109595 L1 length:1 (4,6,0)-> (4,6,0))                                                                0.061     1.880
| (CHANX:104156 L1 length:1 (5,5,0)-> (5,5,0))                                                                0.061     1.941
| (CHANY:110244 L4 length:3 (5,6,0)-> (5,8,0))                                                                0.119     2.060
| (CHANX:106215 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.179
| (IPIN:78702 side: (TOP,) (3,8,0)0))                                                                         0.101     2.280
| (intra 'io' routing)                                                                                        0.733     3.013
out:rq_b[6].outpad[0] (.output at (3,8))                                                                      0.000     3.013
data arrival time                                                                                                       3.013

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.013
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.513


#Path 36
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54449 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111422 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:105025 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.310
| (CHANY:110878 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.371
| (IPIN:68092 side: (RIGHT,) (6,7,0)0))                                                                       0.101     1.472
| (intra 'clb' routing)                                                                                       0.085     1.557
rq_a[25].in[1] (.names at (6,7))                                                                             -0.000     1.557
| (primitive '.names' combinational delay)                                                                    0.197     1.754
rq_a[25].out[0] (.names at (6,7))                                                                             0.000     1.754
| (intra 'clb' routing)                                                                                       0.000     1.754
| (OPIN:68031 side: (TOP,) (6,7,0)0))                                                                         0.000     1.754
| (CHANX:105539 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     1.873
| (CHANX:105399 L4 length:4 (4,7,0)-> (1,7,0))                                                                0.119     1.992
| (CHANY:107900 L1 length:1 (1,8,0)-> (1,8,0))                                                                0.061     2.053
| (CHANX:106208 L4 length:4 (2,8,0)-> (5,8,0))                                                                0.119     2.171
| (IPIN:78689 side: (TOP,) (3,8,0)0))                                                                         0.101     2.272
| (intra 'io' routing)                                                                                        0.733     3.005
out:rq_a[25].outpad[0] (.output at (3,8))                                                                     0.000     3.005
data arrival time                                                                                                       3.005

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -3.005
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.505


#Path 37
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54295 side: (TOP,) (7,5,0)0))                                                                          0.000     1.187
| (CHANX:104326 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     1.306
| (CHANY:112020 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.367
| (CHANX:105079 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.428
| (IPIN:61561 side: (TOP,) (8,6,0)0))                                                                          0.101     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[12].in[1] (.names at (8,6))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.136     1.749
rq_b[12].out[0] (.names at (8,6))                                                                              0.000     1.749
| (intra 'clb' routing)                                                                                        0.000     1.749
| (OPIN:61521 side: (TOP,) (8,6,0)0))                                                                          0.000     1.749
| (CHANX:105084 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.810
| (CHANY:112027 L1 length:1 (8,6,0)-> (8,6,0))                                                                 0.061     1.871
| (CHANX:104412 L1 length:1 (9,5,0)-> (9,5,0))                                                                 0.061     1.932
| (CHANY:112676 L4 length:3 (9,6,0)-> (9,8,0))                                                                 0.119     2.051
| (CHANX:106471 L4 length:4 (9,8,0)-> (6,8,0))                                                                 0.119     2.170
| (IPIN:95964 side: (TOP,) (9,8,0)0))                                                                          0.101     2.271
| (intra 'io' routing)                                                                                         0.733     3.003
out:rq_b[12].outpad[0] (.output at (9,8))                                                                      0.000     3.003
data arrival time                                                                                                        3.003

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -3.003
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.503


#Path 38
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68365 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[29].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.218     1.751
rq_b[29].out[0] (.names at (9,7))                                                    0.000     1.751
| (intra 'clb' routing)                                                              0.000     1.751
| (OPIN:68354 side: (RIGHT,) (9,7,0)0))                                              0.000     1.751
| (CHANY:112740 L4 length:2 (9,7,0)-> (9,8,0))                                       0.119     1.870
| (CHANX:105741 L4 length:4 (9,7,0)-> (6,7,0))                                       0.119     1.989
| (CHANY:111558 L1 length:1 (7,8,0)-> (7,8,0))                                       0.061     2.050
| (CHANX:106582 L4 length:3 (8,8,0)-> (10,8,0))                                      0.119     2.169
| (IPIN:95981 side: (TOP,) (9,8,0)0))                                                0.101     2.269
| (intra 'io' routing)                                                               0.733     3.002
out:rq_b[29].outpad[0] (.output at (9,8))                                           -0.000     3.002
data arrival time                                                                              3.002

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -3.002
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.502


#Path 39
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54459 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105611 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:110273 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.420
| (IPIN:67942 side: (RIGHT,) (5,7,0)0))                                                                       0.101     1.520
| (intra 'clb' routing)                                                                                       0.085     1.605
rq_a[5].in[1] (.names at (5,7))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                    0.197     1.802
rq_a[5].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (OPIN:67892 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.802
| (CHANY:110290 L4 length:2 (5,7,0)-> (5,8,0))                                                                0.119     1.921
| (CHANX:106205 L4 length:4 (5,8,0)-> (2,8,0))                                                                0.119     2.040
| (CHANX:106061 L4 length:3 (3,8,0)-> (1,8,0))                                                                0.119     2.159
| (IPIN:75813 side: (TOP,) (2,8,0)0))                                                                         0.101     2.260
| (intra 'io' routing)                                                                                        0.733     2.993
out:rq_a[5].outpad[0] (.output at (2,8))                                                                      0.000     2.993
data arrival time                                                                                                       2.993

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.993
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.493


#Path 40
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (OPIN:54450 side: (RIGHT,) (7,6,0)0))                                                                       0.000     1.188
| (CHANY:111424 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.249
| (CHANX:105027 L1 length:1 (7,6,0)-> (7,6,0))                                                                0.061     1.310
| (CHANY:110880 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.371
| (CHANX:105699 L1 length:1 (6,7,0)-> (6,7,0))                                                                0.061     1.432
| (IPIN:68066 side: (TOP,) (6,7,0)0))                                                                         0.101     1.533
| (intra 'clb' routing)                                                                                       0.085     1.618
rq_a[27].in[1] (.names at (6,7))                                                                              0.000     1.618
| (primitive '.names' combinational delay)                                                                    0.099     1.717
rq_a[27].out[0] (.names at (6,7))                                                                             0.000     1.717
| (intra 'clb' routing)                                                                                       0.000     1.717
| (OPIN:68037 side: (TOP,) (6,7,0)0))                                                                         0.000     1.717
| (CHANX:105535 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     1.836
| (CHANX:105357 L4 length:3 (3,7,0)-> (1,7,0))                                                                0.119     1.955
| (CHANY:107306 L1 length:1 (0,8,0)-> (0,8,0))                                                                0.061     2.016
| (CHANX:106130 L4 length:3 (1,8,0)-> (3,8,0))                                                                0.119     2.135
| (IPIN:78691 side: (TOP,) (3,8,0)0))                                                                         0.101     2.235
| (intra 'io' routing)                                                                                        0.733     2.968
out:rq_a[27].outpad[0] (.output at (3,8))                                                                     0.000     2.968
data arrival time                                                                                                       2.968

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.968
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.468


#Path 41
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (OPIN:54297 side: (RIGHT,) (7,5,0)0))                                                                        0.000     1.187
| (CHANY:111346 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.248
| (CHANX:104277 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.309
| (CHANY:110802 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.370
| (CHANX:104949 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.431
| (IPIN:61393 side: (TOP,) (6,6,0)0))                                                                          0.101     1.532
| (intra 'clb' routing)                                                                                        0.085     1.617
rq_b[14].in[1] (.names at (6,6))                                                                               0.000     1.617
| (primitive '.names' combinational delay)                                                                     0.218     1.835
rq_b[14].out[0] (.names at (6,6))                                                                              0.000     1.835
| (intra 'clb' routing)                                                                                        0.000     1.835
| (OPIN:61386 side: (RIGHT,) (6,6,0)0))                                                                        0.000     1.835
| (CHANY:110836 L4 length:3 (6,6,0)-> (6,8,0))                                                                 0.119     1.954
| (CHANY:110942 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     2.015
| (CHANX:106526 L4 length:4 (7,8,0)-> (10,8,0))                                                                0.119     2.134
| (IPIN:95966 side: (TOP,) (9,8,0)0))                                                                          0.101     2.234
| (intra 'io' routing)                                                                                         0.733     2.967
out:rq_b[14].outpad[0] (.output at (9,8))                                                                      0.000     2.967
data arrival time                                                                                                        2.967

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.967
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.467


#Path 42
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54463 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105587 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANY:109659 L1 length:1 (4,7,0)-> (4,7,0))                                                                0.061     1.420
| (CHANX:104655 L4 length:4 (4,6,0)-> (1,6,0))                                                                0.119     1.539
| (CHANY:109042 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.600
| (CHANX:105493 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.660
| (IPIN:67757 side: (TOP,) (3,7,0)0))                                                                         0.101     1.761
| (intra 'clb' routing)                                                                                       0.085     1.846
rq_a[10].in[1] (.names at (3,7))                                                                              0.000     1.846
| (primitive '.names' combinational delay)                                                                    0.099     1.945
rq_a[10].out[0] (.names at (3,7))                                                                             0.000     1.945
| (intra 'clb' routing)                                                                                       0.000     1.945
| (OPIN:67738 side: (TOP,) (3,7,0)0))                                                                         0.000     1.945
| (CHANX:105509 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.006
| (CHANY:108514 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.067
| (CHANX:106181 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.128
| (IPIN:75818 side: (TOP,) (2,8,0)0))                                                                         0.101     2.229
| (intra 'io' routing)                                                                                        0.733     2.962
out:rq_a[10].outpad[0] (.output at (2,8))                                                                     0.000     2.962
data arrival time                                                                                                       2.962

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.962
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.462


#Path 43
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54461 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105599 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (CHANX:105531 L4 length:4 (6,7,0)-> (3,7,0))                                                                0.119     1.478
| (IPIN:67762 side: (TOP,) (3,7,0)0))                                                                         0.101     1.578
| (intra 'clb' routing)                                                                                       0.085     1.663
rq_a[7].in[1] (.names at (3,7))                                                                               0.000     1.663
| (primitive '.names' combinational delay)                                                                    0.218     1.882
rq_a[7].out[0] (.names at (3,7))                                                                              0.000     1.882
| (intra 'clb' routing)                                                                                       0.000     1.882
| (OPIN:67746 side: (RIGHT,) (3,7,0)0))                                                                       0.000     1.882
| (CHANY:109052 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.942
| (CHANX:105503 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     2.003
| (CHANY:108508 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.064
| (CHANX:106175 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.125
| (IPIN:75815 side: (TOP,) (2,8,0)0))                                                                         0.101     2.226
| (intra 'io' routing)                                                                                        0.733     2.959
out:rq_a[7].outpad[0] (.output at (2,8))                                                                      0.000     2.959
data arrival time                                                                                                       2.959

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.959
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.459


#Path 44
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54285 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104115 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:110806 L1 length:1 (6,6,0)-> (6,6,0))                                                                0.061     1.367
| (IPIN:61422 side: (RIGHT,) (6,6,0)0))                                                                       0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[1].in[2] (.names at (6,6))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[1].out[0] (.names at (6,6))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (OPIN:61382 side: (RIGHT,) (6,6,0)0))                                                                       0.000     1.701
| (CHANY:110844 L4 length:3 (6,6,0)-> (6,8,0))                                                                0.119     1.819
| (CHANY:110966 L4 length:1 (6,8,0)-> (6,8,0))                                                                0.119     1.938
| (CHANX:106283 L4 length:4 (6,8,0)-> (3,8,0))                                                                0.119     2.057
| (CHANX:106243 L1 length:1 (3,8,0)-> (3,8,0))                                                                0.061     2.118
| (IPIN:78697 side: (TOP,) (3,8,0)0))                                                                         0.101     2.219
| (intra 'io' routing)                                                                                        0.733     2.952
out:rq_b[1].outpad[0] (.output at (3,8))                                                                      0.000     2.952
data arrival time                                                                                                       2.952

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.952
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.452


#Path 45
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54460 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105597 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (IPIN:67908 side: (TOP,) (5,7,0)0))                                                                         0.101     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[6].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.148     1.692
rq_a[6].out[0] (.names at (5,7))                                                                              0.000     1.692
| (intra 'clb' routing)                                                                                       0.000     1.692
| (OPIN:67895 side: (RIGHT,) (5,7,0)0))                                                                       0.000     1.692
| (CHANY:110265 L1 length:1 (5,7,0)-> (5,7,0))                                                                0.061     1.753
| (CHANX:104745 L4 length:4 (5,6,0)-> (2,6,0))                                                                0.119     1.872
| (CHANY:109050 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.933
| (CHANX:105501 L1 length:1 (3,7,0)-> (3,7,0))                                                                0.061     1.994
| (CHANY:108506 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.055
| (CHANX:106173 L1 length:1 (2,8,0)-> (2,8,0))                                                                0.061     2.116
| (IPIN:75814 side: (TOP,) (2,8,0)0))                                                                         0.101     2.217
| (intra 'io' routing)                                                                                        0.733     2.950
out:rq_a[6].outpad[0] (.output at (2,8))                                                                     -0.000     2.950
data arrival time                                                                                                       2.950

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.950
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.450


#Path 46
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (OPIN:54457 side: (TOP,) (7,7,0)0))                                                                         0.000     1.240
| (CHANX:105607 L4 length:4 (7,7,0)-> (4,7,0))                                                                0.119     1.359
| (IPIN:67920 side: (TOP,) (5,7,0)0))                                                                         0.101     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[3].in[1] (.names at (5,7))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[3].out[0] (.names at (5,7))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (OPIN:67886 side: (TOP,) (5,7,0)0))                                                                         0.000     1.680
| (CHANX:105471 L4 length:4 (5,7,0)-> (2,7,0))                                                                0.119     1.799
| (CHANX:105355 L4 length:2 (2,7,0)-> (1,7,0))                                                                0.119     1.918
| (CHANY:107304 L1 length:1 (0,8,0)-> (0,8,0))                                                                0.061     1.979
| (CHANX:106132 L4 length:2 (1,8,0)-> (2,8,0))                                                                0.119     2.098
| (IPIN:75811 side: (TOP,) (2,8,0)0))                                                                         0.101     2.198
| (intra 'io' routing)                                                                                        0.733     2.931
out:rq_a[3].outpad[0] (.output at (2,8))                                                                      0.000     2.931
data arrival time                                                                                                       2.931

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.931
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.431


#Path 47
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[16].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.894     0.894
| (inter-block routing:global net)                                                       0.000     0.894
| (intra 'clb' routing)                                                                  0.000     0.894
$auto$memory_libmap.cc:2266:execute$3304[16].C[0] (dffre at (9,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                            0.154     1.048
$auto$memory_libmap.cc:2266:execute$3304[16].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                                  0.000     1.048
| (OPIN:61687 side: (RIGHT,) (9,6,0)0))                                                  0.000     1.048
| (CHANY:112643 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.109
| (CHANX:104255 L4 length:4 (9,5,0)-> (6,5,0))                                           0.119     1.228
| (CHANY:112058 L4 length:3 (8,6,0)-> (8,8,0))                                           0.119     1.347
| (CHANX:105166 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.408
| (IPIN:61708 side: (TOP,) (9,6,0)0))                                                    0.101     1.509
| (intra 'clb' routing)                                                                  0.085     1.594
rq_b[16].in[2] (.names at (9,6))                                                         0.000     1.594
| (primitive '.names' combinational delay)                                               0.136     1.729
rq_b[16].out[0] (.names at (9,6))                                                        0.000     1.729
| (intra 'clb' routing)                                                                  0.000     1.729
| (OPIN:61688 side: (RIGHT,) (9,6,0)0))                                                  0.000     1.729
| (CHANY:112660 L4 length:3 (9,6,0)-> (9,8,0))                                           0.119     1.848
| (CHANX:105887 L1 length:1 (9,7,0)-> (9,7,0))                                           0.061     1.909
| (CHANY:112156 L1 length:1 (8,8,0)-> (8,8,0))                                           0.061     1.970
| (CHANX:106656 L4 length:2 (9,8,0)-> (10,8,0))                                          0.119     2.089
| (IPIN:95968 side: (TOP,) (9,8,0)0))                                                    0.101     2.190
| (intra 'io' routing)                                                                   0.733     2.923
out:rq_b[16].outpad[0] (.output at (9,8))                                                0.000     2.923
data arrival time                                                                                  2.923

clock clock0 (rise edge)                                                                 2.500     2.500
clock source latency                                                                     0.000     2.500
clock uncertainty                                                                        0.000     2.500
output external delay                                                                   -1.000     1.500
data required time                                                                                 1.500
--------------------------------------------------------------------------------------------------------
data required time                                                                                 1.500
data arrival time                                                                                 -2.923
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -1.423


#Path 48
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68373 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[25].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.135     1.668
rq_b[25].out[0] (.names at (9,7))                                                    0.000     1.668
| (intra 'clb' routing)                                                              0.000     1.668
| (OPIN:68338 side: (TOP,) (9,7,0)0))                                                0.000     1.668
| (CHANX:105725 L4 length:4 (9,7,0)-> (6,7,0))                                       0.119     1.787
| (CHANX:105653 L4 length:4 (8,7,0)-> (5,7,0))                                       0.119     1.906
| (CHANY:111548 L1 length:1 (7,8,0)-> (7,8,0))                                       0.061     1.967
| (CHANX:106592 L4 length:3 (8,8,0)-> (10,8,0))                                      0.119     2.086
| (IPIN:95977 side: (TOP,) (9,8,0)0))                                                0.101     2.187
| (intra 'io' routing)                                                               0.733     2.920
out:rq_b[25].outpad[0] (.output at (9,8))                                            0.000     2.920
data arrival time                                                                              2.920

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.920
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.420


#Path 49
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (OPIN:54468 side: (RIGHT,) (7,7,0)0))                                                                        0.000     1.240
| (CHANY:111477 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.301
| (CHANX:104877 L4 length:4 (7,6,0)-> (4,6,0))                                                                 0.119     1.420
| (IPIN:61250 side: (TOP,) (5,6,0)0))                                                                          0.101     1.520
| (intra 'clb' routing)                                                                                        0.085     1.605
rq_a[15].in[1] (.names at (5,6))                                                                              -0.000     1.605
| (primitive '.names' combinational delay)                                                                     0.218     1.824
rq_a[15].out[0] (.names at (5,6))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                        0.000     1.824
| (OPIN:61226 side: (RIGHT,) (5,6,0)0))                                                                        0.000     1.824
| (CHANY:110242 L4 length:3 (5,6,0)-> (5,8,0))                                                                 0.119     1.942
| (CHANX:106207 L4 length:4 (5,8,0)-> (2,8,0))                                                                 0.119     2.061
| (IPIN:75823 side: (TOP,) (2,8,0)0))                                                                          0.101     2.162
| (intra 'io' routing)                                                                                         0.733     2.895
out:rq_a[15].outpad[0] (.output at (2,8))                                                                      0.000     2.895
data arrival time                                                                                                        2.895

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.895
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.395


#Path 50
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54293 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104306 L4 length:4 (7,5,0)-> (10,5,0))                                                               0.119     1.306
| (CHANY:112024 L1 length:1 (8,6,0)-> (8,6,0))                                                                0.061     1.367
| (IPIN:61574 side: (RIGHT,) (8,6,0)0))                                                                       0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[10].in[1] (.names at (8,6))                                                                             -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[10].out[0] (.names at (8,6))                                                                             0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (OPIN:61533 side: (RIGHT,) (8,6,0)0))                                                                       0.000     1.701
| (CHANY:112060 L4 length:3 (8,6,0)-> (8,8,0))                                                                0.119     1.819
| (CHANX:105910 L4 length:2 (9,7,0)-> (10,7,0))                                                               0.119     1.938
| (CHANY:112770 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     1.999
| (CHANX:106629 L1 length:1 (9,8,0)-> (9,8,0))                                                                0.061     2.060
| (IPIN:95962 side: (TOP,) (9,8,0)0))                                                                         0.101     2.161
| (intra 'io' routing)                                                                                        0.733     2.894
out:rq_b[10].outpad[0] (.output at (9,8))                                                                    -0.000     2.894
data arrival time                                                                                                       2.894

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.894
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.394


#Path 51
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (OPIN:54289 side: (TOP,) (7,5,0)0))                                                                         0.000     1.187
| (CHANX:104139 L4 length:4 (7,5,0)-> (4,5,0))                                                                0.119     1.306
| (CHANY:110751 L1 length:1 (6,5,0)-> (6,5,0))                                                                0.061     1.367
| (IPIN:53879 side: (RIGHT,) (6,5,0)0))                                                                       0.101     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[5].in[1] (.names at (6,5))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[5].out[0] (.names at (6,5))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (OPIN:53823 side: (TOP,) (6,5,0)0))                                                                         0.000     1.701
| (CHANX:104061 L4 length:4 (6,5,0)-> (3,5,0))                                                                0.119     1.819
| (CHANY:109622 L4 length:3 (4,6,0)-> (4,8,0))                                                                0.119     1.938
| (CHANX:106159 L4 length:4 (4,8,0)-> (1,8,0))                                                                0.119     2.057
| (IPIN:78701 side: (TOP,) (3,8,0)0))                                                                         0.101     2.158
| (intra 'io' routing)                                                                                        0.733     2.891
out:rq_b[5].outpad[0] (.output at (3,8))                                                                      0.000     2.891
data arrival time                                                                                                       2.891

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.891
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.391


#Path 52
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (OPIN:54452 side: (RIGHT,) (7,6,0)0))                                                                        0.000     1.188
| (CHANY:111460 L4 length:3 (7,6,0)-> (7,8,0))                                                                 0.119     1.307
| (CHANX:105615 L4 length:4 (7,7,0)-> (4,7,0))                                                                 0.119     1.426
| (IPIN:68070 side: (TOP,) (6,7,0)0))                                                                          0.101     1.527
| (intra 'clb' routing)                                                                                        0.085     1.612
rq_a[29].in[1] (.names at (6,7))                                                                               0.000     1.612
| (primitive '.names' combinational delay)                                                                     0.136     1.747
rq_a[29].out[0] (.names at (6,7))                                                                              0.000     1.747
| (intra 'clb' routing)                                                                                        0.000     1.747
| (OPIN:68034 side: (TOP,) (6,7,0)0))                                                                          0.000     1.747
| (CHANX:105545 L4 length:4 (6,7,0)-> (3,7,0))                                                                 0.119     1.866
| (CHANX:105563 L1 length:1 (4,7,0)-> (4,7,0))                                                                 0.061     1.927
| (CHANY:109112 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     1.988
| (CHANX:106235 L1 length:1 (3,8,0)-> (3,8,0))                                                                 0.061     2.049
| (IPIN:78693 side: (TOP,) (3,8,0)0))                                                                          0.101     2.150
| (intra 'io' routing)                                                                                         0.733     2.883
out:rq_a[29].outpad[0] (.output at (3,8))                                                                      0.000     2.883
data arrival time                                                                                                        2.883

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.883
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.383


#Path 53
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                       0.061     1.109
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                      0.119     1.228
| (IPIN:61699 side: (TOP,) (9,6,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[18].in[0] (.names at (9,6))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.148     1.562
rq_b[18].out[0] (.names at (9,6))                                                    0.000     1.562
| (intra 'clb' routing)                                                              0.000     1.562
| (OPIN:61682 side: (RIGHT,) (9,6,0)0))                                              0.000     1.562
| (CHANY:112680 L4 length:3 (9,6,0)-> (9,8,0))                                       0.119     1.681
| (CHANX:105145 L1 length:1 (9,6,0)-> (9,6,0))                                       0.061     1.742
| (CHANY:112086 L1 length:1 (8,7,0)-> (8,7,0))                                       0.061     1.803
| (CHANX:105926 L4 length:2 (9,7,0)-> (10,7,0))                                      0.119     1.922
| (CHANY:112754 L1 length:1 (9,8,0)-> (9,8,0))                                       0.061     1.983
| (CHANX:106613 L1 length:1 (9,8,0)-> (9,8,0))                                       0.061     2.043
| (IPIN:95970 side: (TOP,) (9,8,0)0))                                                0.101     2.144
| (intra 'io' routing)                                                               0.733     2.877
out:rq_b[18].outpad[0] (.output at (9,8))                                            0.000     2.877
data arrival time                                                                              2.877

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.877
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.377


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68365 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[27].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.148     1.681
rq_b[27].out[0] (.names at (9,7))                                                    0.000     1.681
| (intra 'clb' routing)                                                              0.000     1.681
| (OPIN:68345 side: (RIGHT,) (9,7,0)0))                                              0.000     1.681
| (CHANY:112691 L1 length:1 (9,7,0)-> (9,7,0))                                       0.061     1.742
| (CHANX:105204 L1 length:1 (10,6,0)-> (10,6,0))                                     0.061     1.803
| (CHANY:113356 L4 length:2 (10,7,0)-> (10,8,0))                                     0.119     1.922
| (CHANX:106669 L4 length:2 (10,8,0)-> (9,8,0))                                      0.119     2.040
| (IPIN:95979 side: (TOP,) (9,8,0)0))                                                0.101     2.141
| (intra 'io' routing)                                                               0.733     2.874
out:rq_b[27].outpad[0] (.output at (9,8))                                            0.000     2.874
data arrival time                                                                              2.874

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.874
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.374


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68365 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[31].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.148     1.681
rq_b[31].out[0] (.names at (9,7))                                                    0.000     1.681
| (intra 'clb' routing)                                                              0.000     1.681
| (OPIN:68348 side: (RIGHT,) (9,7,0)0))                                              0.000     1.681
| (CHANY:112697 L1 length:1 (9,7,0)-> (9,7,0))                                       0.061     1.742
| (CHANX:105210 L1 length:1 (10,6,0)-> (10,6,0))                                     0.061     1.803
| (CHANY:113350 L4 length:2 (10,7,0)-> (10,8,0))                                     0.119     1.922
| (CHANX:106663 L4 length:2 (10,8,0)-> (9,8,0))                                      0.119     2.040
| (IPIN:95983 side: (TOP,) (9,8,0)0))                                                0.101     2.141
| (intra 'io' routing)                                                               0.733     2.874
out:rq_b[31].outpad[0] (.output at (9,8))                                            0.000     2.874
data arrival time                                                                              2.874

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.874
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.374


#Path 56
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110655 L4 length:4 (6,6,0)-> (6,3,0))                                       0.119     1.167
| (CHANX:104059 L4 length:4 (6,5,0)-> (3,5,0))                                       0.119     1.286
| (IPIN:53848 side: (TOP,) (6,5,0)0))                                                0.101     1.387
| (intra 'clb' routing)                                                              0.085     1.472
rq_b[2].in[0] (.names at (6,5))                                                      0.000     1.472
| (primitive '.names' combinational delay)                                           0.148     1.620
rq_b[2].out[0] (.names at (6,5))                                                     0.000     1.620
| (intra 'clb' routing)                                                              0.000     1.620
| (OPIN:53818 side: (TOP,) (6,5,0)0))                                                0.000     1.620
| (CHANX:104067 L4 length:4 (6,5,0)-> (3,5,0))                                       0.119     1.739
| (CHANY:108416 L4 length:3 (2,6,0)-> (2,8,0))                                       0.119     1.858
| (CHANY:108546 L4 length:1 (2,8,0)-> (2,8,0))                                       0.119     1.976
| (CHANX:106244 L1 length:1 (3,8,0)-> (3,8,0))                                       0.061     2.037
| (IPIN:78698 side: (TOP,) (3,8,0)0))                                                0.101     2.138
| (intra 'io' routing)                                                               0.733     2.871
out:rq_b[2].outpad[0] (.output at (3,8))                                             0.000     2.871
data arrival time                                                                              2.871

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.871
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.371


#Path 57
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68373 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[23].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.135     1.668
rq_b[23].out[0] (.names at (9,7))                                                    0.000     1.668
| (intra 'clb' routing)                                                              0.000     1.668
| (OPIN:68336 side: (TOP,) (9,7,0)0))                                                0.000     1.668
| (CHANX:105721 L4 length:4 (9,7,0)-> (6,7,0))                                       0.119     1.787
| (CHANX:105709 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.848
| (CHANY:110346 L1 length:1 (5,8,0)-> (5,8,0))                                       0.061     1.909
| (CHANX:106450 L4 length:4 (6,8,0)-> (9,8,0))                                       0.119     2.028
| (IPIN:95975 side: (TOP,) (9,8,0)0))                                                0.101     2.129
| (intra 'io' routing)                                                               0.733     2.862
out:rq_b[23].outpad[0] (.output at (9,8))                                           -0.000     2.862
data arrival time                                                                              2.862

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.862
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.362


#Path 58
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                       0.061     1.109
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                      0.119     1.228
| (IPIN:61699 side: (TOP,) (9,6,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[20].in[0] (.names at (9,6))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.218     1.632
rq_b[20].out[0] (.names at (9,6))                                                    0.000     1.632
| (intra 'clb' routing)                                                              0.000     1.632
| (OPIN:61684 side: (RIGHT,) (9,6,0)0))                                              0.000     1.632
| (CHANY:112668 L4 length:3 (9,6,0)-> (9,8,0))                                       0.119     1.751
| (CHANY:112790 L4 length:1 (9,8,0)-> (9,8,0))                                       0.119     1.870
| (CHANX:106475 L4 length:4 (9,8,0)-> (6,8,0))                                       0.119     1.989
| (IPIN:95972 side: (TOP,) (9,8,0)0))                                                0.101     2.090
| (intra 'io' routing)                                                               0.733     2.822
out:rq_b[20].outpad[0] (.output at (9,8))                                           -0.000     2.822
data arrival time                                                                              2.822

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.822
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.322


#Path 59
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing:global net)                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (OPIN:54446 side: (RIGHT,) (7,6,0)0))                                                                        0.000     0.945
| (CHANY:111464 L4 length:3 (7,6,0)-> (7,8,0))                                                                 0.119     1.064
| (CHANX:105755 L1 length:1 (7,7,0)-> (7,7,0))                                                                 0.061     1.125
| (CHANY:110723 L4 length:4 (6,7,0)-> (6,4,0))                                                                 0.119     1.244
| (IPIN:61424 side: (RIGHT,) (6,6,0)0))                                                                        0.101     1.344
| (intra 'clb' routing)                                                                                        0.085     1.430
rq_b[26].in[1] (.names at (6,6))                                                                               0.000     1.430
| (primitive '.names' combinational delay)                                                                     0.197     1.627
rq_b[26].out[0] (.names at (6,6))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (OPIN:61368 side: (TOP,) (6,6,0)0))                                                                          0.000     1.627
| (CHANX:104952 L1 length:1 (6,6,0)-> (6,6,0))                                                                 0.061     1.687
| (CHANY:110920 L4 length:2 (6,7,0)-> (6,8,0))                                                                 0.119     1.806
| (CHANY:110936 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.867
| (CHANX:106532 L4 length:4 (7,8,0)-> (10,8,0))                                                                0.119     1.986
| (IPIN:95978 side: (TOP,) (9,8,0)0))                                                                          0.101     2.087
| (intra 'io' routing)                                                                                         0.733     2.820
out:rq_b[26].outpad[0] (.output at (9,8))                                                                      0.000     2.820
data arrival time                                                                                                        2.820

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.820
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.320


#Path 60
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing:global net)                                                                            0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (OPIN:54431 side: (TOP,) (7,6,0)0))                                                                         0.000     0.945
| (CHANX:105058 L4 length:4 (7,6,0)-> (10,6,0))                                                               0.119     1.064
| (CHANY:111881 L4 length:4 (8,6,0)-> (8,3,0))                                                                0.119     1.183
| (IPIN:61570 side: (RIGHT,) (8,6,0)0))                                                                       0.101     1.284
| (intra 'clb' routing)                                                                                       0.085     1.369
rq_b[19].in[1] (.names at (8,6))                                                                              0.000     1.369
| (primitive '.names' combinational delay)                                                                    0.197     1.566
rq_b[19].out[0] (.names at (8,6))                                                                             0.000     1.566
| (intra 'clb' routing)                                                                                       0.000     1.566
| (OPIN:61528 side: (RIGHT,) (8,6,0)0))                                                                       0.000     1.566
| (CHANY:112066 L4 length:3 (8,6,0)-> (8,8,0))                                                                0.119     1.684
| (CHANX:105673 L4 length:4 (8,7,0)-> (5,7,0))                                                                0.119     1.803
| (CHANY:110332 L1 length:1 (5,8,0)-> (5,8,0))                                                                0.061     1.864
| (CHANX:106464 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.983
| (IPIN:95971 side: (TOP,) (9,8,0)0))                                                                         0.101     2.084
| (intra 'io' routing)                                                                                        0.733     2.817
out:rq_b[19].outpad[0] (.output at (9,8))                                                                     0.000     2.817
data arrival time                                                                                                       2.817

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.817
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.317


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                       0.061     1.109
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                      0.119     1.228
| (IPIN:61707 side: (TOP,) (9,6,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[24].in[0] (.names at (9,6))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.136     1.550
rq_b[24].out[0] (.names at (9,6))                                                    0.000     1.550
| (intra 'clb' routing)                                                              0.000     1.550
| (OPIN:61670 side: (TOP,) (9,6,0)0))                                                0.000     1.550
| (CHANX:105176 L4 length:2 (9,6,0)-> (10,6,0))                                      0.119     1.668
| (CHANY:112712 L1 length:1 (9,7,0)-> (9,7,0))                                       0.061     1.729
| (CHANX:105899 L1 length:1 (9,7,0)-> (9,7,0))                                       0.061     1.790
| (CHANY:112168 L1 length:1 (8,8,0)-> (8,8,0))                                       0.061     1.851
| (CHANX:106644 L4 length:2 (9,8,0)-> (10,8,0))                                      0.119     1.970
| (IPIN:95976 side: (TOP,) (9,8,0)0))                                                0.101     2.071
| (intra 'io' routing)                                                               0.733     2.804
out:rq_b[24].outpad[0] (.output at (9,8))                                            0.000     2.804
data arrival time                                                                              2.804

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.804
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.304


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                       0.119     1.167
| (CHANY:110890 L1 length:1 (6,7,0)-> (6,7,0))                                       0.061     1.228
| (CHANX:105778 L4 length:4 (7,7,0)-> (10,7,0))                                      0.119     1.347
| (IPIN:68373 side: (TOP,) (9,7,0)0))                                                0.101     1.448
| (intra 'clb' routing)                                                              0.085     1.533
rq_b[28].in[0] (.names at (9,7))                                                     0.000     1.533
| (primitive '.names' combinational delay)                                           0.135     1.668
rq_b[28].out[0] (.names at (9,7))                                                    0.000     1.668
| (intra 'clb' routing)                                                              0.000     1.668
| (OPIN:68342 side: (TOP,) (9,7,0)0))                                                0.000     1.668
| (CHANX:105893 L1 length:1 (9,7,0)-> (9,7,0))                                       0.061     1.729
| (CHANY:112162 L1 length:1 (8,8,0)-> (8,8,0))                                       0.061     1.790
| (CHANX:106650 L4 length:2 (9,8,0)-> (10,8,0))                                      0.119     1.909
| (IPIN:95980 side: (TOP,) (9,8,0)0))                                                0.101     2.010
| (intra 'io' routing)                                                               0.733     2.743
out:rq_b[28].outpad[0] (.output at (9,8))                                           -0.000     2.743
data arrival time                                                                              2.743

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.743
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.243


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                       0.061     1.109
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                      0.119     1.228
| (IPIN:61707 side: (TOP,) (9,6,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[21].in[0] (.names at (9,6))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.136     1.550
rq_b[21].out[0] (.names at (9,6))                                                    0.000     1.550
| (intra 'clb' routing)                                                              0.000     1.550
| (OPIN:61676 side: (TOP,) (9,6,0)0))                                                0.000     1.550
| (CHANX:104997 L4 length:4 (9,6,0)-> (6,6,0))                                       0.119     1.668
| (CHANY:111534 L4 length:2 (7,7,0)-> (7,8,0))                                       0.119     1.787
| (CHANX:106578 L4 length:3 (8,8,0)-> (10,8,0))                                      0.119     1.906
| (IPIN:95973 side: (TOP,) (9,8,0)0))                                                0.101     2.007
| (intra 'io' routing)                                                               0.733     2.740
out:rq_b[21].outpad[0] (.output at (9,8))                                            0.000     2.740
data arrival time                                                                              2.740

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.740
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.240


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing:global net)                                                   0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                              0.000     1.048
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                       0.061     1.109
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                      0.119     1.228
| (IPIN:61707 side: (TOP,) (9,6,0)0))                                                0.101     1.329
| (intra 'clb' routing)                                                              0.085     1.414
rq_b[22].in[0] (.names at (9,6))                                                    -0.000     1.414
| (primitive '.names' combinational delay)                                           0.136     1.550
rq_b[22].out[0] (.names at (9,6))                                                    0.000     1.550
| (intra 'clb' routing)                                                              0.000     1.550
| (OPIN:61672 side: (TOP,) (9,6,0)0))                                                0.000     1.550
| (CHANX:104989 L4 length:4 (9,6,0)-> (6,6,0))                                       0.119     1.668
| (CHANY:110904 L4 length:2 (6,7,0)-> (6,8,0))                                       0.119     1.787
| (CHANX:106538 L4 length:4 (7,8,0)-> (10,8,0))                                      0.119     1.906
| (IPIN:95974 side: (TOP,) (9,8,0)0))                                                0.101     2.007
| (intra 'io' routing)                                                               0.733     2.740
out:rq_b[22].outpad[0] (.output at (9,8))                                            0.000     2.740
data arrival time                                                                              2.740

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.740
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.240


#Path 65
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K at (7,5))                       0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.231     3.164
data required time                                                                                                    3.164
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.164
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.048


#Path 66
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K at (7,5))                       0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.228     3.167
data required time                                                                                                    3.167
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.167
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.051


#Path 67
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                    0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                          0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                          0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                          0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                          0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                          0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                   0.101     2.474
| (intra 'clb' routing)                                                                 0.085     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                        0.000     2.559
| (primitive '.names' combinational delay)                                              0.218     2.777
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                       0.000     2.777
| (intra 'clb' routing)                                                                 0.000     2.777
| (OPIN:61370 side: (TOP,) (6,6,0)0))                                                   0.000     2.777
| (CHANX:104813 L4 length:4 (6,6,0)-> (3,6,0))                                          0.119     2.896
| (CHANY:110276 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     2.957
| (IPIN:67944 side: (RIGHT,) (5,7,0)0))                                                 0.101     3.057
| (intra 'clb' routing)                                                                 0.233     3.290
$auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre at (5,7))                          0.000     3.290
data arrival time                                                                                 3.290

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing:global net)                                                      0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.290
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.072


#Path 68
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                                            0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                                           0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61370 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:105004 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:110821 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.957
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.018
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.079
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.179
| (intra 'bram' routing)                                                                                    0.000     3.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K at (7,5))                       0.000     3.179
data arrival time                                                                                                     3.179

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.140     3.254
data required time                                                                                                    3.254
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.254
data arrival time                                                                                                    -3.179
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.075


#Path 69
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                                            0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                                           0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61370 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:105004 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:110821 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.957
| (CHANX:104294 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.018
| (CHANY:111365 L1 length:1 (7,5,0)-> (7,5,0))                                                              0.061     3.079
| (IPIN:54531 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.179
| (intra 'bram' routing)                                                                                    0.000     3.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K at (7,5))                       0.000     3.179
data arrival time                                                                                                     3.179

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.121     3.273
data required time                                                                                                    3.273
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.273
data arrival time                                                                                                    -3.179
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.094


#Path 70
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[26].E[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:110199 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104216 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                 0.061     2.957
| (CHANY:110856 L4 length:3 (6,6,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.076
| (IPIN:61443 side: (RIGHT,) (6,6,0)0))                                                                                                                                                                                                                        0.101     3.176
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.261
$auto$memory_libmap.cc:2266:execute$3304[26].E[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.261
data arrival time                                                                                                                                                                                                                                                        3.261

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[26].C[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.261
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.101


#Path 71
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[14].E[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:110199 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104216 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                 0.061     2.957
| (CHANY:110856 L4 length:3 (6,6,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.076
| (IPIN:61443 side: (RIGHT,) (6,6,0)0))                                                                                                                                                                                                                        0.101     3.176
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.261
$auto$memory_libmap.cc:2266:execute$3304[14].E[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.261
data arrival time                                                                                                                                                                                                                                                        3.261

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[14].C[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.261
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.101


#Path 72
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[1].E[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:110199 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104216 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                 0.061     2.957
| (CHANY:110856 L4 length:3 (6,6,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.076
| (IPIN:61443 side: (RIGHT,) (6,6,0)0))                                                                                                                                                                                                                        0.101     3.176
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.261
$auto$memory_libmap.cc:2266:execute$3304[1].E[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.261
data arrival time                                                                                                                                                                                                                                                        3.261

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[1].C[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.261
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.101


#Path 73
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[0].E[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:110199 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104216 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                 0.061     2.957
| (CHANY:110856 L4 length:3 (6,6,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.076
| (IPIN:61443 side: (RIGHT,) (6,6,0)0))                                                                                                                                                                                                                        0.101     3.176
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.261
$auto$memory_libmap.cc:2266:execute$3304[0].E[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.261
data arrival time                                                                                                                                                                                                                                                        3.261

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[0].C[0] (dffre at (6,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.261
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.101


#Path 74
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[15].E[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104787 L4 length:4 (6,6,0)-> (3,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:110199 L1 length:1 (5,6,0)-> (5,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104216 L1 length:1 (6,5,0)-> (6,5,0))                                                                                                                                                                                                                 0.061     2.957
| (CHANY:110856 L4 length:3 (6,6,0)-> (6,8,0))                                                                                                                                                                                                                 0.119     3.076
| (IPIN:61443 side: (RIGHT,) (6,6,0)0))                                                                                                                                                                                                                        0.101     3.176
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.261
$auto$memory_libmap.cc:2266:execute$3304[15].E[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.261
data arrival time                                                                                                                                                                                                                                                        3.261

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[15].C[0] (dffre at (6,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.261
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.101


#Path 75
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[13].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[13].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[13].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 76
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[22].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[22].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[22].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 77
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[24].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[24].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[24].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 78
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[31].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[31].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[31].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 79
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[20].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[20].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[20].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 80
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[18].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[18].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[18].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 81
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[17].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[17].E[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[17].C[0] (dffre at (5,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 82
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[16].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[16].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[16].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 83
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[15].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[15].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[15].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 84
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[11].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[11].E[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[11].C[0] (dffre at (5,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 85
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[9].E[0] (dffre at (5,6) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:61292 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[9].E[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[9].C[0] (dffre at (5,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 86
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[8].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[8].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[8].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 87
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[5].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[5].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[5].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 88
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[4].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[4].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[4].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 89
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[3].E[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                                                                                                                                                                               0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                                                                                                                                                                           0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                                                                                                                                                                                 0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61275 side: (RIGHT,) (5,6,0)0))                                                                                                                                                                                                                        0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[1] (.names at (5,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.197     2.695
$abc$7863$techmap$techmap7424$abc$4110$auto$blifparse.cc:362:parse_blif$4116.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (5,6))                       0.000     2.695
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.695
| (OPIN:61220 side: (TOP,) (5,6,0)0))                                                                                                                                                                                                                          0.000     2.695
| (CHANX:104751 L4 length:4 (5,6,0)-> (2,6,0))                                                                                                                                                                                                                 0.119     2.814
| (CHANY:109611 L1 length:1 (4,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.061     2.875
| (CHANX:104172 L1 length:1 (5,5,0)-> (5,5,0))                                                                                                                                                                                                                 0.061     2.936
| (CHANY:110228 L4 length:3 (5,6,0)-> (5,8,0))                                                                                                                                                                                                                 0.119     3.054
| (IPIN:67959 side: (RIGHT,) (5,7,0)0))                                                                                                                                                                                                                        0.101     3.155
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.240
$auto$memory_libmap.cc:2266:execute$3311[3].E[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.240
data arrival time                                                                                                                                                                                                                                                        3.240

clock clock0 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3311[3].C[0] (dffre at (5,7))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.240
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.122


#Path 90
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[2].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104978 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:111417 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104137 L4 length:4 (7,5,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     3.015
| (IPIN:53869 side: (TOP,) (6,5,0)0))                                                                                                                                                                                                                          0.101     3.115
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.201
$auto$memory_libmap.cc:2266:execute$3304[2].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.201
data arrival time                                                                                                                                                                                                                                                        3.201

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[2].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.201
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.162


#Path 91
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[5].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104978 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:111417 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104137 L4 length:4 (7,5,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     3.015
| (IPIN:53869 side: (TOP,) (6,5,0)0))                                                                                                                                                                                                                          0.101     3.115
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.201
$auto$memory_libmap.cc:2266:execute$3304[5].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.201
data arrival time                                                                                                                                                                                                                                                        3.201

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[5].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.201
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.162


#Path 92
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[7].E[0] (dffre at (6,5) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104978 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:111417 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:104137 L4 length:4 (7,5,0)-> (4,5,0))                                                                                                                                                                                                                 0.119     3.015
| (IPIN:53869 side: (TOP,) (6,5,0)0))                                                                                                                                                                                                                          0.101     3.115
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.201
$auto$memory_libmap.cc:2266:execute$3304[7].E[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.201
data arrival time                                                                                                                                                                                                                                                        3.201

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[7].C[0] (dffre at (6,5))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.201
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.162


#Path 93
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[0] (RS_TDP36K at (7,5))                        0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.168


#Path 94
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B1[1] (RS_TDP36K at (7,5))                        0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.111     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.168


#Path 95
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[0] (RS_TDP36K at (7,5))                        0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.109     3.285
data required time                                                                                                    3.285
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.285
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.170


#Path 96
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                                        0.000     1.894
| (CHANX:101058 L4 length:4 (2,1,0)-> (5,1,0))                                                              0.119     2.013
| (CHANY:109386 L4 length:4 (4,2,0)-> (4,5,0))                                                              0.119     2.132
| (CHANX:101950 L1 length:1 (5,2,0)-> (5,2,0))                                                              0.061     2.193
| (CHANY:110050 L4 length:4 (5,3,0)-> (5,6,0))                                                              0.119     2.312
| (CHANX:104954 L1 length:1 (6,6,0)-> (6,6,0))                                                              0.061     2.373
| (IPIN:61396 side: (TOP,) (6,6,0)0))                                                                       0.101     2.474
| (intra 'clb' routing)                                                                                     0.085     2.559
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.559
| (primitive '.names' combinational delay)                                                                  0.218     2.777
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.777
| (intra 'clb' routing)                                                                                     0.000     2.777
| (OPIN:61371 side: (TOP,) (6,6,0)0))                                                                       0.000     2.777
| (CHANX:104990 L4 length:4 (6,6,0)-> (9,6,0))                                                              0.119     2.896
| (CHANY:111261 L4 length:4 (7,6,0)-> (7,3,0))                                                              0.119     3.015
| (IPIN:54530 side: (RIGHT,) (7,5,0)0))                                                                     0.101     3.115
| (intra 'bram' routing)                                                                                    0.000     3.115
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_B2[1] (RS_TDP36K at (7,5))                        0.000     3.115
data arrival time                                                                                                     3.115

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing:global net)                                                                          0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.109     3.285
data required time                                                                                                    3.285
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.285
data arrival time                                                                                                    -3.115
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.170


#Path 97
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (OPIN:4329 side: (TOP,) (2,1,0)0))                                                    0.000     1.894
| (CHANX:101042 L4 length:4 (2,1,0)-> (5,1,0))                                          0.119     2.013
| (CHANX:101210 L1 length:1 (5,1,0)-> (5,1,0))                                          0.061     2.074
| (CHANY:109990 L4 length:4 (5,2,0)-> (5,5,0))                                          0.119     2.193
| (CHANX:104214 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     2.254
| (IPIN:53847 side: (TOP,) (6,5,0)0))                                                   0.101     2.355
| (intra 'clb' routing)                                                                 0.085     2.440
genblk1[0].dpram_32x1024_submodule.rce_b.in[1] (.names at (6,5))                        0.000     2.440
| (primitive '.names' combinational delay)                                              0.218     2.658
genblk1[0].dpram_32x1024_submodule.rce_b.out[0] (.names at (6,5))                       0.000     2.658
| (intra 'clb' routing)                                                                 0.000     2.658
| (OPIN:53826 side: (TOP,) (6,5,0)0))                                                   0.000     2.658
| (CHANX:104226 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     2.719
| (CHANY:110846 L4 length:3 (6,6,0)-> (6,8,0))                                          0.119     2.838
| (IPIN:61431 side: (RIGHT,) (6,6,0)0))                                                 0.101     2.939
| (intra 'clb' routing)                                                                 0.221     3.159
$auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre at (6,6))                          0.000     3.159
data arrival time                                                                                 3.159

clock clock1 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing:global net)                                                      0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.159
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.204


#Path 98
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104994 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:112702 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:105889 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.957
| (IPIN:68383 side: (TOP,) (9,7,0)0))                                                                                                                                                                                                                          0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.143
$auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.143
data arrival time                                                                                                                                                                                                                                                        3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[25].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.143
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.220


#Path 99
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104994 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:112702 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:105889 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.957
| (IPIN:68383 side: (TOP,) (9,7,0)0))                                                                                                                                                                                                                          0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.143
$auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.143
data arrival time                                                                                                                                                                                                                                                        3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[27].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.143
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.220


#Path 100
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (OPIN:35296 side: (RIGHT,) (10,2,0)0))                                                                                                                                                                                                                       0.000     1.894
| (CHANY:113008 L4 length:4 (10,2,0)-> (10,5,0))                                                                                                                                                                                                               0.119     2.013
| (CHANX:104369 L4 length:3 (10,5,0)-> (8,5,0))                                                                                                                                                                                                                0.119     2.132
| (CHANY:111438 L1 length:1 (7,6,0)-> (7,6,0))                                                                                                                                                                                                                 0.061     2.193
| (CHANX:104849 L4 length:4 (7,6,0)-> (4,6,0))                                                                                                                                                                                                                 0.119     2.312
| (IPIN:61400 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.101     2.413
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.498
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.498
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.716
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.716
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.716
| (OPIN:61365 side: (TOP,) (6,6,0)0))                                                                                                                                                                                                                          0.000     2.716
| (CHANX:104994 L4 length:4 (6,6,0)-> (9,6,0))                                                                                                                                                                                                                 0.119     2.835
| (CHANY:112702 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.896
| (CHANX:105889 L1 length:1 (9,7,0)-> (9,7,0))                                                                                                                                                                                                                 0.061     2.957
| (IPIN:68383 side: (TOP,) (9,7,0)0))                                                                                                                                                                                                                          0.101     3.057
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     3.143
$auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.143
data arrival time                                                                                                                                                                                                                                                        3.143

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing:global net)                                                                                                                                                                                                                             0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[28].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -3.143
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.220


#End of timing report
