============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.24-s065_1
  Generated on:           Nov 27 2019  07:13:09 pm
  Module:                 AddShift
  Technology libraries:   PnomV180T025_STD_CELL_7RF 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                    Type      Fanout  Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock clk)                      launch                                   0 R 
(AddShift.sdc_line_11_19_1)      ext delay                     +100     100 R 
InputVector[0]                   in port        14 177.9    0    +0     100 R 
ADDER/A14[1] 
  g9789__9719/A                                                  +0     100   
  g9789__9719/Z                  XOR2_C          8 111.9  726  +389     489 R 
  g9660__3779/B                                                  +0     489   
  g9660__3779/Z                  XNOR2_C         2  28.2  305  +191     680 R 
  g9605__3377/A2                                                 +0     680   
  g9605__3377/Z                  OA21_I          2  36.4   91  +177     857 R 
  g9585__1279/B                                                  +0     857   
  g9585__1279/Z                  XNOR2_C         2  27.3  244  +163    1020 R 
  g9464__6789/A                                                  +0    1020   
  g9464__6789/Z                  XOR2_C          2  28.4  198  +140    1160 F 
  g9427__2006/B                                                  +0    1160   
  g9427__2006/Z                  XOR2_C          1  18.2  151  +138    1299 F 
  g9410__1122/B                                                  +0    1299   
  g9410__1122/Z                  XOR2_C          1  20.9  152  +138    1437 F 
  CPA_1_g1399__9719/A                                            +0    1437   
  CPA_1_g1399__9719/COUT         ADDF_E          1  19.5  136  +250    1687 F 
  CPA_1_g1398__3377/CIN                                          +0    1687   
  CPA_1_g1398__3377/COUT         ADDF_E          1  19.5  140  +151    1838 F 
  CPA_1_g1397__9867/CIN                                          +0    1838   
  CPA_1_g1397__9867/COUT         ADDF_E          1  19.5  136  +152    1990 F 
  CPA_1_g1396__7765/CIN                                          +0    1990   
  CPA_1_g1396__7765/COUT         ADDF_E          1  19.5  139  +151    2142 F 
  CPA_1_g1395__7547/CIN                                          +0    2142   
  CPA_1_g1395__7547/COUT         ADDF_E          1  19.5  139  +152    2293 F 
  CPA_1_g1394__2833/CIN                                          +0    2293   
  CPA_1_g1394__2833/COUT         ADDF_E          1  19.5  139  +152    2445 F 
  CPA_1_g1393__2006/CIN                                          +0    2445   
  CPA_1_g1393__2006/COUT         ADDF_E          1  19.5  139  +152    2597 F 
  CPA_1_g1392__1297/CIN                                          +0    2597   
  CPA_1_g1392__1297/COUT         ADDF_E          1  19.5  139  +152    2748 F 
  CPA_1_g1391__1237/CIN                                          +0    2748   
  CPA_1_g1391__1237/COUT         ADDF_E          1  19.5  139  +152    2900 F 
  CPA_1_g1390__2007/CIN                                          +0    2900   
  CPA_1_g1390__2007/COUT         ADDF_E          1  19.5  139  +152    3052 F 
  CPA_1_g1389__3779/CIN                                          +0    3052   
  CPA_1_g1389__3779/COUT         ADDF_E          1  19.5  139  +152    3204 F 
  CPA_1_g1388__4599/CIN                                          +0    3204   
  CPA_1_g1388__4599/COUT         ADDF_E          1  19.5  139  +152    3356 F 
  CPA_1_g1387__3717/CIN                                          +0    3356   
  CPA_1_g1387__3717/COUT         ADDF_E          1  19.5  139  +152    3507 F 
  CPA_1_g1386__1377/CIN                                          +0    3507   
  CPA_1_g1386__1377/COUT         ADDF_E          1  19.5  139  +152    3659 F 
  CPA_1_g1385__8867/CIN                                          +0    3659   
  CPA_1_g1385__8867/COUT         ADDF_E          1  19.5  139  +152    3811 F 
  CPA_1_g1384__7654/CIN                                          +0    3811   
  CPA_1_g1384__7654/COUT         ADDF_E          1  19.5  139  +152    3963 F 
  CPA_1_g1383__7557/CIN                                          +0    3963   
  CPA_1_g1383__7557/COUT         ADDF_E          1  19.5  137  +152    4114 F 
  CPA_1_g1382__7837/CIN                                          +0    4114   
  CPA_1_g1382__7837/COUT         ADDF_E          1  19.5  139  +151    4266 F 
  CPA_1_g1381__6179/CIN                                          +0    4266   
  CPA_1_g1381__6179/COUT         ADDF_E          1  19.5  139  +152    4418 F 
  CPA_1_g1380__1279/CIN                                          +0    4418   
  CPA_1_g1380__1279/COUT         ADDF_E          1  19.5  139  +152    4570 F 
  CPA_1_g1379__3457/CIN                                          +0    4570   
  CPA_1_g1379__3457/COUT         ADDF_E          1  19.5  137  +152    4721 F 
  CPA_1_g1378__9771/CIN                                          +0    4721   
  CPA_1_g1378__9771/COUT         ADDF_E          1  19.5  139  +151    4873 F 
  CPA_1_g1377__2005/CIN                                          +0    4873   
  CPA_1_g1377__2005/COUT         ADDF_E          1  19.5  139  +152    5024 F 
  CPA_1_g1376__1122/CIN                                          +0    5024   
  CPA_1_g1376__1122/COUT         ADDF_E          1  19.5  139  +152    5176 F 
  CPA_1_g1375__2001/CIN                                          +0    5176   
  CPA_1_g1375__2001/COUT         ADDF_E          1  19.5  139  +152    5328 F 
  CPA_1_g1374__5927/CIN                                          +0    5328   
  CPA_1_g1374__5927/COUT         ADDF_E          1  19.5  139  +152    5480 F 
  CPA_1_g1373__6789/CIN                                          +0    5480   
  CPA_1_g1373__6789/COUT         ADDF_E          1  19.5  140  +152    5631 F 
  CPA_1_g1372__1591/CIN                                          +0    5631   
  CPA_1_g1372__1591/COUT         ADDF_E          1  19.5  140  +152    5783 F 
  CPA_1_g1371__9719/CIN                                          +0    5783   
  CPA_1_g1371__9719/COUT         ADDF_E          1  19.5  140  +152    5935 F 
  CPA_1_g1370__3377/CIN                                          +0    5935   
  CPA_1_g1370__3377/COUT         ADDF_E          1  19.5  140  +152    6087 F 
  CPA_1_g1369__9867/CIN                                          +0    6087   
  CPA_1_g1369__9867/COUT         ADDF_E          1  18.2  134  +149    6236 F 
  CPA_1_g1368__7765/B                                            +0    6236   
  CPA_1_g1368__7765/Z            XOR2_C          1   8.8  161  +113    6349 R 
ADDER/OutputVector[39] 
OutputVector[39]            <<<  out port                        +0    6349 R 
(AddShift.sdc_line_12)           ext delay                     +200    6549 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                              20000 R 
------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   13451ps 
Start-point  : InputVector[0]
End-point    : OutputVector[39]
