<ENTRY>
{
 "thisFile": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\SABR.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "01/13/25 02:26:14",
 "timestampMillis": "1736753174329",
 "buildStep": {
  "cmdId": "ed34167b-fa88-461e-9b4d-dcef2c109459",
  "name": "v++",
  "logFile": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\logs\\SABR.steps.log",
  "commandLine": "C:/Xilinx/Vitis/2024.2/bin/unwrapped/win64.o/v++.exe  -c --mode hls --config C:\\Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\hls_config.cfg --work_dir SABR ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "C:\\Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\hls_config.cfg",
   "--work_dir",
   "SABR"
  ],
  "iniFiles": [
   {
    "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\hls_config.cfg",
    "content": "part=xcku5p-ffva676-3-e\n\n[hls]\nflow_target=vitis\npackage.output.format=xo\npackage.output.syn=1\nsyn.top=SABR\nsyn.file=C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c\ntb.file=C:/Users/steve/thesis-monte-carlo/SABR/test_func.c\ntb.file=C:/Users/steve/thesis-monte-carlo/SABR/in.dat\ntb.file=C:/Users/steve/thesis-monte-carlo/SABR/out.golden.dat\nclock=8ns\nclock_uncertainty=12%\npackage.output.file=/Users/steve/thesis-monte-carlo/SABR/FPGA/output.xo\ncsim.code_analyzer=1"
   }
  ],
  "cwd": "C:\\Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "01/13/25 02:26:14",
 "timestampMillis": "1736753174329",
 "status": {
  "cmdId": "ed34167b-fa88-461e-9b4d-dcef2c109459",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179593",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "SABR",
     "file": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\output.xo",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "C:/Users\\steve\\thesis-monte-carlo\\SABR\\test_optimized.c"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2024.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179594",
 "buildStep": {
  "cmdId": "b12688f2-f608-4863-b641-b97a65084fbb",
  "name": "",
  "logFile": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls\\hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "C:\\Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179594",
 "status": {
  "cmdId": "b12688f2-f608-4863-b641-b97a65084fbb",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179595",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls\\hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179595",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls\\syn\\report\\csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:26:19",
 "timestampMillis": "1736753179595",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls\\syn\\report\\csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:42:09",
 "timestampMillis": "1736754129948",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:42:09",
 "timestampMillis": "1736754129948",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 02:42:09",
 "timestampMillis": "1736754129949",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "01/13/25 02:42:09",
 "timestampMillis": "1736754129949",
 "status": {
  "cmdId": "b12688f2-f608-4863-b641-b97a65084fbb",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "01/13/25 03:09:59",
 "timestampMillis": "1736755799841",
 "status": {
  "cmdId": "ed34167b-fa88-461e-9b4d-dcef2c109459",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 03:09:59",
 "timestampMillis": "1736755799900",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\reports\\v++_compile_SABR_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "01/13/25 03:09:59",
 "timestampMillis": "1736755799901",
 "report": {
  "path": "C:/Users\\steve\\thesis-monte-carlo\\SABR\\FPGA\\sabr\\SABR\\reports\\.db\\v++_compile_SABR_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
