Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Sep 13 01:37:21 2020
| Host         : DESKTOP-9GBQU5S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.398    -2275.068                    691                  930        0.225        0.000                      0                  930        3.750        0.000                       0                   398  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -6.398    -2275.068                    691                  930        0.225        0.000                      0                  930        3.750        0.000                       0                   398  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          691  Failing Endpoints,  Worst Slack       -6.398ns,  Total Violation    -2275.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.398ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.296ns  (logic 9.592ns (58.860%)  route 6.704ns (41.140%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.040 r  beta/alu_system/out0_carry__1/O[1]
                         net (fo=1, routed)           0.457    20.497    memory_unit/instruction_memory/M_registers_q_reg[955][1]
    SLICE_X49Y74         LUT5 (Prop_lut5_I3_O)        0.303    20.800 r  memory_unit/instruction_memory/M_registers_q[985]_i_1_comp/O
                         net (fo=7, routed)           0.626    21.425    beta/regfile_system/M_registers_q_reg[953]_0
    SLICE_X51Y73         FDRE                                         r  beta/regfile_system/M_registers_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.427    14.831    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X51Y73         FDRE                                         r  beta/regfile_system/M_registers_q_reg[25]/C
                         clock pessimism              0.272    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X51Y73         FDRE (Setup_fdre_C_D)       -0.040    15.028    beta/regfile_system/M_registers_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -21.425    
  -------------------------------------------------------------------
                         slack                                 -6.398    

Slack (VIOLATED) :        -6.392ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.256ns  (logic 9.476ns (58.292%)  route 6.780ns (41.708%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.928 r  beta/alu_system/out0_carry__1/O[0]
                         net (fo=1, routed)           0.561    20.488    memory_unit/instruction_memory/M_registers_q_reg[955][0]
    SLICE_X57Y76         LUT5 (Prop_lut5_I3_O)        0.299    20.787 r  memory_unit/instruction_memory/M_registers_q[984]_i_1_comp/O
                         net (fo=7, routed)           0.598    21.385    beta/regfile_system/M_registers_q_reg[952]_0
    SLICE_X55Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.427    14.831    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[24]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X55Y76         FDRE (Setup_fdre_C_D)       -0.061    14.993    beta/regfile_system/M_registers_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -21.385    
  -------------------------------------------------------------------
                         slack                                 -6.392    

Slack (VIOLATED) :        -6.387ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[982]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.304ns  (logic 9.382ns (57.543%)  route 6.922ns (42.457%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.831 r  beta/alu_system/out0_carry__0/O[2]
                         net (fo=1, routed)           0.770    20.601    memory_unit/instruction_memory/M_registers_q_reg[951][2]
    SLICE_X52Y66         LUT5 (Prop_lut5_I3_O)        0.302    20.903 r  memory_unit/instruction_memory/M_registers_q[982]_i_1_comp/O
                         net (fo=7, routed)           0.531    21.433    beta/regfile_system/M_registers_q_reg[950]_0
    SLICE_X52Y64         FDRE                                         r  beta/regfile_system/M_registers_q_reg[982]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.437    14.841    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X52Y64         FDRE                                         r  beta/regfile_system/M_registers_q_reg[982]/C
                         clock pessimism              0.272    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X52Y64         FDRE (Setup_fdre_C_D)       -0.031    15.047    beta/regfile_system/M_registers_q_reg[982]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -21.433    
  -------------------------------------------------------------------
                         slack                                 -6.387    

Slack (VIOLATED) :        -6.380ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.264ns  (logic 9.478ns (58.276%)  route 6.786ns (41.724%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.926 r  beta/alu_system/out0_carry__0/O[1]
                         net (fo=1, routed)           0.634    20.560    memory_unit/instruction_memory/M_registers_q_reg[951][1]
    SLICE_X57Y69         LUT5 (Prop_lut5_I3_O)        0.303    20.863 r  memory_unit/instruction_memory/M_registers_q[981]_i_1_comp/O
                         net (fo=7, routed)           0.530    21.393    beta/regfile_system/M_registers_q_reg[949]_0
    SLICE_X56Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.431    14.835    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  beta/regfile_system/M_registers_q_reg[85]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)       -0.045    15.013    beta/regfile_system/M_registers_q_reg[85]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -21.393    
  -------------------------------------------------------------------
                         slack                                 -6.380    

Slack (VIOLATED) :        -6.370ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[959]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.231ns  (logic 9.688ns (59.690%)  route 6.543ns (40.310%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.133 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.506    20.639    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.306    20.945 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.415    21.360    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X55Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[959]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[959]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X55Y75         FDRE (Setup_fdre_C_D)       -0.062    14.990    beta/regfile_system/M_registers_q_reg[959]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -21.360    
  -------------------------------------------------------------------
                         slack                                 -6.370    

Slack (VIOLATED) :        -6.328ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.206ns  (logic 9.688ns (59.781%)  route 6.518ns (40.219%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.133 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.506    20.639    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.306    20.945 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.390    21.335    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X53Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.427    14.831    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X53Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[31]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X53Y76         FDRE (Setup_fdre_C_D)       -0.047    15.007    beta/regfile_system/M_registers_q_reg[31]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -21.335    
  -------------------------------------------------------------------
                         slack                                 -6.328    

Slack (VIOLATED) :        -6.323ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[955]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.230ns  (logic 9.574ns (58.988%)  route 6.656ns (41.012%))
  Logic Levels:           15  (CARRY4=5 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.019 r  beta/alu_system/out0_carry__1/O[3]
                         net (fo=1, routed)           0.550    20.569    memory_unit/instruction_memory/M_registers_q_reg[955][3]
    SLICE_X49Y73         LUT5 (Prop_lut5_I3_O)        0.306    20.875 r  memory_unit/instruction_memory/M_registers_q[987]_i_1_comp/O
                         net (fo=7, routed)           0.485    21.359    beta/regfile_system/M_registers_q_reg[955]_0
    SLICE_X46Y73         FDRE                                         r  beta/regfile_system/M_registers_q_reg[955]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.423    14.827    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X46Y73         FDRE                                         r  beta/regfile_system/M_registers_q_reg[955]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X46Y73         FDRE (Setup_fdre_C_D)       -0.013    15.037    beta/regfile_system/M_registers_q_reg[955]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -21.359    
  -------------------------------------------------------------------
                         slack                                 -6.323    

Slack (VIOLATED) :        -6.319ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[927]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.199ns  (logic 9.688ns (59.807%)  route 6.511ns (40.193%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.133 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.506    20.639    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.306    20.945 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.383    21.328    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X51Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[927]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X51Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[927]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)       -0.043    15.009    beta/regfile_system/M_registers_q_reg[927]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -21.328    
  -------------------------------------------------------------------
                         slack                                 -6.319    

Slack (VIOLATED) :        -6.307ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.199ns  (logic 9.688ns (59.807%)  route 6.511ns (40.193%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.133 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.506    20.639    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.306    20.945 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.383    21.328    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X50Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.425    14.829    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X50Y75         FDRE                                         r  beta/regfile_system/M_registers_q_reg[127]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y75         FDRE (Setup_fdre_C_D)       -0.031    15.021    beta/regfile_system/M_registers_q_reg[127]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -21.328    
  -------------------------------------------------------------------
                         slack                                 -6.307    

Slack (VIOLATED) :        -6.304ns  (required time - arrival time)
  Source:                 memory_unit/instruction_memory/read_data_reg[27]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile_system/M_registers_q_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        16.213ns  (logic 9.688ns (59.755%)  route 6.525ns (40.245%))
  Logic Levels:           16  (CARRY4=6 DSP48E1=2 LUT2=2 LUT5=3 LUT6=1 MUXF7=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.545     5.129    memory_unit/instruction_memory/clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  memory_unit/instruction_memory/read_data_reg[27]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  memory_unit/instruction_memory/read_data_reg[27]_rep/Q
                         net (fo=118, routed)         0.854     6.439    memory_unit/instruction_memory/read_data_reg[27]_rep_1
    SLICE_X51Y71         LUT2 (Prop_lut2_I0_O)        0.124     6.563 r  memory_unit/instruction_memory/M_registers_q[967]_i_22/O
                         net (fo=1, routed)           0.000     6.563    beta/control_system/S[1]
    SLICE_X51Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.961 r  beta/control_system/M_registers_q_reg[967]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.961    beta/control_system/M_registers_q_reg[967]_i_12_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.295 r  beta/control_system/M_registers_q_reg[967]_i_5/O[1]
                         net (fo=66, routed)          0.765     8.060    beta/control_system/read_data_reg[31][1]
    SLICE_X50Y71         MUXF7 (Prop_muxf7_S_O)       0.471     8.531 r  beta/control_system/io_led_OBUF[23]_inst_i_13/O
                         net (fo=1, routed)           0.416     8.947    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_8_1
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.297     9.244 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6/O
                         net (fo=4, routed)           0.635     9.879    memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X50Y71         LUT5 (Prop_lut5_I2_O)        0.124    10.003 r  memory_unit/instruction_memory/io_led_OBUF[23]_inst_i_2/O
                         net (fo=39, routed)          1.114    11.117    beta/regfile_system/M_regfile_system_read_address_2[0]
    SLICE_X51Y74         MUXF7 (Prop_muxf7_S_O)       0.296    11.413 r  beta/regfile_system/mem_reg_0_15_16_16_i_1/O
                         net (fo=2, routed)           0.318    11.731    memory_unit/instruction_memory/io_led_OBUF[8]_inst_i_3_0[8]
    SLICE_X52Y74         LUT5 (Prop_lut5_I4_O)        0.298    12.029 r  memory_unit/instruction_memory/out0_i_16/O
                         net (fo=4, routed)           0.566    12.596    beta/alu_system/B[16]
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    16.447 r  beta/alu_system/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.056    16.502    beta/alu_system/out0__0_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    18.020 r  beta/alu_system/out0__1/P[0]
                         net (fo=2, routed)           0.897    18.918    beta/alu_system/out0__1_n_105
    SLICE_X53Y71         LUT2 (Prop_lut2_I0_O)        0.124    19.042 r  beta/alu_system/out0_carry_i_3/O
                         net (fo=1, routed)           0.000    19.042    beta/alu_system/out0_carry_i_3_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.592 r  beta/alu_system/out0_carry/CO[3]
                         net (fo=1, routed)           0.000    19.592    beta/alu_system/out0_carry_n_0
    SLICE_X53Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.706 r  beta/alu_system/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.706    beta/alu_system/out0_carry__0_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.820 r  beta/alu_system/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.820    beta/alu_system/out0_carry__1_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.133 r  beta/alu_system/out0_carry__2/O[3]
                         net (fo=1, routed)           0.506    20.639    memory_unit/instruction_memory/M_registers_q_reg[959]_1[3]
    SLICE_X53Y75         LUT5 (Prop_lut5_I3_O)        0.306    20.945 r  memory_unit/instruction_memory/M_registers_q[991]_i_2_comp/O
                         net (fo=7, routed)           0.397    21.342    beta/regfile_system/M_registers_q_reg[959]_0
    SLICE_X50Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         1.427    14.831    beta/regfile_system/clk_IBUF_BUFG
    SLICE_X50Y76         FDRE                                         r  beta/regfile_system/M_registers_q_reg[95]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X50Y76         FDRE (Setup_fdre_C_D)       -0.016    15.038    beta/regfile_system/M_registers_q_reg[95]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -21.342    
  -------------------------------------------------------------------
                         slack                                 -6.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.481%)  route 0.156ns (52.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.156     1.832    reset_cond/M_stage_d[3]
    SLICE_X64Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     2.048    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.548    
    SLICE_X64Y63         FDSE (Hold_fdse_C_D)         0.059     1.607    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.848    reset_cond/M_stage_d[2]
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X62Y61         FDSE (Hold_fdse_C_D)         0.070     1.605    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.781    slowclock/M_ctr_q_reg_n_0_[23]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  slowclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    slowclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[19]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.591     1.535    slowclock/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  slowclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.784    slowclock/M_ctr_q_reg_n_0_[3]
    SLICE_X65Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  slowclock/M_ctr_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    slowclock/M_ctr_q_reg[0]_i_1_n_4
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.861     2.051    slowclock/clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  slowclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X65Y61         FDRE (Hold_fdre_C_D)         0.105     1.640    slowclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.590     1.534    slowclock/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  slowclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.783    slowclock/M_ctr_q_reg_n_0_[7]
    SLICE_X65Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  slowclock/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    slowclock/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X65Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.859     2.049    slowclock/clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  slowclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X65Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    slowclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[11]
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X65Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X65Y63         FDRE                                         r  slowclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.782    slowclock/M_ctr_q_reg_n_0_[15]
    SLICE_X65Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  slowclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    slowclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X65Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.858     2.048    slowclock/clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  slowclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X65Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.588     1.532    slowclock/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  slowclock/M_ctr_q_reg[20]/Q
                         net (fo=1, routed)           0.105     1.778    slowclock/M_ctr_q_reg_n_0_[20]
    SLICE_X65Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  slowclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    slowclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.856     2.046    slowclock/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  slowclock/M_ctr_q_reg[20]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X65Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    slowclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.589     1.533    slowclock/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  slowclock/M_ctr_q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.779    slowclock/M_ctr_q_reg_n_0_[16]
    SLICE_X65Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.894 r  slowclock/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.894    slowclock/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=397, routed)         0.857     2.047    slowclock/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  slowclock/M_ctr_q_reg[16]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X65Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    slowclock/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y80   FSM_onehot_M_code_writer_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y80   FSM_onehot_M_code_writer_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y79   FSM_onehot_M_code_writer_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y80   M_writer_counter_q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y80   M_writer_counter_q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y80   M_writer_counter_q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X52Y80   memory_unit/instruction_memory/read_data_reg[26]_replica/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y76   memory_unit/instruction_memory/read_data_reg[26]_replica_1/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y77   memory_unit/instruction_memory/read_data_reg[26]_replica_2/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/data_memory/mem_reg_0_15_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/data_memory/mem_reg_0_15_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/data_memory/mem_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y71   memory_unit/data_memory/mem_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   memory_unit/instruction_memory/ram_reg_0_15_23_23/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   memory_unit/instruction_memory/ram_reg_0_15_26_26/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   memory_unit/instruction_memory/ram_reg_0_15_27_27/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y78   memory_unit/instruction_memory/ram_reg_0_15_28_28/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y66   memory_unit/data_memory/mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y66   memory_unit/data_memory/mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X56Y69   memory_unit/data_memory/mem_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   memory_unit/data_memory/mem_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   memory_unit/data_memory/mem_reg_0_15_7_7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   memory_unit/data_memory/mem_reg_0_15_8_8/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y69   memory_unit/data_memory/mem_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/instruction_memory/ram_reg_0_15_29_29/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y79   memory_unit/instruction_memory/ram_reg_0_15_2_2/SP/CLK



