0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.srcs/sources_1/new/simple_adder.sv,1738296265,systemVerilog,,C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.srcs/sources_1/new/testbench.sv,,simple_adder,,uvm,,,,,,
C:/Users/mehta/SystemVerilogProjects/simple_adder/simple_adder.srcs/sources_1/new/testbench.sv,1738296690,systemVerilog,,,,test_bench,,uvm,,,,,,
