// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "02/20/2019 11:53:31"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module LC3 (
	clk,
	Bus,
	PC,
	current_state,
	MDRSpcIn,
	MARSpcIn,
	ldMARSpcIn,
	memOut);
input 	clk;
output 	[15:0] Bus;
output 	[15:0] PC;
output 	[5:0] current_state;
output 	[15:0] MDRSpcIn;
output 	[15:0] MARSpcIn;
output 	ldMARSpcIn;
output 	[15:0] memOut;

// Design Ports Information
// Bus[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[1]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[2]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[3]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[5]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[6]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[9]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[11]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[12]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[13]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Bus[15]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[0]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[1]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// current_state[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[1]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[3]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[5]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[6]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[7]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[8]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[9]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[10]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[11]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[12]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[13]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[14]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MDRSpcIn[15]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[0]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[1]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[2]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[3]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[5]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[6]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[8]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[9]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[10]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[11]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[12]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[13]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[14]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MARSpcIn[15]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldMARSpcIn	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[3]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[7]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[9]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[10]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[11]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[12]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[13]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[14]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// memOut[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Bus[0]~output_o ;
wire \Bus[1]~output_o ;
wire \Bus[2]~output_o ;
wire \Bus[3]~output_o ;
wire \Bus[4]~output_o ;
wire \Bus[5]~output_o ;
wire \Bus[6]~output_o ;
wire \Bus[7]~output_o ;
wire \Bus[8]~output_o ;
wire \Bus[9]~output_o ;
wire \Bus[10]~output_o ;
wire \Bus[11]~output_o ;
wire \Bus[12]~output_o ;
wire \Bus[13]~output_o ;
wire \Bus[14]~output_o ;
wire \Bus[15]~output_o ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \current_state[0]~output_o ;
wire \current_state[1]~output_o ;
wire \current_state[2]~output_o ;
wire \current_state[3]~output_o ;
wire \current_state[4]~output_o ;
wire \current_state[5]~output_o ;
wire \MDRSpcIn[0]~output_o ;
wire \MDRSpcIn[1]~output_o ;
wire \MDRSpcIn[2]~output_o ;
wire \MDRSpcIn[3]~output_o ;
wire \MDRSpcIn[4]~output_o ;
wire \MDRSpcIn[5]~output_o ;
wire \MDRSpcIn[6]~output_o ;
wire \MDRSpcIn[7]~output_o ;
wire \MDRSpcIn[8]~output_o ;
wire \MDRSpcIn[9]~output_o ;
wire \MDRSpcIn[10]~output_o ;
wire \MDRSpcIn[11]~output_o ;
wire \MDRSpcIn[12]~output_o ;
wire \MDRSpcIn[13]~output_o ;
wire \MDRSpcIn[14]~output_o ;
wire \MDRSpcIn[15]~output_o ;
wire \MARSpcIn[0]~output_o ;
wire \MARSpcIn[1]~output_o ;
wire \MARSpcIn[2]~output_o ;
wire \MARSpcIn[3]~output_o ;
wire \MARSpcIn[4]~output_o ;
wire \MARSpcIn[5]~output_o ;
wire \MARSpcIn[6]~output_o ;
wire \MARSpcIn[7]~output_o ;
wire \MARSpcIn[8]~output_o ;
wire \MARSpcIn[9]~output_o ;
wire \MARSpcIn[10]~output_o ;
wire \MARSpcIn[11]~output_o ;
wire \MARSpcIn[12]~output_o ;
wire \MARSpcIn[13]~output_o ;
wire \MARSpcIn[14]~output_o ;
wire \MARSpcIn[15]~output_o ;
wire \ldMARSpcIn~output_o ;
wire \memOut[0]~output_o ;
wire \memOut[1]~output_o ;
wire \memOut[2]~output_o ;
wire \memOut[3]~output_o ;
wire \memOut[4]~output_o ;
wire \memOut[5]~output_o ;
wire \memOut[6]~output_o ;
wire \memOut[7]~output_o ;
wire \memOut[8]~output_o ;
wire \memOut[9]~output_o ;
wire \memOut[10]~output_o ;
wire \memOut[11]~output_o ;
wire \memOut[12]~output_o ;
wire \memOut[13]~output_o ;
wire \memOut[14]~output_o ;
wire \memOut[15]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \pc|PC_inc[0]~45_combout ;
wire \FSM|ldPC~0_combout ;
wire \FSM|ldPC~feeder_combout ;
wire \FSM|memWE~0_combout ;
wire \FSM|enaALU~0_combout ;
wire \FSM|enaMARM~0_combout ;
wire \FSM|enaMARM~1_combout ;
wire \FSM|enaMARM~2_combout ;
wire \FSM|enaMARM~3_combout ;
wire \FSM|enaMARM~q ;
wire \FSM|Equal6~0_combout ;
wire \FSM|enaALU~1_combout ;
wire \FSM|enaALU~4_combout ;
wire \FSM|enaALU~5_combout ;
wire \FSM|enaALU~2_combout ;
wire \FSM|enaALU~3_combout ;
wire \FSM|enaALU~q ;
wire \tsb|Bus[10]~23_combout ;
wire \pc|Add0~0_combout ;
wire \pc|PC_inc[12]~38 ;
wire \pc|PC_inc[13]~40 ;
wire \pc|PC_inc[14]~41_combout ;
wire \pc|Add0~1_combout ;
wire \pc|PC_inc[14]~42 ;
wire \pc|PC_inc[15]~43_combout ;
wire \pc|pc_reg|ff_15|Q~feeder_combout ;
wire \pc|pc_reg|ff_15|Q~q ;
wire \pc|pc_reg|ff_8|Q~feeder_combout ;
wire \pc|pc_reg|ff_8|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 ;
wire \FSM|Equal2~0_combout ;
wire \FSM|selMDR[1]~2_combout ;
wire \FSM|selMDR[1]~3_combout ;
wire \memory|MDRIn[15]~15_combout ;
wire \memory|MDR_reg|ff_15|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 ;
wire \memory|MDRIn[14]~14_combout ;
wire \memory|MDR_reg|ff_14|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 ;
wire \memory|MDRIn[13]~13_combout ;
wire \memory|MDR_reg|ff_13|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 ;
wire \memory|MDRIn[11]~11_combout ;
wire \memory|MDR_reg|ff_11|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 ;
wire \memory|MDRIn[10]~10_combout ;
wire \memory|MDR_reg|ff_10|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 ;
wire \memory|MDRIn[9]~9_combout ;
wire \memory|MDR_reg|ff_9|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 ;
wire \memory|MDRIn[7]~7_combout ;
wire \memory|MDR_reg|ff_7|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 ;
wire \memory|MDRIn[6]~6_combout ;
wire \memory|MDR_reg|ff_6|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 ;
wire \memory|MDRIn[5]~5_combout ;
wire \memory|MDR_reg|ff_5|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 ;
wire \memory|MDRIn[4]~4_combout ;
wire \memory|MDR_reg|ff_4|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 ;
wire \memory|MDRIn[3]~3_combout ;
wire \memory|MDR_reg|ff_3|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 ;
wire \memory|MDRIn[2]~2_combout ;
wire \memory|MDR_reg|ff_2|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 ;
wire \memory|MDRIn[1]~1_combout ;
wire \memory|MDR_reg|ff_1|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \memory|MDRIn[0]~0_combout ;
wire \memory|MDR_reg|ff_0|Q~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 ;
wire \memory|MDRIn[8]~8_combout ;
wire \memory|MDR_reg|ff_8|Q~q ;
wire \FSM|Equal4~0_combout ;
wire \FSM|Equal5~0_combout ;
wire \FSM|aluControl[0]~3_combout ;
wire \FSM|aluControl[0]~12_combout ;
wire \FSM|Equal4~2_combout ;
wire \pc|pc_reg|ff_6|Q~feeder_combout ;
wire \pc|pc_reg|ff_6|Q~q ;
wire \reg_file|r6|ff_2|Q~feeder_combout ;
wire \pc|pc_reg|ff_9|Q~feeder_combout ;
wire \pc|pc_reg|ff_9|Q~q ;
wire \eab|Add0~0_combout ;
wire \pc|pc_reg|ff_7|Q~feeder_combout ;
wire \pc|pc_reg|ff_7|Q~q ;
wire \FSM|Equal2~1_combout ;
wire \FSM|enaMDR~q ;
wire \tsb|Bus[15]~26_combout ;
wire \tsb|Bus[15]~26clkctrl_outclk ;
wire \ir|register|ff_0|Q~q ;
wire \FSM|SR2[0]~feeder_combout ;
wire \FSM|Equal4~1_combout ;
wire \pc|pc_reg|ff_5|Q~feeder_combout ;
wire \pc|pc_reg|ff_5|Q~q ;
wire \FSM|SR1[1]~feeder_combout ;
wire \reg_file|r6|ff_10|Q~feeder_combout ;
wire \reg_file|r6|ff_10|Q~q ;
wire \reg_file|r2|ff_10|Q~q ;
wire \reg_file|decoder|Equal0~3_combout ;
wire \reg_file|r4|ff_10|Q~q ;
wire \reg_file|decoder|Equal0~4_combout ;
wire \reg_file|r0|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~52_combout ;
wire \reg_file|mux0|out[10]~53_combout ;
wire \reg_file|r7|ff_10|Q~feeder_combout ;
wire \reg_file|r7|ff_10|Q~q ;
wire \reg_file|r1|ff_10|Q~feeder_combout ;
wire \reg_file|decoder|Equal0~1_combout ;
wire \reg_file|r1|ff_10|Q~q ;
wire \reg_file|r3|ff_10|Q~feeder_combout ;
wire \reg_file|decoder|Equal0~0_combout ;
wire \reg_file|r3|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~50_combout ;
wire \reg_file|r5|ff_10|Q~feeder_combout ;
wire \reg_file|decoder|out[5]~0_combout ;
wire \reg_file|r5|ff_10|Q~q ;
wire \reg_file|mux0|out[10]~51_combout ;
wire \reg_file|mux0|out[10]~54_combout ;
wire \pc|PC_inc[1]~15_combout ;
wire \pc|pc_reg|ff_1|Q~q ;
wire \pc|pc_reg|ff_0|Q~q ;
wire \eab|eabOut[0]~1 ;
wire \eab|eabOut[1]~2_combout ;
wire \reg_file|r7|ff_1|Q~feeder_combout ;
wire \reg_file|r7|ff_1|Q~q ;
wire \reg_file|r5|ff_1|Q~feeder_combout ;
wire \reg_file|r5|ff_1|Q~q ;
wire \reg_file|r1|ff_1|Q~feeder_combout ;
wire \reg_file|r1|ff_1|Q~q ;
wire \reg_file|r3|ff_1|Q~feeder_combout ;
wire \reg_file|r3|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~5_combout ;
wire \reg_file|mux0|out[1]~6_combout ;
wire \reg_file|r2|ff_1|Q~q ;
wire \reg_file|r6|ff_1|Q~q ;
wire \reg_file|r4|ff_1|Q~feeder_combout ;
wire \reg_file|r4|ff_1|Q~q ;
wire \reg_file|r0|ff_1|Q~feeder_combout ;
wire \reg_file|r0|ff_1|Q~q ;
wire \reg_file|mux0|out[1]~7_combout ;
wire \reg_file|mux0|out[1]~8_combout ;
wire \tsb|Bus[1]~28_combout ;
wire \alu|adder_in_b[1]~6_combout ;
wire \alu|adder_in_b[1]~7_combout ;
wire \alu|adder_in_b[1]~8_combout ;
wire \alu|adder_in_b[1]~9_combout ;
wire \alu|adder_in_b[1]~10_combout ;
wire \alu|adder_in_b[1]~11_combout ;
wire \reg_file|mux0|out[1]~9_combout ;
wire \reg_file|r2|ff_0|Q~feeder_combout ;
wire \reg_file|r2|ff_0|Q~q ;
wire \reg_file|r6|ff_0|Q~q ;
wire \reg_file|r4|ff_0|Q~q ;
wire \reg_file|r0|ff_0|Q~q ;
wire \alu|adder_in_b[0]~2_combout ;
wire \alu|adder_in_b[0]~3_combout ;
wire \reg_file|r5|ff_0|Q~feeder_combout ;
wire \reg_file|r5|ff_0|Q~q ;
wire \reg_file|r7|ff_0|Q~q ;
wire \reg_file|r3|ff_0|Q~q ;
wire \reg_file|r1|ff_0|Q~q ;
wire \alu|adder_in_b[0]~0_combout ;
wire \alu|adder_in_b[0]~1_combout ;
wire \alu|adder_in_b[0]~4_combout ;
wire \alu|adder_in_b[0]~5_combout ;
wire \reg_file|mux0|out[0]~2_combout ;
wire \reg_file|mux0|out[0]~3_combout ;
wire \reg_file|mux0|out[0]~0_combout ;
wire \reg_file|mux0|out[0]~1_combout ;
wire \reg_file|mux0|out[0]~4_combout ;
wire \alu|Add0~1 ;
wire \alu|Add0~2_combout ;
wire \tsb|Bus[1]~27_combout ;
wire \tsb|Bus[1]~29_combout ;
wire \tsb|Bus[1]~30_combout ;
wire \tsb|Bus[1]~31_combout ;
wire \ir|register|ff_1|Q~q ;
wire \FSM|SR2[1]~feeder_combout ;
wire \alu|adder_in_b[10]~57_combout ;
wire \alu|adder_in_b[10]~58_combout ;
wire \alu|adder_in_b[10]~55_combout ;
wire \alu|adder_in_b[10]~56_combout ;
wire \alu|adder_in_b[10]~59_combout ;
wire \reg_file|r5|ff_9|Q~q ;
wire \reg_file|r7|ff_9|Q~q ;
wire \reg_file|r3|ff_9|Q~feeder_combout ;
wire \reg_file|r3|ff_9|Q~q ;
wire \reg_file|r1|ff_9|Q~q ;
wire \alu|adder_in_b[9]~50_combout ;
wire \alu|adder_in_b[9]~51_combout ;
wire \reg_file|r6|ff_9|Q~q ;
wire \reg_file|r2|ff_9|Q~q ;
wire \reg_file|r4|ff_9|Q~q ;
wire \reg_file|r0|ff_9|Q~q ;
wire \alu|adder_in_b[9]~52_combout ;
wire \alu|adder_in_b[9]~53_combout ;
wire \alu|adder_in_b[9]~54_combout ;
wire \reg_file|mux0|out[9]~45_combout ;
wire \reg_file|mux0|out[9]~46_combout ;
wire \reg_file|mux0|out[9]~47_combout ;
wire \reg_file|mux0|out[9]~48_combout ;
wire \reg_file|mux0|out[9]~49_combout ;
wire \reg_file|r7|ff_8|Q~q ;
wire \reg_file|r5|ff_8|Q~q ;
wire \reg_file|r1|ff_8|Q~q ;
wire \reg_file|r3|ff_8|Q~q ;
wire \alu|adder_in_b[8]~45_combout ;
wire \alu|adder_in_b[8]~46_combout ;
wire \reg_file|r2|ff_8|Q~q ;
wire \reg_file|r6|ff_8|Q~q ;
wire \reg_file|r4|ff_8|Q~feeder_combout ;
wire \reg_file|r4|ff_8|Q~q ;
wire \reg_file|r0|ff_8|Q~q ;
wire \alu|adder_in_b[8]~47_combout ;
wire \alu|adder_in_b[8]~48_combout ;
wire \alu|adder_in_b[8]~49_combout ;
wire \reg_file|r5|ff_7|Q~q ;
wire \reg_file|r1|ff_7|Q~q ;
wire \reg_file|r3|ff_7|Q~q ;
wire \alu|adder_in_b[7]~40_combout ;
wire \reg_file|r7|ff_7|Q~feeder_combout ;
wire \reg_file|r7|ff_7|Q~q ;
wire \alu|adder_in_b[7]~41_combout ;
wire \reg_file|r6|ff_7|Q~q ;
wire \reg_file|r0|ff_7|Q~q ;
wire \reg_file|r4|ff_7|Q~q ;
wire \alu|adder_in_b[7]~42_combout ;
wire \alu|adder_in_b[7]~43_combout ;
wire \alu|adder_in_b[7]~44_combout ;
wire \reg_file|r6|ff_6|Q~q ;
wire \reg_file|r0|ff_6|Q~q ;
wire \reg_file|r4|ff_6|Q~q ;
wire \reg_file|mux0|out[6]~32_combout ;
wire \reg_file|r2|ff_6|Q~q ;
wire \reg_file|mux0|out[6]~33_combout ;
wire \reg_file|r7|ff_6|Q~feeder_combout ;
wire \reg_file|r7|ff_6|Q~q ;
wire \reg_file|r5|ff_6|Q~q ;
wire \reg_file|r3|ff_6|Q~q ;
wire \reg_file|r1|ff_6|Q~feeder_combout ;
wire \reg_file|r1|ff_6|Q~q ;
wire \reg_file|mux0|out[6]~30_combout ;
wire \reg_file|mux0|out[6]~31_combout ;
wire \reg_file|mux0|out[6]~34_combout ;
wire \reg_file|r6|ff_5|Q~q ;
wire \reg_file|r2|ff_5|Q~q ;
wire \reg_file|r4|ff_5|Q~q ;
wire \reg_file|r0|ff_5|Q~q ;
wire \alu|adder_in_b[5]~32_combout ;
wire \alu|adder_in_b[5]~33_combout ;
wire \reg_file|r5|ff_5|Q~q ;
wire \reg_file|r1|ff_5|Q~feeder_combout ;
wire \reg_file|r1|ff_5|Q~q ;
wire \reg_file|r3|ff_5|Q~q ;
wire \alu|adder_in_b[5]~30_combout ;
wire \alu|adder_in_b[5]~31_combout ;
wire \alu|adder_in_b[5]~34_combout ;
wire \reg_file|r5|ff_4|Q~q ;
wire \reg_file|r1|ff_4|Q~q ;
wire \reg_file|r3|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~20_combout ;
wire \reg_file|r7|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~21_combout ;
wire \tsb|Bus[4]~40_combout ;
wire \ir|register|ff_4|Q~q ;
wire \alu|adder_in_b[4]~24_combout ;
wire \alu|adder_in_b[4]~25_combout ;
wire \reg_file|r2|ff_4|Q~q ;
wire \reg_file|r4|ff_4|Q~q ;
wire \reg_file|r0|ff_4|Q~q ;
wire \alu|adder_in_b[4]~26_combout ;
wire \alu|adder_in_b[4]~27_combout ;
wire \alu|adder_in_b[4]~28_combout ;
wire \alu|adder_in_b[4]~29_combout ;
wire \pc|pc_reg|ff_3|Q~feeder_combout ;
wire \pc|pc_reg|ff_3|Q~q ;
wire \reg_file|r6|ff_3|Q~feeder_combout ;
wire \reg_file|r6|ff_3|Q~q ;
wire \reg_file|r0|ff_3|Q~feeder_combout ;
wire \reg_file|r0|ff_3|Q~q ;
wire \reg_file|r4|ff_3|Q~q ;
wire \reg_file|mux0|out[3]~17_combout ;
wire \reg_file|r2|ff_3|Q~feeder_combout ;
wire \reg_file|r2|ff_3|Q~q ;
wire \reg_file|mux0|out[3]~18_combout ;
wire \reg_file|r7|ff_3|Q~q ;
wire \reg_file|r5|ff_3|Q~q ;
wire \reg_file|r1|ff_3|Q~q ;
wire \reg_file|r3|ff_3|Q~q ;
wire \reg_file|mux0|out[3]~15_combout ;
wire \reg_file|mux0|out[3]~16_combout ;
wire \reg_file|mux0|out[3]~19_combout ;
wire \reg_file|r7|ff_2|Q~q ;
wire \reg_file|r5|ff_2|Q~q ;
wire \reg_file|r1|ff_2|Q~q ;
wire \reg_file|r3|ff_2|Q~q ;
wire \reg_file|mux0|out[2]~10_combout ;
wire \reg_file|mux0|out[2]~11_combout ;
wire \reg_file|mux0|out[2]~14_combout ;
wire \reg_file|r2|ff_2|Q~feeder_combout ;
wire \reg_file|r2|ff_2|Q~q ;
wire \reg_file|r4|ff_2|Q~q ;
wire \reg_file|r0|ff_2|Q~q ;
wire \alu|adder_in_b[2]~14_combout ;
wire \alu|adder_in_b[2]~15_combout ;
wire \alu|adder_in_b[2]~12_combout ;
wire \alu|adder_in_b[2]~13_combout ;
wire \alu|adder_in_b[2]~16_combout ;
wire \alu|adder_in_b[2]~17_combout ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~6_combout ;
wire \tsb|Bus[3]~88_combout ;
wire \tsb|Bus[3]~89_combout ;
wire \tsb|Bus[3]~37_combout ;
wire \pc|pc_reg|ff_2|Q~feeder_combout ;
wire \pc|pc_reg|ff_2|Q~q ;
wire \eab|eabOut[1]~3 ;
wire \eab|eabOut[2]~5 ;
wire \eab|eabOut[3]~6_combout ;
wire \tsb|Bus[3]~38_combout ;
wire \ir|register|ff_3|Q~q ;
wire \alu|adder_in_b[3]~18_combout ;
wire \alu|adder_in_b[3]~19_combout ;
wire \alu|adder_in_b[3]~20_combout ;
wire \alu|adder_in_b[3]~21_combout ;
wire \alu|adder_in_b[3]~22_combout ;
wire \alu|adder_in_b[3]~23_combout ;
wire \alu|Add0~7 ;
wire \alu|Add0~8_combout ;
wire \tsb|Bus[4]~39_combout ;
wire \tsb|Bus[4]~41_combout ;
wire \tsb|Bus[4]~42_combout ;
wire \pc|pc_reg|ff_4|Q~feeder_combout ;
wire \pc|pc_reg|ff_4|Q~q ;
wire \eab|eabOut[3]~7 ;
wire \eab|eabOut[4]~8_combout ;
wire \tsb|Bus[4]~43_combout ;
wire \reg_file|r6|ff_4|Q~q ;
wire \reg_file|mux0|out[4]~22_combout ;
wire \reg_file|mux0|out[4]~23_combout ;
wire \reg_file|mux0|out[4]~24_combout ;
wire \alu|Add0~9 ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~19 ;
wire \alu|Add0~20_combout ;
wire \tsb|Bus[10]~59_combout ;
wire \tsb|Bus[10]~82_combout ;
wire \tsb|Bus[10]~60_combout ;
wire \pc|pc_reg|ff_10|Q~feeder_combout ;
wire \pc|pc_reg|ff_10|Q~q ;
wire \eab|Add0~1 ;
wire \eab|Add0~2_combout ;
wire \eab|eabOut[9]~19 ;
wire \eab|eabOut[10]~20_combout ;
wire \tsb|Bus[10]~61_combout ;
wire \ir|register|ff_10|Q~feeder_combout ;
wire \ir|register|ff_10|Q~q ;
wire \FSM|DR[1]~feeder_combout ;
wire \FSM|DR[0]~9_combout ;
wire \FSM|DR[0]~12_combout ;
wire \reg_file|decoder|out[7]~1_combout ;
wire \reg_file|r7|ff_5|Q~q ;
wire \reg_file|mux0|out[5]~25_combout ;
wire \reg_file|mux0|out[5]~26_combout ;
wire \reg_file|mux0|out[5]~27_combout ;
wire \reg_file|mux0|out[5]~28_combout ;
wire \reg_file|mux0|out[5]~29_combout ;
wire \tsb|Bus[5]~44_combout ;
wire \alu|Add0~10_combout ;
wire \tsb|Bus[5]~77_combout ;
wire \tsb|Bus[5]~45_combout ;
wire \eab|eabOut[4]~9 ;
wire \eab|eabOut[5]~10_combout ;
wire \tsb|Bus[5]~46_combout ;
wire \ir|register|ff_5|Q~feeder_combout ;
wire \ir|register|ff_5|Q~q ;
wire \reg_file|r4|ff_11|Q~q ;
wire \reg_file|r0|ff_11|Q~q ;
wire \alu|adder_in_b[11]~62_combout ;
wire \reg_file|r2|ff_11|Q~q ;
wire \reg_file|r6|ff_11|Q~q ;
wire \alu|adder_in_b[11]~63_combout ;
wire \reg_file|r5|ff_11|Q~q ;
wire \reg_file|r7|ff_11|Q~feeder_combout ;
wire \reg_file|r7|ff_11|Q~q ;
wire \reg_file|r3|ff_11|Q~feeder_combout ;
wire \reg_file|r3|ff_11|Q~q ;
wire \reg_file|r1|ff_11|Q~feeder_combout ;
wire \reg_file|r1|ff_11|Q~q ;
wire \alu|adder_in_b[11]~60_combout ;
wire \alu|adder_in_b[11]~61_combout ;
wire \alu|adder_in_b[11]~64_combout ;
wire \reg_file|mux0|out[11]~55_combout ;
wire \reg_file|mux0|out[11]~56_combout ;
wire \reg_file|mux0|out[11]~57_combout ;
wire \reg_file|mux0|out[11]~58_combout ;
wire \reg_file|mux0|out[11]~59_combout ;
wire \tsb|Bus[11]~62_combout ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \tsb|Bus[11]~83_combout ;
wire \pc|pc_reg|ff_11|Q~q ;
wire \eab|Add0~3 ;
wire \eab|Add0~4_combout ;
wire \eab|eabOut[10]~21 ;
wire \eab|eabOut[11]~22_combout ;
wire \tsb|Bus[11]~63_combout ;
wire \tsb|Bus[11]~64_combout ;
wire \ir|register|ff_11|Q~q ;
wire \reg_file|decoder|Equal0~2_combout ;
wire \reg_file|r2|ff_7|Q~q ;
wire \reg_file|mux0|out[7]~37_combout ;
wire \reg_file|mux0|out[7]~38_combout ;
wire \reg_file|mux0|out[7]~35_combout ;
wire \reg_file|mux0|out[7]~36_combout ;
wire \reg_file|mux0|out[7]~39_combout ;
wire \tsb|Bus[7]~50_combout ;
wire \alu|Add0~14_combout ;
wire \tsb|Bus[7]~79_combout ;
wire \tsb|Bus[7]~51_combout ;
wire \eab|eabOut[5]~11 ;
wire \eab|eabOut[6]~13 ;
wire \eab|eabOut[7]~14_combout ;
wire \tsb|Bus[7]~52_combout ;
wire \ir|register|ff_7|Q~q ;
wire \eab|eabOut[7]~15 ;
wire \eab|eabOut[8]~17 ;
wire \eab|eabOut[9]~18_combout ;
wire \tsb|Bus[9]~57_combout ;
wire \alu|Add0~18_combout ;
wire \tsb|Bus[9]~56_combout ;
wire \tsb|Bus[9]~81_combout ;
wire \tsb|Bus[9]~58_combout ;
wire \ir|register|ff_9|Q~q ;
wire \FSM|DR[0]~feeder_combout ;
wire \reg_file|decoder|Equal0~5_combout ;
wire \reg_file|r6|ff_2|Q~q ;
wire \reg_file|mux0|out[2]~12_combout ;
wire \reg_file|mux0|out[2]~13_combout ;
wire \tsb|Bus[2]~33_combout ;
wire \alu|Add0~4_combout ;
wire \tsb|Bus[2]~32_combout ;
wire \tsb|Bus[2]~34_combout ;
wire \tsb|Bus[2]~35_combout ;
wire \eab|eabOut[2]~4_combout ;
wire \tsb|Bus[2]~36_combout ;
wire \ir|register|ff_2|Q~feeder_combout ;
wire \ir|register|ff_2|Q~q ;
wire \FSM|SR2[2]~feeder_combout ;
wire \alu|adder_in_b[6]~35_combout ;
wire \alu|adder_in_b[6]~36_combout ;
wire \alu|adder_in_b[6]~37_combout ;
wire \alu|adder_in_b[6]~38_combout ;
wire \alu|adder_in_b[6]~39_combout ;
wire \tsb|Bus[6]~47_combout ;
wire \alu|Add0~12_combout ;
wire \tsb|Bus[6]~78_combout ;
wire \tsb|Bus[6]~48_combout ;
wire \eab|eabOut[6]~12_combout ;
wire \tsb|Bus[6]~49_combout ;
wire \ir|register|ff_6|Q~q ;
wire \reg_file|mux0|out[8]~42_combout ;
wire \reg_file|mux0|out[8]~43_combout ;
wire \reg_file|mux0|out[8]~40_combout ;
wire \reg_file|mux0|out[8]~41_combout ;
wire \reg_file|mux0|out[8]~44_combout ;
wire \tsb|Bus[8]~53_combout ;
wire \alu|Add0~16_combout ;
wire \tsb|Bus[8]~80_combout ;
wire \tsb|Bus[8]~54_combout ;
wire \eab|eabOut[8]~16_combout ;
wire \tsb|Bus[8]~55_combout ;
wire \ir|register|ff_8|Q~q ;
wire \eab|Add0~5 ;
wire \eab|Add0~6_combout ;
wire \pc|pc_reg|ff_14|Q~feeder_combout ;
wire \pc|pc_reg|ff_14|Q~q ;
wire \pc|pc_reg|ff_12|Q~feeder_combout ;
wire \pc|pc_reg|ff_12|Q~q ;
wire \eab|eabOut[11]~23 ;
wire \eab|eabOut[12]~25 ;
wire \eab|eabOut[13]~27 ;
wire \eab|eabOut[14]~29 ;
wire \eab|eabOut[15]~30_combout ;
wire \tsb|Bus[15]~75_combout ;
wire \reg_file|r5|ff_15|Q~q ;
wire \reg_file|r7|ff_15|Q~q ;
wire \reg_file|r3|ff_15|Q~q ;
wire \reg_file|r1|ff_15|Q~feeder_combout ;
wire \reg_file|r1|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~75_combout ;
wire \reg_file|mux0|out[15]~76_combout ;
wire \reg_file|r0|ff_15|Q~q ;
wire \reg_file|r4|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~77_combout ;
wire \reg_file|r6|ff_15|Q~q ;
wire \reg_file|r2|ff_15|Q~q ;
wire \reg_file|mux0|out[15]~78_combout ;
wire \reg_file|mux0|out[15]~79_combout ;
wire \alu|adder_in_b[15]~82_combout ;
wire \alu|adder_in_b[15]~83_combout ;
wire \alu|adder_in_b[15]~80_combout ;
wire \alu|adder_in_b[15]~81_combout ;
wire \alu|adder_in_b[15]~84_combout ;
wire \tsb|Bus[15]~74_combout ;
wire \reg_file|r6|ff_14|Q~feeder_combout ;
wire \reg_file|r6|ff_14|Q~q ;
wire \reg_file|r4|ff_14|Q~q ;
wire \reg_file|r0|ff_14|Q~q ;
wire \alu|adder_in_b[14]~77_combout ;
wire \reg_file|r2|ff_14|Q~q ;
wire \alu|adder_in_b[14]~78_combout ;
wire \reg_file|r7|ff_14|Q~q ;
wire \reg_file|r3|ff_14|Q~q ;
wire \reg_file|r1|ff_14|Q~feeder_combout ;
wire \reg_file|r1|ff_14|Q~q ;
wire \alu|adder_in_b[14]~75_combout ;
wire \alu|adder_in_b[14]~76_combout ;
wire \alu|adder_in_b[14]~79_combout ;
wire \tsb|Bus[14]~71_combout ;
wire \reg_file|r6|ff_13|Q~feeder_combout ;
wire \reg_file|r6|ff_13|Q~q ;
wire \reg_file|r2|ff_13|Q~q ;
wire \reg_file|r4|ff_13|Q~q ;
wire \reg_file|r0|ff_13|Q~q ;
wire \alu|adder_in_b[13]~72_combout ;
wire \alu|adder_in_b[13]~73_combout ;
wire \reg_file|r7|ff_13|Q~feeder_combout ;
wire \reg_file|r7|ff_13|Q~q ;
wire \reg_file|r5|ff_13|Q~q ;
wire \reg_file|r1|ff_13|Q~feeder_combout ;
wire \reg_file|r1|ff_13|Q~q ;
wire \reg_file|r3|ff_13|Q~feeder_combout ;
wire \reg_file|r3|ff_13|Q~q ;
wire \alu|adder_in_b[13]~70_combout ;
wire \alu|adder_in_b[13]~71_combout ;
wire \alu|adder_in_b[13]~74_combout ;
wire \reg_file|mux0|out[13]~67_combout ;
wire \reg_file|mux0|out[13]~68_combout ;
wire \reg_file|mux0|out[13]~65_combout ;
wire \reg_file|mux0|out[13]~66_combout ;
wire \reg_file|mux0|out[13]~69_combout ;
wire \reg_file|r6|ff_12|Q~feeder_combout ;
wire \reg_file|r6|ff_12|Q~q ;
wire \reg_file|r4|ff_12|Q~q ;
wire \reg_file|r0|ff_12|Q~q ;
wire \alu|adder_in_b[12]~67_combout ;
wire \reg_file|r2|ff_12|Q~q ;
wire \alu|adder_in_b[12]~68_combout ;
wire \reg_file|r5|ff_12|Q~feeder_combout ;
wire \reg_file|r5|ff_12|Q~q ;
wire \reg_file|r7|ff_12|Q~feeder_combout ;
wire \reg_file|r7|ff_12|Q~q ;
wire \reg_file|r1|ff_12|Q~feeder_combout ;
wire \reg_file|r1|ff_12|Q~q ;
wire \reg_file|r3|ff_12|Q~feeder_combout ;
wire \reg_file|r3|ff_12|Q~q ;
wire \alu|adder_in_b[12]~65_combout ;
wire \alu|adder_in_b[12]~66_combout ;
wire \alu|adder_in_b[12]~69_combout ;
wire \reg_file|mux0|out[12]~60_combout ;
wire \reg_file|mux0|out[12]~61_combout ;
wire \reg_file|mux0|out[12]~62_combout ;
wire \reg_file|mux0|out[12]~63_combout ;
wire \reg_file|mux0|out[12]~64_combout ;
wire \alu|Add0~23 ;
wire \alu|Add0~25 ;
wire \alu|Add0~27 ;
wire \alu|Add0~28_combout ;
wire \tsb|Bus[14]~86_combout ;
wire \tsb|Bus[14]~72_combout ;
wire \eab|eabOut[14]~28_combout ;
wire \tsb|Bus[14]~73_combout ;
wire \reg_file|r5|ff_14|Q~q ;
wire \reg_file|mux0|out[14]~70_combout ;
wire \reg_file|mux0|out[14]~71_combout ;
wire \reg_file|mux0|out[14]~72_combout ;
wire \reg_file|mux0|out[14]~73_combout ;
wire \reg_file|mux0|out[14]~74_combout ;
wire \alu|Add0~29 ;
wire \alu|Add0~30_combout ;
wire \tsb|Bus[15]~87_combout ;
wire \tsb|Bus[15]~76_combout ;
wire \ir|register|ff_15|Q~feeder_combout ;
wire \ir|register|ff_15|Q~q ;
wire \FSM|next_state[3]~3_combout ;
wire \FSM|next_state~14_combout ;
wire \FSM|next_state~8_combout ;
wire \FSM|next_state~23_combout ;
wire \FSM|next_state[3]~11_combout ;
wire \FSM|next_state[3]~9_combout ;
wire \FSM|next_state[3]~10_combout ;
wire \FSM|next_state[3]~24_combout ;
wire \FSM|next_state[3]~25_combout ;
wire \FSM|next_state~21_combout ;
wire \FSM|next_state~22_combout ;
wire \FSM|next_state[5]~19_combout ;
wire \FSM|next_state[5]~17_combout ;
wire \FSM|next_state[5]~18_combout ;
wire \FSM|next_state[5]~20_combout ;
wire \FSM|enaMDR~0_combout ;
wire \FSM|enaMDR~1_combout ;
wire \FSM|ldPC~q ;
wire \pc|PC_inc[1]~16 ;
wire \pc|PC_inc[2]~17_combout ;
wire \pc|PC_inc[2]~18 ;
wire \pc|PC_inc[3]~19_combout ;
wire \pc|PC_inc[3]~20 ;
wire \pc|PC_inc[4]~21_combout ;
wire \pc|PC_inc[4]~22 ;
wire \pc|PC_inc[5]~23_combout ;
wire \pc|PC_inc[5]~24 ;
wire \pc|PC_inc[6]~25_combout ;
wire \pc|PC_inc[6]~26 ;
wire \pc|PC_inc[7]~27_combout ;
wire \pc|PC_inc[7]~28 ;
wire \pc|PC_inc[8]~29_combout ;
wire \pc|PC_inc[8]~30 ;
wire \pc|PC_inc[9]~31_combout ;
wire \pc|PC_inc[9]~32 ;
wire \pc|PC_inc[10]~33_combout ;
wire \pc|PC_inc[10]~34 ;
wire \pc|PC_inc[11]~35_combout ;
wire \pc|PC_inc[11]~36 ;
wire \pc|PC_inc[12]~37_combout ;
wire \pc|PC_inc[13]~39_combout ;
wire \pc|pc_reg|ff_13|Q~q ;
wire \tsb|Bus[13]~68_combout ;
wire \alu|Add0~26_combout ;
wire \tsb|Bus[13]~85_combout ;
wire \tsb|Bus[13]~69_combout ;
wire \eab|eabOut[13]~26_combout ;
wire \tsb|Bus[13]~70_combout ;
wire \ir|register|ff_13|Q~feeder_combout ;
wire \ir|register|ff_13|Q~q ;
wire \FSM|next_state[1]~1_combout ;
wire \FSM|next_state~12_combout ;
wire \FSM|current_state[1]~feeder_combout ;
wire \FSM|selMDR[1]~0_combout ;
wire \FSM|selMDR[1]~1_combout ;
wire \FSM|memWE~1_combout ;
wire \FSM|memWE~2_combout ;
wire \FSM|memWE~q ;
wire \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 ;
wire \memory|MDRIn[12]~12_combout ;
wire \memory|MDR_reg|ff_12|Q~q ;
wire \tsb|Bus[12]~65_combout ;
wire \alu|Add0~24_combout ;
wire \tsb|Bus[12]~84_combout ;
wire \tsb|Bus[12]~66_combout ;
wire \eab|eabOut[12]~24_combout ;
wire \tsb|Bus[12]~67_combout ;
wire \ir|register|ff_12|Q~feeder_combout ;
wire \ir|register|ff_12|Q~q ;
wire \FSM|next_state[0]~0_combout ;
wire \FSM|next_state~6_combout ;
wire \FSM|next_state~7_combout ;
wire \ir|register|ff_14|Q~feeder_combout ;
wire \ir|register|ff_14|Q~q ;
wire \FSM|next_state[2]~2_combout ;
wire \FSM|next_state~13_combout ;
wire \FSM|next_state~15_combout ;
wire \FSM|next_state~16_combout ;
wire \FSM|enaPC~0_combout ;
wire \FSM|enaPC~q ;
wire \tsb|Bus[10]~22_combout ;
wire \alu|Add0~0_combout ;
wire \tsb|Bus[0]~90_combout ;
wire \tsb|Bus[0]~91_combout ;
wire \tsb|Bus[0]~24_combout ;
wire \eab|eabOut[0]~0_combout ;
wire \tsb|Bus[0]~25_combout ;
wire [2:0] \FSM|DR ;
wire [15:0] \pc|PC_inc ;
wire [5:0] \FSM|next_state ;
wire [5:0] \FSM|current_state ;
wire [15:0] \tsb|Bus ;
wire [2:0] \FSM|SR1 ;
wire [2:0] \FSM|SR2 ;
wire [1:0] \FSM|aluControl ;
wire [1:0] \FSM|selMDR ;

wire [17:0] \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;

assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [1];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [2];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [3];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [4];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [5];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [6];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [7];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [8];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [9];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [10];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [11];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [12];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [13];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [14];
assign \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31  = \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \Bus[0]~output (
	.i(\tsb|Bus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[0]~output .bus_hold = "false";
defparam \Bus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \Bus[1]~output (
	.i(\tsb|Bus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[1]~output .bus_hold = "false";
defparam \Bus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \Bus[2]~output (
	.i(\tsb|Bus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[2]~output .bus_hold = "false";
defparam \Bus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \Bus[3]~output (
	.i(\tsb|Bus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[3]~output .bus_hold = "false";
defparam \Bus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \Bus[4]~output (
	.i(\tsb|Bus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[4]~output .bus_hold = "false";
defparam \Bus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Bus[5]~output (
	.i(\tsb|Bus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[5]~output .bus_hold = "false";
defparam \Bus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \Bus[6]~output (
	.i(\tsb|Bus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[6]~output .bus_hold = "false";
defparam \Bus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \Bus[7]~output (
	.i(\tsb|Bus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[7]~output .bus_hold = "false";
defparam \Bus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \Bus[8]~output (
	.i(\tsb|Bus [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[8]~output .bus_hold = "false";
defparam \Bus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \Bus[9]~output (
	.i(\tsb|Bus [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[9]~output .bus_hold = "false";
defparam \Bus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Bus[10]~output (
	.i(\tsb|Bus [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[10]~output .bus_hold = "false";
defparam \Bus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \Bus[11]~output (
	.i(\tsb|Bus [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[11]~output .bus_hold = "false";
defparam \Bus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Bus[12]~output (
	.i(\tsb|Bus [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[12]~output .bus_hold = "false";
defparam \Bus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Bus[13]~output (
	.i(\tsb|Bus [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[13]~output .bus_hold = "false";
defparam \Bus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Bus[14]~output (
	.i(\tsb|Bus [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[14]~output .bus_hold = "false";
defparam \Bus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Bus[15]~output (
	.i(\tsb|Bus [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Bus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Bus[15]~output .bus_hold = "false";
defparam \Bus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \PC[0]~output (
	.i(\pc|pc_reg|ff_0|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \PC[1]~output (
	.i(\pc|pc_reg|ff_1|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \PC[2]~output (
	.i(\pc|pc_reg|ff_2|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \PC[3]~output (
	.i(\pc|pc_reg|ff_3|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC[4]~output (
	.i(\pc|pc_reg|ff_4|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \PC[5]~output (
	.i(\pc|pc_reg|ff_5|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \PC[6]~output (
	.i(\pc|pc_reg|ff_6|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \PC[7]~output (
	.i(\pc|pc_reg|ff_7|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \PC[8]~output (
	.i(\pc|pc_reg|ff_8|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \PC[9]~output (
	.i(\pc|pc_reg|ff_9|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \PC[10]~output (
	.i(\pc|pc_reg|ff_10|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \PC[11]~output (
	.i(\pc|pc_reg|ff_11|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \PC[12]~output (
	.i(\pc|pc_reg|ff_12|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \PC[13]~output (
	.i(\pc|pc_reg|ff_13|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \PC[14]~output (
	.i(\pc|pc_reg|ff_14|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \PC[15]~output (
	.i(\pc|pc_reg|ff_15|Q~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \current_state[0]~output (
	.i(\FSM|current_state [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[0]~output .bus_hold = "false";
defparam \current_state[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \current_state[1]~output (
	.i(\FSM|current_state [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[1]~output .bus_hold = "false";
defparam \current_state[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \current_state[2]~output (
	.i(\FSM|current_state [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[2]~output .bus_hold = "false";
defparam \current_state[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \current_state[3]~output (
	.i(\FSM|current_state [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[3]~output .bus_hold = "false";
defparam \current_state[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \current_state[4]~output (
	.i(\FSM|current_state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[4]~output .bus_hold = "false";
defparam \current_state[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \current_state[5]~output (
	.i(\FSM|current_state [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\current_state[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \current_state[5]~output .bus_hold = "false";
defparam \current_state[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \MDRSpcIn[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[0]~output .bus_hold = "false";
defparam \MDRSpcIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \MDRSpcIn[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[1]~output .bus_hold = "false";
defparam \MDRSpcIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \MDRSpcIn[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[2]~output .bus_hold = "false";
defparam \MDRSpcIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \MDRSpcIn[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[3]~output .bus_hold = "false";
defparam \MDRSpcIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \MDRSpcIn[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[4]~output .bus_hold = "false";
defparam \MDRSpcIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \MDRSpcIn[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[5]~output .bus_hold = "false";
defparam \MDRSpcIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \MDRSpcIn[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[6]~output .bus_hold = "false";
defparam \MDRSpcIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \MDRSpcIn[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[7]~output .bus_hold = "false";
defparam \MDRSpcIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \MDRSpcIn[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[8]~output .bus_hold = "false";
defparam \MDRSpcIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \MDRSpcIn[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[9]~output .bus_hold = "false";
defparam \MDRSpcIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \MDRSpcIn[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[10]~output .bus_hold = "false";
defparam \MDRSpcIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \MDRSpcIn[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[11]~output .bus_hold = "false";
defparam \MDRSpcIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \MDRSpcIn[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[12]~output .bus_hold = "false";
defparam \MDRSpcIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \MDRSpcIn[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[13]~output .bus_hold = "false";
defparam \MDRSpcIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \MDRSpcIn[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[14]~output .bus_hold = "false";
defparam \MDRSpcIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \MDRSpcIn[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MDRSpcIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MDRSpcIn[15]~output .bus_hold = "false";
defparam \MDRSpcIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \MARSpcIn[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[0]~output .bus_hold = "false";
defparam \MARSpcIn[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \MARSpcIn[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[1]~output .bus_hold = "false";
defparam \MARSpcIn[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \MARSpcIn[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[2]~output .bus_hold = "false";
defparam \MARSpcIn[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \MARSpcIn[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[3]~output .bus_hold = "false";
defparam \MARSpcIn[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \MARSpcIn[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[4]~output .bus_hold = "false";
defparam \MARSpcIn[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \MARSpcIn[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[5]~output .bus_hold = "false";
defparam \MARSpcIn[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \MARSpcIn[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[6]~output .bus_hold = "false";
defparam \MARSpcIn[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \MARSpcIn[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[7]~output .bus_hold = "false";
defparam \MARSpcIn[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \MARSpcIn[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[8]~output .bus_hold = "false";
defparam \MARSpcIn[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \MARSpcIn[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[9]~output .bus_hold = "false";
defparam \MARSpcIn[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \MARSpcIn[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[10]~output .bus_hold = "false";
defparam \MARSpcIn[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \MARSpcIn[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[11]~output .bus_hold = "false";
defparam \MARSpcIn[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \MARSpcIn[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[12]~output .bus_hold = "false";
defparam \MARSpcIn[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \MARSpcIn[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[13]~output .bus_hold = "false";
defparam \MARSpcIn[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \MARSpcIn[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[14]~output .bus_hold = "false";
defparam \MARSpcIn[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \MARSpcIn[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MARSpcIn[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MARSpcIn[15]~output .bus_hold = "false";
defparam \MARSpcIn[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N16
cycloneive_io_obuf \ldMARSpcIn~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ldMARSpcIn~output_o ),
	.obar());
// synopsys translate_off
defparam \ldMARSpcIn~output .bus_hold = "false";
defparam \ldMARSpcIn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \memOut[0]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[0]~output .bus_hold = "false";
defparam \memOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \memOut[1]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[1]~output .bus_hold = "false";
defparam \memOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \memOut[2]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[2]~output .bus_hold = "false";
defparam \memOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \memOut[3]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[3]~output .bus_hold = "false";
defparam \memOut[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \memOut[4]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[4]~output .bus_hold = "false";
defparam \memOut[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \memOut[5]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[5]~output .bus_hold = "false";
defparam \memOut[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \memOut[6]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[6]~output .bus_hold = "false";
defparam \memOut[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \memOut[7]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[7]~output .bus_hold = "false";
defparam \memOut[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \memOut[8]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[8]~output .bus_hold = "false";
defparam \memOut[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \memOut[9]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[9]~output .bus_hold = "false";
defparam \memOut[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \memOut[10]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[10]~output .bus_hold = "false";
defparam \memOut[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \memOut[11]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[11]~output .bus_hold = "false";
defparam \memOut[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \memOut[12]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[12]~output .bus_hold = "false";
defparam \memOut[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \memOut[13]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[13]~output .bus_hold = "false";
defparam \memOut[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \memOut[14]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[14]~output .bus_hold = "false";
defparam \memOut[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \memOut[15]~output (
	.i(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\memOut[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \memOut[15]~output .bus_hold = "false";
defparam \memOut[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N30
cycloneive_lcell_comb \pc|PC_inc[0]~45 (
// Equation(s):
// \pc|PC_inc[0]~45_combout  = !\pc|PC_inc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|PC_inc[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[0]~45 .lut_mask = 16'h0F0F;
defparam \pc|PC_inc[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N14
cycloneive_lcell_comb \FSM|ldPC~0 (
// Equation(s):
// \FSM|ldPC~0_combout  = (!\FSM|current_state [0] & \FSM|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|ldPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~0 .lut_mask = 16'h0F00;
defparam \FSM|ldPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N8
cycloneive_lcell_comb \FSM|ldPC~feeder (
// Equation(s):
// \FSM|ldPC~feeder_combout  = \FSM|ldPC~0_combout 

	.dataa(gnd),
	.datab(\FSM|ldPC~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|ldPC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|ldPC~feeder .lut_mask = 16'hCCCC;
defparam \FSM|ldPC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N4
cycloneive_lcell_comb \FSM|memWE~0 (
// Equation(s):
// \FSM|memWE~0_combout  = (!\FSM|current_state [2] & !\FSM|current_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|memWE~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~0 .lut_mask = 16'h000F;
defparam \FSM|memWE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N14
cycloneive_lcell_comb \FSM|enaALU~0 (
// Equation(s):
// \FSM|enaALU~0_combout  = (!\FSM|current_state [3] & (!\FSM|current_state [5] & (!\FSM|current_state [0] & \FSM|current_state [1])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|enaALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~0 .lut_mask = 16'h0100;
defparam \FSM|enaALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N16
cycloneive_lcell_comb \FSM|enaMARM~0 (
// Equation(s):
// \FSM|enaMARM~0_combout  = (\FSM|current_state [4] & (!\FSM|current_state [2] & \FSM|enaALU~0_combout )) # (!\FSM|current_state [4] & (\FSM|current_state [2]))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(gnd),
	.datad(\FSM|enaALU~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~0 .lut_mask = 16'h6644;
defparam \FSM|enaMARM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N10
cycloneive_lcell_comb \FSM|enaMARM~1 (
// Equation(s):
// \FSM|enaMARM~1_combout  = (\FSM|current_state [1] & ((\FSM|current_state [3] & ((!\FSM|current_state [5]))) # (!\FSM|current_state [3] & (!\FSM|current_state [0] & \FSM|current_state [5])))) # (!\FSM|current_state [1] & (((\FSM|current_state [3]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|enaMARM~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~1 .lut_mask = 16'h52F0;
defparam \FSM|enaMARM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N12
cycloneive_lcell_comb \FSM|enaMARM~2 (
// Equation(s):
// \FSM|enaMARM~2_combout  = (\FSM|current_state [5] & (\FSM|enaMARM~q  & (!\FSM|enaMARM~1_combout ))) # (!\FSM|current_state [5] & (!\FSM|enaMARM~q  & (\FSM|enaMARM~1_combout  & \FSM|ldPC~0_combout )))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|enaMARM~q ),
	.datac(\FSM|enaMARM~1_combout ),
	.datad(\FSM|ldPC~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~2 .lut_mask = 16'h1808;
defparam \FSM|enaMARM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N18
cycloneive_lcell_comb \FSM|enaMARM~3 (
// Equation(s):
// \FSM|enaMARM~3_combout  = (\FSM|current_state [4] & (!\FSM|enaMARM~0_combout  & (\FSM|enaMARM~q ))) # (!\FSM|current_state [4] & ((\FSM|enaMARM~2_combout  & (\FSM|enaMARM~0_combout )) # (!\FSM|enaMARM~2_combout  & ((\FSM|enaMARM~q )))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|enaMARM~0_combout ),
	.datac(\FSM|enaMARM~q ),
	.datad(\FSM|enaMARM~2_combout ),
	.cin(gnd),
	.combout(\FSM|enaMARM~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMARM~3 .lut_mask = 16'h6470;
defparam \FSM|enaMARM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y67_N19
dffeas \FSM|enaMARM (
	.clk(\clk~input_o ),
	.d(\FSM|enaMARM~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMARM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMARM .is_wysiwyg = "true";
defparam \FSM|enaMARM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N10
cycloneive_lcell_comb \FSM|Equal6~0 (
// Equation(s):
// \FSM|Equal6~0_combout  = (\FSM|current_state [0] & !\FSM|current_state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal6~0 .lut_mask = 16'h00F0;
defparam \FSM|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N12
cycloneive_lcell_comb \FSM|enaALU~1 (
// Equation(s):
// \FSM|enaALU~1_combout  = (\FSM|enaALU~q ) # ((!\FSM|current_state [3] & (!\FSM|current_state [5] & \FSM|Equal6~0_combout )))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|enaALU~q ),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaALU~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~1 .lut_mask = 16'hCDCC;
defparam \FSM|enaALU~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N2
cycloneive_lcell_comb \FSM|enaALU~4 (
// Equation(s):
// \FSM|enaALU~4_combout  = (\FSM|current_state [0] & (!\FSM|current_state [1] & ((\FSM|current_state [3]) # (!\FSM|enaALU~q )))) # (!\FSM|current_state [0] & (\FSM|enaALU~q  & (\FSM|current_state [3] $ (\FSM|current_state [1]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|enaALU~4_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~4 .lut_mask = 16'h10AC;
defparam \FSM|enaALU~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N24
cycloneive_lcell_comb \FSM|enaALU~5 (
// Equation(s):
// \FSM|enaALU~5_combout  = (\FSM|enaALU~q  & (((\FSM|enaALU~4_combout ) # (!\FSM|current_state [5])))) # (!\FSM|enaALU~q  & (\FSM|current_state [0] & (\FSM|enaALU~4_combout  & !\FSM|current_state [5])))

	.dataa(\FSM|enaALU~q ),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|enaALU~4_combout ),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|enaALU~5_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~5 .lut_mask = 16'hA0EA;
defparam \FSM|enaALU~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N12
cycloneive_lcell_comb \FSM|enaALU~2 (
// Equation(s):
// \FSM|enaALU~2_combout  = (\FSM|current_state [2] & ((\FSM|enaALU~1_combout ) # ((\FSM|current_state [4])))) # (!\FSM|current_state [2] & (((\FSM|enaALU~5_combout  & !\FSM|current_state [4]))))

	.dataa(\FSM|enaALU~1_combout ),
	.datab(\FSM|enaALU~5_combout ),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|enaALU~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~2 .lut_mask = 16'hF0AC;
defparam \FSM|enaALU~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N18
cycloneive_lcell_comb \FSM|enaALU~3 (
// Equation(s):
// \FSM|enaALU~3_combout  = (\FSM|current_state [4] & (\FSM|enaALU~q  & ((\FSM|enaALU~2_combout ) # (!\FSM|enaALU~0_combout )))) # (!\FSM|current_state [4] & (\FSM|enaALU~2_combout ))

	.dataa(\FSM|enaALU~2_combout ),
	.datab(\FSM|enaALU~0_combout ),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|enaALU~q ),
	.cin(gnd),
	.combout(\FSM|enaALU~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaALU~3 .lut_mask = 16'hBA0A;
defparam \FSM|enaALU~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y67_N31
dffeas \FSM|enaALU (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|enaALU~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaALU~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaALU .is_wysiwyg = "true";
defparam \FSM|enaALU .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N26
cycloneive_lcell_comb \tsb|Bus[10]~23 (
// Equation(s):
// \tsb|Bus[10]~23_combout  = (\FSM|enaMARM~q ) # ((!\FSM|enaPC~q  & !\FSM|enaALU~q ))

	.dataa(\FSM|enaPC~q ),
	.datab(\FSM|enaMARM~q ),
	.datac(gnd),
	.datad(\FSM|enaALU~q ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~23 .lut_mask = 16'hCCDD;
defparam \tsb|Bus[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N2
cycloneive_lcell_comb \pc|Add0~0 (
// Equation(s):
// \pc|Add0~0_combout  = (\pc|PC_inc [13]) # (\pc|PC_inc [12])

	.dataa(gnd),
	.datab(\pc|PC_inc [13]),
	.datac(gnd),
	.datad(\pc|PC_inc [12]),
	.cin(gnd),
	.combout(\pc|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Add0~0 .lut_mask = 16'hFFCC;
defparam \pc|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N22
cycloneive_lcell_comb \pc|PC_inc[12]~37 (
// Equation(s):
// \pc|PC_inc[12]~37_combout  = (\pc|PC_inc [12] & ((\pc|PC_inc[11]~36 ) # (GND))) # (!\pc|PC_inc [12] & (!\pc|PC_inc[11]~36 ))
// \pc|PC_inc[12]~38  = CARRY((\pc|PC_inc [12]) # (!\pc|PC_inc[11]~36 ))

	.dataa(\pc|PC_inc [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[11]~36 ),
	.combout(\pc|PC_inc[12]~37_combout ),
	.cout(\pc|PC_inc[12]~38 ));
// synopsys translate_off
defparam \pc|PC_inc[12]~37 .lut_mask = 16'hA5AF;
defparam \pc|PC_inc[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N24
cycloneive_lcell_comb \pc|PC_inc[13]~39 (
// Equation(s):
// \pc|PC_inc[13]~39_combout  = (\pc|PC_inc[12]~38  & ((\pc|PC_inc [12] $ (!\pc|PC_inc [13])))) # (!\pc|PC_inc[12]~38  & (\pc|PC_inc [12] $ (\pc|PC_inc [13] $ (GND))))
// \pc|PC_inc[13]~40  = CARRY((!\pc|PC_inc[12]~38  & (\pc|PC_inc [12] $ (!\pc|PC_inc [13]))))

	.dataa(\pc|PC_inc [12]),
	.datab(\pc|PC_inc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[12]~38 ),
	.combout(\pc|PC_inc[13]~39_combout ),
	.cout(\pc|PC_inc[13]~40 ));
// synopsys translate_off
defparam \pc|PC_inc[13]~39 .lut_mask = 16'h9609;
defparam \pc|PC_inc[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N26
cycloneive_lcell_comb \pc|PC_inc[14]~41 (
// Equation(s):
// \pc|PC_inc[14]~41_combout  = (\pc|PC_inc[13]~40  & (\pc|Add0~0_combout  $ ((!\pc|PC_inc [14])))) # (!\pc|PC_inc[13]~40  & ((\pc|Add0~0_combout  $ (\pc|PC_inc [14])) # (GND)))
// \pc|PC_inc[14]~42  = CARRY((\pc|Add0~0_combout  $ (!\pc|PC_inc [14])) # (!\pc|PC_inc[13]~40 ))

	.dataa(\pc|Add0~0_combout ),
	.datab(\pc|PC_inc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[13]~40 ),
	.combout(\pc|PC_inc[14]~41_combout ),
	.cout(\pc|PC_inc[14]~42 ));
// synopsys translate_off
defparam \pc|PC_inc[14]~41 .lut_mask = 16'h969F;
defparam \pc|PC_inc[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N27
dffeas \pc|PC_inc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[14] .is_wysiwyg = "true";
defparam \pc|PC_inc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N12
cycloneive_lcell_comb \pc|Add0~1 (
// Equation(s):
// \pc|Add0~1_combout  = (\pc|PC_inc [14] & ((\pc|PC_inc [13]) # (\pc|PC_inc [12])))

	.dataa(\pc|PC_inc [13]),
	.datab(\pc|PC_inc [12]),
	.datac(gnd),
	.datad(\pc|PC_inc [14]),
	.cin(gnd),
	.combout(\pc|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|Add0~1 .lut_mask = 16'hEE00;
defparam \pc|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N28
cycloneive_lcell_comb \pc|PC_inc[15]~43 (
// Equation(s):
// \pc|PC_inc[15]~43_combout  = \pc|Add0~1_combout  $ (\pc|PC_inc[14]~42  $ (!\pc|PC_inc [15]))

	.dataa(\pc|Add0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [15]),
	.cin(\pc|PC_inc[14]~42 ),
	.combout(\pc|PC_inc[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc|PC_inc[15]~43 .lut_mask = 16'h5AA5;
defparam \pc|PC_inc[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N29
dffeas \pc|PC_inc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[15] .is_wysiwyg = "true";
defparam \pc|PC_inc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N8
cycloneive_lcell_comb \pc|pc_reg|ff_15|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_15|Q~feeder_combout  = \pc|PC_inc [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [15]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N9
dffeas \pc|pc_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_15|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N0
cycloneive_lcell_comb \pc|pc_reg|ff_8|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_8|Q~feeder_combout  = \pc|PC_inc [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_8|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N1
dffeas \pc|pc_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_8|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y69_N0
cycloneive_ram_block \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\FSM|memWE~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,\memory|MDR_reg|ff_15|Q~q ,\memory|MDR_reg|ff_14|Q~q ,\memory|MDR_reg|ff_13|Q~q ,\memory|MDR_reg|ff_12|Q~q ,\memory|MDR_reg|ff_11|Q~q ,\memory|MDR_reg|ff_10|Q~q ,\memory|MDR_reg|ff_9|Q~q ,\memory|MDR_reg|ff_8|Q~q ,\memory|MDR_reg|ff_7|Q~q ,
\memory|MDR_reg|ff_6|Q~q ,\memory|MDR_reg|ff_5|Q~q ,\memory|MDR_reg|ff_4|Q~q ,\memory|MDR_reg|ff_3|Q~q ,\memory|MDR_reg|ff_2|Q~q ,\memory|MDR_reg|ff_1|Q~q ,\memory|MDR_reg|ff_0|Q~q }),
	.portaaddr({vcc}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(1'b0),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "Memory:memory|mem:mem_inst|altsyncram:altsyncram_component|altsyncram_skf1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 18;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 1;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 18;
defparam \memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N4
cycloneive_lcell_comb \FSM|Equal2~0 (
// Equation(s):
// \FSM|Equal2~0_combout  = (\FSM|current_state [5] & (!\FSM|current_state [4] & !\FSM|current_state [2]))

	.dataa(gnd),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal2~0 .lut_mask = 16'h000C;
defparam \FSM|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N6
cycloneive_lcell_comb \FSM|selMDR[1]~2 (
// Equation(s):
// \FSM|selMDR[1]~2_combout  = ((\FSM|current_state [3] & (!\FSM|ldPC~0_combout )) # (!\FSM|current_state [3] & ((!\FSM|Equal6~0_combout )))) # (!\FSM|Equal2~0_combout )

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|ldPC~0_combout ),
	.datac(\FSM|Equal2~0_combout ),
	.datad(\FSM|Equal6~0_combout ),
	.cin(gnd),
	.combout(\FSM|selMDR[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[1]~2 .lut_mask = 16'h2F7F;
defparam \FSM|selMDR[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N28
cycloneive_lcell_comb \FSM|selMDR[1]~3 (
// Equation(s):
// \FSM|selMDR[1]~3_combout  = (\FSM|selMDR[1]~2_combout  & ((\FSM|selMDR [1]) # ((\FSM|current_state [0] & \FSM|selMDR[1]~1_combout )))) # (!\FSM|selMDR[1]~2_combout  & (\FSM|current_state [0] & ((\FSM|selMDR[1]~1_combout ))))

	.dataa(\FSM|selMDR[1]~2_combout ),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|selMDR [1]),
	.datad(\FSM|selMDR[1]~1_combout ),
	.cin(gnd),
	.combout(\FSM|selMDR[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[1]~3 .lut_mask = 16'hECA0;
defparam \FSM|selMDR[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y67_N29
dffeas \FSM|selMDR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|selMDR[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|selMDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|selMDR[1] .is_wysiwyg = "true";
defparam \FSM|selMDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N10
cycloneive_lcell_comb \memory|MDRIn[15]~15 (
// Equation(s):
// \memory|MDRIn[15]~15_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a31 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[15]~15 .lut_mask = 16'hFFF0;
defparam \memory|MDRIn[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N11
dffeas \memory|MDR_reg|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_15|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N0
cycloneive_lcell_comb \memory|MDRIn[14]~14 (
// Equation(s):
// \memory|MDRIn[14]~14_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a30 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[14]~14 .lut_mask = 16'hFFF0;
defparam \memory|MDRIn[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N1
dffeas \memory|MDR_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_14|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N6
cycloneive_lcell_comb \memory|MDRIn[13]~13 (
// Equation(s):
// \memory|MDRIn[13]~13_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a29 ),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[13]~13 .lut_mask = 16'hFFCC;
defparam \memory|MDRIn[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N7
dffeas \memory|MDR_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_13|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N30
cycloneive_lcell_comb \memory|MDRIn[11]~11 (
// Equation(s):
// \memory|MDRIn[11]~11_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a27 ),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[11]~11 .lut_mask = 16'h00CC;
defparam \memory|MDRIn[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N31
dffeas \memory|MDR_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_11|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N8
cycloneive_lcell_comb \memory|MDRIn[10]~10 (
// Equation(s):
// \memory|MDRIn[10]~10_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a26 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[10]~10 .lut_mask = 16'h00F0;
defparam \memory|MDRIn[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N9
dffeas \memory|MDR_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_10|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N2
cycloneive_lcell_comb \memory|MDRIn[9]~9 (
// Equation(s):
// \memory|MDRIn[9]~9_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a25 ),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[9]~9 .lut_mask = 16'hFFCC;
defparam \memory|MDRIn[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N3
dffeas \memory|MDR_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_9|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N14
cycloneive_lcell_comb \memory|MDRIn[7]~7 (
// Equation(s):
// \memory|MDRIn[7]~7_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a23 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[7]~7 .lut_mask = 16'h00F0;
defparam \memory|MDRIn[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N15
dffeas \memory|MDR_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_7|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N12
cycloneive_lcell_comb \memory|MDRIn[6]~6 (
// Equation(s):
// \memory|MDRIn[6]~6_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a22 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[6]~6 .lut_mask = 16'h00F0;
defparam \memory|MDRIn[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N13
dffeas \memory|MDR_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_6|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N22
cycloneive_lcell_comb \memory|MDRIn[5]~5 (
// Equation(s):
// \memory|MDRIn[5]~5_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a21 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[5]~5 .lut_mask = 16'h00F0;
defparam \memory|MDRIn[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N23
dffeas \memory|MDR_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_5|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N16
cycloneive_lcell_comb \memory|MDRIn[4]~4 (
// Equation(s):
// \memory|MDRIn[4]~4_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a20 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[4]~4 .lut_mask = 16'h00F0;
defparam \memory|MDRIn[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N17
dffeas \memory|MDR_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_4|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N26
cycloneive_lcell_comb \memory|MDRIn[3]~3 (
// Equation(s):
// \memory|MDRIn[3]~3_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19  & !\FSM|selMDR [1])

	.dataa(gnd),
	.datab(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a19 ),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[3]~3 .lut_mask = 16'h00CC;
defparam \memory|MDRIn[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N27
dffeas \memory|MDR_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_3|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N20
cycloneive_lcell_comb \memory|MDRIn[2]~2 (
// Equation(s):
// \memory|MDRIn[2]~2_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a18 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[2]~2 .lut_mask = 16'hFFF0;
defparam \memory|MDRIn[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N21
dffeas \memory|MDR_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_2|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N18
cycloneive_lcell_comb \memory|MDRIn[1]~1 (
// Equation(s):
// \memory|MDRIn[1]~1_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a17 ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[1]~1 .lut_mask = 16'hFFF0;
defparam \memory|MDRIn[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N19
dffeas \memory|MDR_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_1|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N28
cycloneive_lcell_comb \memory|MDRIn[0]~0 (
// Equation(s):
// \memory|MDRIn[0]~0_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ) # (\FSM|selMDR [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[0]~0 .lut_mask = 16'hFFF0;
defparam \memory|MDRIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N29
dffeas \memory|MDR_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_0|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N4
cycloneive_lcell_comb \memory|MDRIn[8]~8 (
// Equation(s):
// \memory|MDRIn[8]~8_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24  & !\FSM|selMDR [1])

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a24 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[8]~8 .lut_mask = 16'h00AA;
defparam \memory|MDRIn[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N5
dffeas \memory|MDR_reg|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_8|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N2
cycloneive_lcell_comb \FSM|Equal4~0 (
// Equation(s):
// \FSM|Equal4~0_combout  = (!\FSM|current_state [1] & (!\FSM|current_state [5] & (!\FSM|current_state [4] & !\FSM|current_state [3])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal4~0 .lut_mask = 16'h0001;
defparam \FSM|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N6
cycloneive_lcell_comb \FSM|Equal5~0 (
// Equation(s):
// \FSM|Equal5~0_combout  = ((!\FSM|current_state [2]) # (!\FSM|Equal4~0_combout )) # (!\FSM|current_state [0])

	.dataa(\FSM|current_state [0]),
	.datab(gnd),
	.datac(\FSM|Equal4~0_combout ),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal5~0 .lut_mask = 16'h5FFF;
defparam \FSM|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N22
cycloneive_lcell_comb \FSM|aluControl[0]~3 (
// Equation(s):
// \FSM|aluControl[0]~3_combout  = (\FSM|current_state [5]) # ((\FSM|current_state [3] & \FSM|current_state [2]))

	.dataa(\FSM|current_state [3]),
	.datab(gnd),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|aluControl[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[0]~3 .lut_mask = 16'hFAF0;
defparam \FSM|aluControl[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N0
cycloneive_lcell_comb \FSM|aluControl[0]~12 (
// Equation(s):
// \FSM|aluControl[0]~12_combout  = (!\FSM|current_state [1] & (!\FSM|current_state [4] & (!\FSM|aluControl[0]~3_combout  & \FSM|current_state [0])))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|aluControl[0]~3_combout ),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|aluControl[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|aluControl[0]~12 .lut_mask = 16'h0100;
defparam \FSM|aluControl[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y67_N7
dffeas \FSM|aluControl[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Equal5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|aluControl[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[0] .is_wysiwyg = "true";
defparam \FSM|aluControl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N24
cycloneive_lcell_comb \FSM|Equal4~2 (
// Equation(s):
// \FSM|Equal4~2_combout  = ((\FSM|current_state [2]) # (!\FSM|Equal4~0_combout )) # (!\FSM|current_state [0])

	.dataa(\FSM|current_state [0]),
	.datab(gnd),
	.datac(\FSM|Equal4~0_combout ),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal4~2 .lut_mask = 16'hFF5F;
defparam \FSM|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y67_N25
dffeas \FSM|aluControl[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|Equal4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|aluControl[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|aluControl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|aluControl[1] .is_wysiwyg = "true";
defparam \FSM|aluControl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N24
cycloneive_lcell_comb \pc|pc_reg|ff_6|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_6|Q~feeder_combout  = \pc|PC_inc [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [6]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N25
dffeas \pc|pc_reg|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_6|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N20
cycloneive_lcell_comb \reg_file|r6|ff_2|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N14
cycloneive_lcell_comb \pc|pc_reg|ff_9|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_9|Q~feeder_combout  = \pc|PC_inc [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [9]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_9|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N15
dffeas \pc|pc_reg|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_9|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N14
cycloneive_lcell_comb \eab|Add0~0 (
// Equation(s):
// \eab|Add0~0_combout  = (\ir|register|ff_9|Q~q  & (\ir|register|ff_8|Q~q  $ (VCC))) # (!\ir|register|ff_9|Q~q  & (\ir|register|ff_8|Q~q  & VCC))
// \eab|Add0~1  = CARRY((\ir|register|ff_9|Q~q  & \ir|register|ff_8|Q~q ))

	.dataa(\ir|register|ff_9|Q~q ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|Add0~0_combout ),
	.cout(\eab|Add0~1 ));
// synopsys translate_off
defparam \eab|Add0~0 .lut_mask = 16'h6688;
defparam \eab|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N22
cycloneive_lcell_comb \pc|pc_reg|ff_7|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_7|Q~feeder_combout  = \pc|PC_inc [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_7|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N23
dffeas \pc|pc_reg|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_7|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y67_N14
cycloneive_lcell_comb \FSM|Equal2~1 (
// Equation(s):
// \FSM|Equal2~1_combout  = (\FSM|current_state [1] & !\FSM|current_state [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal2~1 .lut_mask = 16'h00F0;
defparam \FSM|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y67_N15
dffeas \FSM|enaMDR (
	.clk(\clk~input_o ),
	.d(\FSM|Equal2~1_combout ),
	.asdata(\FSM|current_state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\FSM|current_state [4]),
	.sload(!\FSM|current_state [0]),
	.ena(\FSM|enaMDR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaMDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaMDR .is_wysiwyg = "true";
defparam \FSM|enaMDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N8
cycloneive_lcell_comb \tsb|Bus[15]~26 (
// Equation(s):
// \tsb|Bus[15]~26_combout  = (\FSM|enaPC~q ) # ((\FSM|enaMDR~q ) # ((\FSM|enaALU~q ) # (\FSM|enaMARM~q )))

	.dataa(\FSM|enaPC~q ),
	.datab(\FSM|enaMDR~q ),
	.datac(\FSM|enaALU~q ),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~26 .lut_mask = 16'hFFFE;
defparam \tsb|Bus[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \tsb|Bus[15]~26clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\tsb|Bus[15]~26_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\tsb|Bus[15]~26clkctrl_outclk ));
// synopsys translate_off
defparam \tsb|Bus[15]~26clkctrl .clock_type = "global clock";
defparam \tsb|Bus[15]~26clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X50_Y69_N7
dffeas \ir|register|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_0|Q .is_wysiwyg = "true";
defparam \ir|register|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N28
cycloneive_lcell_comb \FSM|SR2[0]~feeder (
// Equation(s):
// \FSM|SR2[0]~feeder_combout  = \ir|register|ff_0|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_0|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[0]~feeder .lut_mask = 16'hFF00;
defparam \FSM|SR2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N26
cycloneive_lcell_comb \FSM|Equal4~1 (
// Equation(s):
// \FSM|Equal4~1_combout  = (\FSM|current_state [0] & \FSM|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|Equal4~0_combout ),
	.cin(gnd),
	.combout(\FSM|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|Equal4~1 .lut_mask = 16'hF000;
defparam \FSM|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y70_N29
dffeas \FSM|SR2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[0] .is_wysiwyg = "true";
defparam \FSM|SR2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N6
cycloneive_lcell_comb \pc|pc_reg|ff_5|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_5|Q~feeder_combout  = \pc|PC_inc [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_5|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N7
dffeas \pc|pc_reg|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_5|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N6
cycloneive_lcell_comb \FSM|SR1[1]~feeder (
// Equation(s):
// \FSM|SR1[1]~feeder_combout  = \ir|register|ff_7|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_7|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR1[1]~feeder .lut_mask = 16'hFF00;
defparam \FSM|SR1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y68_N7
dffeas \FSM|SR1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR1[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|aluControl[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[1] .is_wysiwyg = "true";
defparam \FSM|SR1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N8
cycloneive_lcell_comb \reg_file|r6|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y70_N9
dffeas \reg_file|r6|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N9
dffeas \reg_file|r2|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N12
cycloneive_lcell_comb \reg_file|decoder|Equal0~3 (
// Equation(s):
// \reg_file|decoder|Equal0~3_combout  = (!\FSM|DR [1] & (\FSM|DR [2] & !\FSM|DR [0]))

	.dataa(gnd),
	.datab(\FSM|DR [1]),
	.datac(\FSM|DR [2]),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~3 .lut_mask = 16'h0030;
defparam \reg_file|decoder|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y68_N7
dffeas \reg_file|r4|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y68_N17
dffeas \FSM|SR1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_8|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|aluControl[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[2] .is_wysiwyg = "true";
defparam \FSM|SR1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N26
cycloneive_lcell_comb \reg_file|decoder|Equal0~4 (
// Equation(s):
// \reg_file|decoder|Equal0~4_combout  = (!\FSM|DR [2] & (!\FSM|DR [1] & !\FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(\FSM|DR [1]),
	.datac(gnd),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~4 .lut_mask = 16'h0011;
defparam \reg_file|decoder|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y68_N25
dffeas \reg_file|r0|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N24
cycloneive_lcell_comb \reg_file|mux0|out[10]~52 (
// Equation(s):
// \reg_file|mux0|out[10]~52_combout  = (\FSM|SR1 [2] & ((\reg_file|r4|ff_10|Q~q ) # ((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (((\reg_file|r0|ff_10|Q~q  & !\FSM|SR1 [1]))))

	.dataa(\reg_file|r4|ff_10|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r0|ff_10|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~52 .lut_mask = 16'hCCB8;
defparam \reg_file|mux0|out[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N8
cycloneive_lcell_comb \reg_file|mux0|out[10]~53 (
// Equation(s):
// \reg_file|mux0|out[10]~53_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[10]~52_combout  & (\reg_file|r6|ff_10|Q~q )) # (!\reg_file|mux0|out[10]~52_combout  & ((\reg_file|r2|ff_10|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[10]~52_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_10|Q~q ),
	.datac(\reg_file|r2|ff_10|Q~q ),
	.datad(\reg_file|mux0|out[10]~52_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~53 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N4
cycloneive_lcell_comb \reg_file|r7|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r7|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_10|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r7|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N5
dffeas \reg_file|r7|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N0
cycloneive_lcell_comb \reg_file|r1|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N10
cycloneive_lcell_comb \reg_file|decoder|Equal0~1 (
// Equation(s):
// \reg_file|decoder|Equal0~1_combout  = (!\FSM|DR [2] & (!\FSM|DR [1] & \FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(gnd),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~1 .lut_mask = 16'h0500;
defparam \reg_file|decoder|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N1
dffeas \reg_file|r1|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N16
cycloneive_lcell_comb \reg_file|r3|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_10|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N4
cycloneive_lcell_comb \reg_file|decoder|Equal0~0 (
// Equation(s):
// \reg_file|decoder|Equal0~0_combout  = (!\FSM|DR [2] & (\FSM|DR [1] & \FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(gnd),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~0 .lut_mask = 16'h5000;
defparam \reg_file|decoder|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N17
dffeas \reg_file|r3|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N30
cycloneive_lcell_comb \reg_file|mux0|out[10]~50 (
// Equation(s):
// \reg_file|mux0|out[10]~50_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_10|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_10|Q~q ))))

	.dataa(\reg_file|r1|ff_10|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|ff_10|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~50_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~50 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[10]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N8
cycloneive_lcell_comb \reg_file|r5|ff_10|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N30
cycloneive_lcell_comb \reg_file|decoder|out[5]~0 (
// Equation(s):
// \reg_file|decoder|out[5]~0_combout  = (\FSM|DR [2] & (!\FSM|DR [1] & \FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(gnd),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|out[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|out[5]~0 .lut_mask = 16'h0A00;
defparam \reg_file|decoder|out[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N9
dffeas \reg_file|r5|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_10|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N10
cycloneive_lcell_comb \reg_file|mux0|out[10]~51 (
// Equation(s):
// \reg_file|mux0|out[10]~51_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[10]~50_combout  & (\reg_file|r7|ff_10|Q~q )) # (!\reg_file|mux0|out[10]~50_combout  & ((\reg_file|r5|ff_10|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[10]~50_combout ))))

	.dataa(\reg_file|r7|ff_10|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|mux0|out[10]~50_combout ),
	.datad(\reg_file|r5|ff_10|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~51_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~51 .lut_mask = 16'hBCB0;
defparam \reg_file|mux0|out[10]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N22
cycloneive_lcell_comb \reg_file|mux0|out[10]~54 (
// Equation(s):
// \reg_file|mux0|out[10]~54_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[10]~51_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[10]~53_combout ))

	.dataa(gnd),
	.datab(\reg_file|mux0|out[10]~53_combout ),
	.datac(\FSM|SR1 [0]),
	.datad(\reg_file|mux0|out[10]~51_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[10]~54 .lut_mask = 16'hFC0C;
defparam \reg_file|mux0|out[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N0
cycloneive_lcell_comb \pc|PC_inc[1]~15 (
// Equation(s):
// \pc|PC_inc[1]~15_combout  = (\pc|PC_inc [0] & (\pc|PC_inc [1] $ (VCC))) # (!\pc|PC_inc [0] & (\pc|PC_inc [1] & VCC))
// \pc|PC_inc[1]~16  = CARRY((\pc|PC_inc [0] & \pc|PC_inc [1]))

	.dataa(\pc|PC_inc [0]),
	.datab(\pc|PC_inc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|PC_inc[1]~15_combout ),
	.cout(\pc|PC_inc[1]~16 ));
// synopsys translate_off
defparam \pc|PC_inc[1]~15 .lut_mask = 16'h6688;
defparam \pc|PC_inc[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y71_N1
dffeas \pc|PC_inc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[1] .is_wysiwyg = "true";
defparam \pc|PC_inc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N11
dffeas \pc|pc_reg|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_1|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N9
dffeas \pc|pc_reg|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_0|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N0
cycloneive_lcell_comb \eab|eabOut[0]~0 (
// Equation(s):
// \eab|eabOut[0]~0_combout  = (\ir|register|ff_0|Q~q  & (\pc|pc_reg|ff_0|Q~q  $ (VCC))) # (!\ir|register|ff_0|Q~q  & (\pc|pc_reg|ff_0|Q~q  & VCC))
// \eab|eabOut[0]~1  = CARRY((\ir|register|ff_0|Q~q  & \pc|pc_reg|ff_0|Q~q ))

	.dataa(\ir|register|ff_0|Q~q ),
	.datab(\pc|pc_reg|ff_0|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\eab|eabOut[0]~0_combout ),
	.cout(\eab|eabOut[0]~1 ));
// synopsys translate_off
defparam \eab|eabOut[0]~0 .lut_mask = 16'h6688;
defparam \eab|eabOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N2
cycloneive_lcell_comb \eab|eabOut[1]~2 (
// Equation(s):
// \eab|eabOut[1]~2_combout  = (\pc|pc_reg|ff_1|Q~q  & ((\ir|register|ff_1|Q~q  & (\eab|eabOut[0]~1  & VCC)) # (!\ir|register|ff_1|Q~q  & (!\eab|eabOut[0]~1 )))) # (!\pc|pc_reg|ff_1|Q~q  & ((\ir|register|ff_1|Q~q  & (!\eab|eabOut[0]~1 )) # 
// (!\ir|register|ff_1|Q~q  & ((\eab|eabOut[0]~1 ) # (GND)))))
// \eab|eabOut[1]~3  = CARRY((\pc|pc_reg|ff_1|Q~q  & (!\ir|register|ff_1|Q~q  & !\eab|eabOut[0]~1 )) # (!\pc|pc_reg|ff_1|Q~q  & ((!\eab|eabOut[0]~1 ) # (!\ir|register|ff_1|Q~q ))))

	.dataa(\pc|pc_reg|ff_1|Q~q ),
	.datab(\ir|register|ff_1|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[0]~1 ),
	.combout(\eab|eabOut[1]~2_combout ),
	.cout(\eab|eabOut[1]~3 ));
// synopsys translate_off
defparam \eab|eabOut[1]~2 .lut_mask = 16'h9617;
defparam \eab|eabOut[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N8
cycloneive_lcell_comb \reg_file|r7|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N9
dffeas \reg_file|r7|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y70_N20
cycloneive_lcell_comb \reg_file|r5|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y70_N21
dffeas \reg_file|r5|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N12
cycloneive_lcell_comb \reg_file|r1|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N13
dffeas \reg_file|r1|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N4
cycloneive_lcell_comb \reg_file|r3|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N5
dffeas \reg_file|r3|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N20
cycloneive_lcell_comb \reg_file|mux0|out[1]~5 (
// Equation(s):
// \reg_file|mux0|out[1]~5_combout  = (\FSM|SR1 [1] & ((\FSM|SR1 [2]) # ((\reg_file|r3|ff_1|Q~q )))) # (!\FSM|SR1 [1] & (!\FSM|SR1 [2] & (\reg_file|r1|ff_1|Q~q )))

	.dataa(\FSM|SR1 [1]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r1|ff_1|Q~q ),
	.datad(\reg_file|r3|ff_1|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~5 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N26
cycloneive_lcell_comb \reg_file|mux0|out[1]~6 (
// Equation(s):
// \reg_file|mux0|out[1]~6_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[1]~5_combout  & (\reg_file|r7|ff_1|Q~q )) # (!\reg_file|mux0|out[1]~5_combout  & ((\reg_file|r5|ff_1|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[1]~5_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|ff_1|Q~q ),
	.datac(\reg_file|r5|ff_1|Q~q ),
	.datad(\reg_file|mux0|out[1]~5_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~6 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N29
dffeas \reg_file|r2|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y68_N3
dffeas \reg_file|r6|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N0
cycloneive_lcell_comb \reg_file|r4|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r4|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r4|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r4|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y68_N1
dffeas \reg_file|r4|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N6
cycloneive_lcell_comb \reg_file|r0|ff_1|Q~feeder (
// Equation(s):
// \reg_file|r0|ff_1|Q~feeder_combout  = \tsb|Bus [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [1]),
	.cin(gnd),
	.combout(\reg_file|r0|ff_1|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_1|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r0|ff_1|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N7
dffeas \reg_file|r0|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_1|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_1|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N16
cycloneive_lcell_comb \reg_file|mux0|out[1]~7 (
// Equation(s):
// \reg_file|mux0|out[1]~7_combout  = (\FSM|SR1 [2] & ((\reg_file|r4|ff_1|Q~q ) # ((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (((\reg_file|r0|ff_1|Q~q  & !\FSM|SR1 [1]))))

	.dataa(\reg_file|r4|ff_1|Q~q ),
	.datab(\reg_file|r0|ff_1|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~7 .lut_mask = 16'hF0AC;
defparam \reg_file|mux0|out[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N2
cycloneive_lcell_comb \reg_file|mux0|out[1]~8 (
// Equation(s):
// \reg_file|mux0|out[1]~8_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[1]~7_combout  & ((\reg_file|r6|ff_1|Q~q ))) # (!\reg_file|mux0|out[1]~7_combout  & (\reg_file|r2|ff_1|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[1]~7_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|ff_1|Q~q ),
	.datac(\reg_file|r6|ff_1|Q~q ),
	.datad(\reg_file|mux0|out[1]~7_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~8 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N16
cycloneive_lcell_comb \tsb|Bus[1]~28 (
// Equation(s):
// \tsb|Bus[1]~28_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & (\reg_file|mux0|out[1]~6_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[1]~8_combout )))))

	.dataa(\reg_file|mux0|out[1]~6_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|SR1 [0]),
	.datad(\reg_file|mux0|out[1]~8_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~28 .lut_mask = 16'h2320;
defparam \tsb|Bus[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N12
cycloneive_lcell_comb \alu|adder_in_b[1]~6 (
// Equation(s):
// \alu|adder_in_b[1]~6_combout  = (\FSM|SR2 [1] & ((\FSM|SR2 [2]) # ((\reg_file|r3|ff_1|Q~q )))) # (!\FSM|SR2 [1] & (!\FSM|SR2 [2] & (\reg_file|r1|ff_1|Q~q )))

	.dataa(\FSM|SR2 [1]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_1|Q~q ),
	.datad(\reg_file|r3|ff_1|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~6 .lut_mask = 16'hBA98;
defparam \alu|adder_in_b[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y70_N6
cycloneive_lcell_comb \alu|adder_in_b[1]~7 (
// Equation(s):
// \alu|adder_in_b[1]~7_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[1]~6_combout  & (\reg_file|r7|ff_1|Q~q )) # (!\alu|adder_in_b[1]~6_combout  & ((\reg_file|r5|ff_1|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[1]~6_combout ))))

	.dataa(\reg_file|r7|ff_1|Q~q ),
	.datab(\reg_file|r5|ff_1|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[1]~6_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~7 .lut_mask = 16'hAFC0;
defparam \alu|adder_in_b[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N0
cycloneive_lcell_comb \alu|adder_in_b[1]~8 (
// Equation(s):
// \alu|adder_in_b[1]~8_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_1|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_1|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\reg_file|r0|ff_1|Q~q ),
	.datab(\reg_file|r4|ff_1|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~8 .lut_mask = 16'hF0CA;
defparam \alu|adder_in_b[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N18
cycloneive_lcell_comb \alu|adder_in_b[1]~9 (
// Equation(s):
// \alu|adder_in_b[1]~9_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[1]~8_combout  & ((\reg_file|r6|ff_1|Q~q ))) # (!\alu|adder_in_b[1]~8_combout  & (\reg_file|r2|ff_1|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[1]~8_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r2|ff_1|Q~q ),
	.datac(\reg_file|r6|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~8_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~9 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N30
cycloneive_lcell_comb \alu|adder_in_b[1]~10 (
// Equation(s):
// \alu|adder_in_b[1]~10_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[1]~7_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[1]~9_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[1]~7_combout ),
	.datad(\alu|adder_in_b[1]~9_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~10 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N16
cycloneive_lcell_comb \alu|adder_in_b[1]~11 (
// Equation(s):
// \alu|adder_in_b[1]~11_combout  = (\alu|adder_in_b[1]~10_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_1|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_1|Q~q ),
	.datad(\alu|adder_in_b[1]~10_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[1]~11 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N22
cycloneive_lcell_comb \reg_file|mux0|out[1]~9 (
// Equation(s):
// \reg_file|mux0|out[1]~9_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[1]~6_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[1]~8_combout ))

	.dataa(gnd),
	.datab(\reg_file|mux0|out[1]~8_combout ),
	.datac(\FSM|SR1 [0]),
	.datad(\reg_file|mux0|out[1]~6_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[1]~9 .lut_mask = 16'hFC0C;
defparam \reg_file|mux0|out[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N12
cycloneive_lcell_comb \reg_file|r2|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r2|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_0|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y70_N13
dffeas \reg_file|r2|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y68_N1
dffeas \reg_file|r6|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N17
dffeas \reg_file|r4|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N19
dffeas \reg_file|r0|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N18
cycloneive_lcell_comb \alu|adder_in_b[0]~2 (
// Equation(s):
// \alu|adder_in_b[0]~2_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_0|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_0|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_0|Q~q ),
	.datac(\reg_file|r0|ff_0|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~2 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N0
cycloneive_lcell_comb \alu|adder_in_b[0]~3 (
// Equation(s):
// \alu|adder_in_b[0]~3_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[0]~2_combout  & ((\reg_file|r6|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~2_combout  & (\reg_file|r2|ff_0|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[0]~2_combout ))))

	.dataa(\reg_file|r2|ff_0|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~2_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~3 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N24
cycloneive_lcell_comb \reg_file|r5|ff_0|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_0|Q~feeder_combout  = \tsb|Bus [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [0]),
	.cin(gnd),
	.combout(\reg_file|r5|ff_0|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_0|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r5|ff_0|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y70_N25
dffeas \reg_file|r5|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_0|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y69_N1
dffeas \reg_file|r7|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N9
dffeas \reg_file|r3|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N23
dffeas \reg_file|r1|ff_0|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_0|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_0|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_0|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N22
cycloneive_lcell_comb \alu|adder_in_b[0]~0 (
// Equation(s):
// \alu|adder_in_b[0]~0_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_0|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_0|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|ff_0|Q~q ),
	.datac(\reg_file|r1|ff_0|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~0 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N0
cycloneive_lcell_comb \alu|adder_in_b[0]~1 (
// Equation(s):
// \alu|adder_in_b[0]~1_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\alu|adder_in_b[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[0]~0_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_0|Q~q ),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~1 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N24
cycloneive_lcell_comb \alu|adder_in_b[0]~4 (
// Equation(s):
// \alu|adder_in_b[0]~4_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[0]~1_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[0]~3_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[0]~3_combout ),
	.datad(\alu|adder_in_b[0]~1_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~4 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N6
cycloneive_lcell_comb \alu|adder_in_b[0]~5 (
// Equation(s):
// \alu|adder_in_b[0]~5_combout  = (\alu|adder_in_b[0]~4_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_0|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_0|Q~q ),
	.datad(\alu|adder_in_b[0]~4_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[0]~5 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N16
cycloneive_lcell_comb \reg_file|mux0|out[0]~2 (
// Equation(s):
// \reg_file|mux0|out[0]~2_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_0|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_0|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_0|Q~q ),
	.datac(\reg_file|r4|ff_0|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~2 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N14
cycloneive_lcell_comb \reg_file|mux0|out[0]~3 (
// Equation(s):
// \reg_file|mux0|out[0]~3_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[0]~2_combout  & (\reg_file|r6|ff_0|Q~q )) # (!\reg_file|mux0|out[0]~2_combout  & ((\reg_file|r2|ff_0|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[0]~2_combout ))))

	.dataa(\reg_file|r6|ff_0|Q~q ),
	.datab(\reg_file|r2|ff_0|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[0]~2_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~3 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N8
cycloneive_lcell_comb \reg_file|mux0|out[0]~0 (
// Equation(s):
// \reg_file|mux0|out[0]~0_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_0|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_0|Q~q ))))

	.dataa(\reg_file|r1|ff_0|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|ff_0|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~0 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N18
cycloneive_lcell_comb \reg_file|mux0|out[0]~1 (
// Equation(s):
// \reg_file|mux0|out[0]~1_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[0]~0_combout  & ((\reg_file|r7|ff_0|Q~q ))) # (!\reg_file|mux0|out[0]~0_combout  & (\reg_file|r5|ff_0|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[0]~0_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_0|Q~q ),
	.datac(\reg_file|r7|ff_0|Q~q ),
	.datad(\reg_file|mux0|out[0]~0_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~1 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N28
cycloneive_lcell_comb \reg_file|mux0|out[0]~4 (
// Equation(s):
// \reg_file|mux0|out[0]~4_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[0]~1_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[0]~3_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[0]~3_combout ),
	.datad(\reg_file|mux0|out[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[0]~4 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N0
cycloneive_lcell_comb \alu|Add0~0 (
// Equation(s):
// \alu|Add0~0_combout  = (\alu|adder_in_b[0]~5_combout  & (\reg_file|mux0|out[0]~4_combout  $ (VCC))) # (!\alu|adder_in_b[0]~5_combout  & (\reg_file|mux0|out[0]~4_combout  & VCC))
// \alu|Add0~1  = CARRY((\alu|adder_in_b[0]~5_combout  & \reg_file|mux0|out[0]~4_combout ))

	.dataa(\alu|adder_in_b[0]~5_combout ),
	.datab(\reg_file|mux0|out[0]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Add0~0_combout ),
	.cout(\alu|Add0~1 ));
// synopsys translate_off
defparam \alu|Add0~0 .lut_mask = 16'h6688;
defparam \alu|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N2
cycloneive_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\alu|adder_in_b[1]~11_combout  & ((\reg_file|mux0|out[1]~9_combout  & (\alu|Add0~1  & VCC)) # (!\reg_file|mux0|out[1]~9_combout  & (!\alu|Add0~1 )))) # (!\alu|adder_in_b[1]~11_combout  & ((\reg_file|mux0|out[1]~9_combout  & 
// (!\alu|Add0~1 )) # (!\reg_file|mux0|out[1]~9_combout  & ((\alu|Add0~1 ) # (GND)))))
// \alu|Add0~3  = CARRY((\alu|adder_in_b[1]~11_combout  & (!\reg_file|mux0|out[1]~9_combout  & !\alu|Add0~1 )) # (!\alu|adder_in_b[1]~11_combout  & ((!\alu|Add0~1 ) # (!\reg_file|mux0|out[1]~9_combout ))))

	.dataa(\alu|adder_in_b[1]~11_combout ),
	.datab(\reg_file|mux0|out[1]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~1 ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N2
cycloneive_lcell_comb \tsb|Bus[1]~27 (
// Equation(s):
// \tsb|Bus[1]~27_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[1]~9_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~2_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\reg_file|mux0|out[1]~9_combout ),
	.datac(\alu|Add0~2_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~27 .lut_mask = 16'h7200;
defparam \tsb|Bus[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N0
cycloneive_lcell_comb \tsb|Bus[1]~29 (
// Equation(s):
// \tsb|Bus[1]~29_combout  = (\tsb|Bus[1]~27_combout ) # ((\tsb|Bus[1]~28_combout  & ((\alu|adder_in_b[1]~11_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[1]~28_combout ),
	.datab(\alu|adder_in_b[1]~11_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\tsb|Bus[1]~27_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~29 .lut_mask = 16'hFF8A;
defparam \tsb|Bus[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N22
cycloneive_lcell_comb \tsb|Bus[1]~30 (
// Equation(s):
// \tsb|Bus[1]~30_combout  = (\tsb|Bus[10]~22_combout  & ((\pc|pc_reg|ff_1|Q~q ) # ((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & (((!\tsb|Bus[10]~23_combout  & \tsb|Bus[1]~29_combout ))))

	.dataa(\pc|pc_reg|ff_1|Q~q ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\tsb|Bus[1]~29_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~30 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N16
cycloneive_lcell_comb \tsb|Bus[1]~31 (
// Equation(s):
// \tsb|Bus[1]~31_combout  = (\tsb|Bus[1]~30_combout  & ((\eab|eabOut[1]~2_combout ) # ((!\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[1]~30_combout  & (((\memory|MDR_reg|ff_1|Q~q  & \tsb|Bus[10]~23_combout ))))

	.dataa(\eab|eabOut[1]~2_combout ),
	.datab(\tsb|Bus[1]~30_combout ),
	.datac(\memory|MDR_reg|ff_1|Q~q ),
	.datad(\tsb|Bus[10]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1]~31 .lut_mask = 16'hB8CC;
defparam \tsb|Bus[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N4
cycloneive_lcell_comb \tsb|Bus[1] (
// Equation(s):
// \tsb|Bus [1] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[1]~31_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [1])))

	.dataa(gnd),
	.datab(\tsb|Bus[1]~31_combout ),
	.datac(\tsb|Bus [1]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [1]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[1] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N29
dffeas \ir|register|ff_1|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_1|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_1|Q .is_wysiwyg = "true";
defparam \ir|register|ff_1|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N18
cycloneive_lcell_comb \FSM|SR2[1]~feeder (
// Equation(s):
// \FSM|SR2[1]~feeder_combout  = \ir|register|ff_1|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir|register|ff_1|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|SR2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[1]~feeder .lut_mask = 16'hF0F0;
defparam \FSM|SR2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y68_N19
dffeas \FSM|SR2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[1] .is_wysiwyg = "true";
defparam \FSM|SR2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N6
cycloneive_lcell_comb \alu|adder_in_b[10]~57 (
// Equation(s):
// \alu|adder_in_b[10]~57_combout  = (\FSM|SR2 [2] & (((\reg_file|r4|ff_10|Q~q ) # (\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_10|Q~q  & ((!\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r0|ff_10|Q~q ),
	.datac(\reg_file|r4|ff_10|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~57 .lut_mask = 16'hAAE4;
defparam \alu|adder_in_b[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N18
cycloneive_lcell_comb \alu|adder_in_b[10]~58 (
// Equation(s):
// \alu|adder_in_b[10]~58_combout  = (\alu|adder_in_b[10]~57_combout  & (((\reg_file|r6|ff_10|Q~q ) # (!\FSM|SR2 [1])))) # (!\alu|adder_in_b[10]~57_combout  & (\reg_file|r2|ff_10|Q~q  & ((\FSM|SR2 [1]))))

	.dataa(\alu|adder_in_b[10]~57_combout ),
	.datab(\reg_file|r2|ff_10|Q~q ),
	.datac(\reg_file|r6|ff_10|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~58 .lut_mask = 16'hE4AA;
defparam \alu|adder_in_b[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N28
cycloneive_lcell_comb \alu|adder_in_b[10]~55 (
// Equation(s):
// \alu|adder_in_b[10]~55_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2]) # (\reg_file|r3|ff_10|Q~q )))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_10|Q~q  & (!\FSM|SR2 [2])))

	.dataa(\reg_file|r1|ff_10|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\FSM|SR2 [2]),
	.datad(\reg_file|r3|ff_10|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~55 .lut_mask = 16'hCEC2;
defparam \alu|adder_in_b[10]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N2
cycloneive_lcell_comb \alu|adder_in_b[10]~56 (
// Equation(s):
// \alu|adder_in_b[10]~56_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[10]~55_combout  & ((\reg_file|r7|ff_10|Q~q ))) # (!\alu|adder_in_b[10]~55_combout  & (\reg_file|r5|ff_10|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[10]~55_combout ))))

	.dataa(\reg_file|r5|ff_10|Q~q ),
	.datab(\reg_file|r7|ff_10|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[10]~55_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~56 .lut_mask = 16'hCFA0;
defparam \alu|adder_in_b[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N16
cycloneive_lcell_comb \alu|adder_in_b[10]~59 (
// Equation(s):
// \alu|adder_in_b[10]~59_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[10]~56_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[10]~58_combout )))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[10]~58_combout ),
	.datad(\alu|adder_in_b[10]~56_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[10]~59 .lut_mask = 16'hFEBA;
defparam \alu|adder_in_b[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N9
dffeas \reg_file|r5|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y68_N5
dffeas \reg_file|r7|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N28
cycloneive_lcell_comb \reg_file|r3|ff_9|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_9|Q~feeder_combout  = \tsb|Bus [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [9]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_9|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_9|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|ff_9|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y68_N29
dffeas \reg_file|r3|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_9|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y68_N31
dffeas \reg_file|r1|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N24
cycloneive_lcell_comb \alu|adder_in_b[9]~50 (
// Equation(s):
// \alu|adder_in_b[9]~50_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|ff_9|Q~q ) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((\reg_file|r1|ff_9|Q~q  & !\FSM|SR2 [2]))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r3|ff_9|Q~q ),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~50 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[9]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N4
cycloneive_lcell_comb \alu|adder_in_b[9]~51 (
// Equation(s):
// \alu|adder_in_b[9]~51_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[9]~50_combout  & ((\reg_file|r7|ff_9|Q~q ))) # (!\alu|adder_in_b[9]~50_combout  & (\reg_file|r5|ff_9|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[9]~50_combout ))))

	.dataa(\reg_file|r5|ff_9|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r7|ff_9|Q~q ),
	.datad(\alu|adder_in_b[9]~50_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~51 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[9]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N9
dffeas \reg_file|r6|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N13
dffeas \reg_file|r2|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N23
dffeas \reg_file|r4|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N11
dffeas \reg_file|r0|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_9|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N10
cycloneive_lcell_comb \alu|adder_in_b[9]~52 (
// Equation(s):
// \alu|adder_in_b[9]~52_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_9|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_9|Q~q )))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|ff_9|Q~q ),
	.datac(\reg_file|r0|ff_9|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~52 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N12
cycloneive_lcell_comb \alu|adder_in_b[9]~53 (
// Equation(s):
// \alu|adder_in_b[9]~53_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[9]~52_combout  & (\reg_file|r6|ff_9|Q~q )) # (!\alu|adder_in_b[9]~52_combout  & ((\reg_file|r2|ff_9|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[9]~52_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_9|Q~q ),
	.datac(\reg_file|r2|ff_9|Q~q ),
	.datad(\alu|adder_in_b[9]~52_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~53 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N12
cycloneive_lcell_comb \alu|adder_in_b[9]~54 (
// Equation(s):
// \alu|adder_in_b[9]~54_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & (\alu|adder_in_b[9]~51_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[9]~53_combout ))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[9]~51_combout ),
	.datad(\alu|adder_in_b[9]~53_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[9]~54 .lut_mask = 16'hFDEC;
defparam \alu|adder_in_b[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N30
cycloneive_lcell_comb \reg_file|mux0|out[9]~45 (
// Equation(s):
// \reg_file|mux0|out[9]~45_combout  = (\FSM|SR1 [1] & ((\FSM|SR1 [2]) # ((\reg_file|r3|ff_9|Q~q )))) # (!\FSM|SR1 [1] & (!\FSM|SR1 [2] & (\reg_file|r1|ff_9|Q~q )))

	.dataa(\FSM|SR1 [1]),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r1|ff_9|Q~q ),
	.datad(\reg_file|r3|ff_9|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~45 .lut_mask = 16'hBA98;
defparam \reg_file|mux0|out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N8
cycloneive_lcell_comb \reg_file|mux0|out[9]~46 (
// Equation(s):
// \reg_file|mux0|out[9]~46_combout  = (\reg_file|mux0|out[9]~45_combout  & ((\reg_file|r7|ff_9|Q~q ) # ((!\FSM|SR1 [2])))) # (!\reg_file|mux0|out[9]~45_combout  & (((\reg_file|r5|ff_9|Q~q  & \FSM|SR1 [2]))))

	.dataa(\reg_file|mux0|out[9]~45_combout ),
	.datab(\reg_file|r7|ff_9|Q~q ),
	.datac(\reg_file|r5|ff_9|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~46 .lut_mask = 16'hD8AA;
defparam \reg_file|mux0|out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N22
cycloneive_lcell_comb \reg_file|mux0|out[9]~47 (
// Equation(s):
// \reg_file|mux0|out[9]~47_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_9|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_9|Q~q ))))

	.dataa(\reg_file|r0|ff_9|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_9|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~47 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N8
cycloneive_lcell_comb \reg_file|mux0|out[9]~48 (
// Equation(s):
// \reg_file|mux0|out[9]~48_combout  = (\reg_file|mux0|out[9]~47_combout  & (((\reg_file|r6|ff_9|Q~q )) # (!\FSM|SR1 [1]))) # (!\reg_file|mux0|out[9]~47_combout  & (\FSM|SR1 [1] & ((\reg_file|r2|ff_9|Q~q ))))

	.dataa(\reg_file|mux0|out[9]~47_combout ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_9|Q~q ),
	.datad(\reg_file|r2|ff_9|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~48 .lut_mask = 16'hE6A2;
defparam \reg_file|mux0|out[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N2
cycloneive_lcell_comb \reg_file|mux0|out[9]~49 (
// Equation(s):
// \reg_file|mux0|out[9]~49_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[9]~46_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[9]~48_combout )))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[9]~46_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[9]~48_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[9]~49 .lut_mask = 16'hDD88;
defparam \reg_file|mux0|out[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N21
dffeas \reg_file|r7|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y68_N11
dffeas \reg_file|r5|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N31
dffeas \reg_file|r1|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N25
dffeas \reg_file|r3|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N24
cycloneive_lcell_comb \alu|adder_in_b[8]~45 (
// Equation(s):
// \alu|adder_in_b[8]~45_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_8|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_8|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|ff_8|Q~q ),
	.datac(\reg_file|r3|ff_8|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~45 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[8]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N10
cycloneive_lcell_comb \alu|adder_in_b[8]~46 (
// Equation(s):
// \alu|adder_in_b[8]~46_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[8]~45_combout  & (\reg_file|r7|ff_8|Q~q )) # (!\alu|adder_in_b[8]~45_combout  & ((\reg_file|r5|ff_8|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[8]~45_combout ))))

	.dataa(\reg_file|r7|ff_8|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r5|ff_8|Q~q ),
	.datad(\alu|adder_in_b[8]~45_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~46 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[8]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N19
dffeas \reg_file|r2|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N29
dffeas \reg_file|r6|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N30
cycloneive_lcell_comb \reg_file|r4|ff_8|Q~feeder (
// Equation(s):
// \reg_file|r4|ff_8|Q~feeder_combout  = \tsb|Bus [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r4|ff_8|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r4|ff_8|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r4|ff_8|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N31
dffeas \reg_file|r4|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r4|ff_8|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N21
dffeas \reg_file|r0|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_8|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N20
cycloneive_lcell_comb \alu|adder_in_b[8]~47 (
// Equation(s):
// \alu|adder_in_b[8]~47_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_8|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_8|Q~q )))))

	.dataa(\reg_file|r4|ff_8|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r0|ff_8|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~47 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[8]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N28
cycloneive_lcell_comb \alu|adder_in_b[8]~48 (
// Equation(s):
// \alu|adder_in_b[8]~48_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[8]~47_combout  & ((\reg_file|r6|ff_8|Q~q ))) # (!\alu|adder_in_b[8]~47_combout  & (\reg_file|r2|ff_8|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[8]~47_combout ))))

	.dataa(\reg_file|r2|ff_8|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_8|Q~q ),
	.datad(\alu|adder_in_b[8]~47_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~48 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N4
cycloneive_lcell_comb \alu|adder_in_b[8]~49 (
// Equation(s):
// \alu|adder_in_b[8]~49_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & (\alu|adder_in_b[8]~46_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[8]~48_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[8]~46_combout ),
	.datad(\alu|adder_in_b[8]~48_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[8]~49 .lut_mask = 16'hFBEA;
defparam \alu|adder_in_b[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N1
dffeas \reg_file|r5|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N27
dffeas \reg_file|r1|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N13
dffeas \reg_file|r3|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N12
cycloneive_lcell_comb \alu|adder_in_b[7]~40 (
// Equation(s):
// \alu|adder_in_b[7]~40_combout  = (\FSM|SR2 [1] & (((\reg_file|r3|ff_7|Q~q ) # (\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_7|Q~q  & ((!\FSM|SR2 [2]))))

	.dataa(\reg_file|r1|ff_7|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r3|ff_7|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~40 .lut_mask = 16'hCCE2;
defparam \alu|adder_in_b[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N10
cycloneive_lcell_comb \reg_file|r7|ff_7|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_7|Q~feeder_combout  = \tsb|Bus [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [7]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_7|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_7|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_7|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N11
dffeas \reg_file|r7|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_7|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N22
cycloneive_lcell_comb \alu|adder_in_b[7]~41 (
// Equation(s):
// \alu|adder_in_b[7]~41_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[7]~40_combout  & ((\reg_file|r7|ff_7|Q~q ))) # (!\alu|adder_in_b[7]~40_combout  & (\reg_file|r5|ff_7|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[7]~40_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_7|Q~q ),
	.datac(\alu|adder_in_b[7]~40_combout ),
	.datad(\reg_file|r7|ff_7|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~41 .lut_mask = 16'hF858;
defparam \alu|adder_in_b[7]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N5
dffeas \reg_file|r6|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N3
dffeas \reg_file|r0|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N7
dffeas \reg_file|r4|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N2
cycloneive_lcell_comb \alu|adder_in_b[7]~42 (
// Equation(s):
// \alu|adder_in_b[7]~42_combout  = (\FSM|SR2 [1] & (\FSM|SR2 [2])) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & ((\reg_file|r4|ff_7|Q~q ))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_7|Q~q ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r0|ff_7|Q~q ),
	.datad(\reg_file|r4|ff_7|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~42 .lut_mask = 16'hDC98;
defparam \alu|adder_in_b[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N20
cycloneive_lcell_comb \alu|adder_in_b[7]~43 (
// Equation(s):
// \alu|adder_in_b[7]~43_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[7]~42_combout  & (\reg_file|r6|ff_7|Q~q )) # (!\alu|adder_in_b[7]~42_combout  & ((\reg_file|r2|ff_7|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[7]~42_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_7|Q~q ),
	.datac(\reg_file|r2|ff_7|Q~q ),
	.datad(\alu|adder_in_b[7]~42_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~43 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N4
cycloneive_lcell_comb \alu|adder_in_b[7]~44 (
// Equation(s):
// \alu|adder_in_b[7]~44_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & (\alu|adder_in_b[7]~41_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[7]~43_combout ))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[7]~41_combout ),
	.datad(\alu|adder_in_b[7]~43_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[7]~44 .lut_mask = 16'hFDEC;
defparam \alu|adder_in_b[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N21
dffeas \reg_file|r6|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N23
dffeas \reg_file|r0|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N19
dffeas \reg_file|r4|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N18
cycloneive_lcell_comb \reg_file|mux0|out[6]~32 (
// Equation(s):
// \reg_file|mux0|out[6]~32_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_6|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_6|Q~q ))))

	.dataa(\reg_file|r0|ff_6|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_6|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~32 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N1
dffeas \reg_file|r2|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N0
cycloneive_lcell_comb \reg_file|mux0|out[6]~33 (
// Equation(s):
// \reg_file|mux0|out[6]~33_combout  = (\reg_file|mux0|out[6]~32_combout  & ((\reg_file|r6|ff_6|Q~q ) # ((!\FSM|SR1 [1])))) # (!\reg_file|mux0|out[6]~32_combout  & (((\reg_file|r2|ff_6|Q~q  & \FSM|SR1 [1]))))

	.dataa(\reg_file|r6|ff_6|Q~q ),
	.datab(\reg_file|mux0|out[6]~32_combout ),
	.datac(\reg_file|r2|ff_6|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~33 .lut_mask = 16'hB8CC;
defparam \reg_file|mux0|out[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N30
cycloneive_lcell_comb \reg_file|r7|ff_6|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_6|Q~feeder_combout  = \tsb|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r7|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_6|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r7|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N31
dffeas \reg_file|r7|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y69_N27
dffeas \reg_file|r5|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N3
dffeas \reg_file|r3|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N16
cycloneive_lcell_comb \reg_file|r1|ff_6|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_6|Q~feeder_combout  = \tsb|Bus [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [6]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_6|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_6|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_6|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N17
dffeas \reg_file|r1|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_6|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_6|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N2
cycloneive_lcell_comb \reg_file|mux0|out[6]~30 (
// Equation(s):
// \reg_file|mux0|out[6]~30_combout  = (\FSM|SR1 [1] & ((\reg_file|r3|ff_6|Q~q ) # ((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & (((\reg_file|r1|ff_6|Q~q  & !\FSM|SR1 [2]))))

	.dataa(\reg_file|r3|ff_6|Q~q ),
	.datab(\reg_file|r1|ff_6|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~30 .lut_mask = 16'hF0AC;
defparam \reg_file|mux0|out[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N24
cycloneive_lcell_comb \reg_file|mux0|out[6]~31 (
// Equation(s):
// \reg_file|mux0|out[6]~31_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[6]~30_combout  & (\reg_file|r7|ff_6|Q~q )) # (!\reg_file|mux0|out[6]~30_combout  & ((\reg_file|r5|ff_6|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[6]~30_combout ))))

	.dataa(\reg_file|r7|ff_6|Q~q ),
	.datab(\reg_file|r5|ff_6|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\reg_file|mux0|out[6]~30_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~31 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N28
cycloneive_lcell_comb \reg_file|mux0|out[6]~34 (
// Equation(s):
// \reg_file|mux0|out[6]~34_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[6]~31_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[6]~33_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[6]~33_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[6]~31_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[6]~34 .lut_mask = 16'hEE44;
defparam \reg_file|mux0|out[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N3
dffeas \reg_file|r6|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N17
dffeas \reg_file|r2|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N17
dffeas \reg_file|r4|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y69_N11
dffeas \reg_file|r0|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N10
cycloneive_lcell_comb \alu|adder_in_b[5]~32 (
// Equation(s):
// \alu|adder_in_b[5]~32_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_5|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_5|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\reg_file|r4|ff_5|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r0|ff_5|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~32 .lut_mask = 16'hCCB8;
defparam \alu|adder_in_b[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N16
cycloneive_lcell_comb \alu|adder_in_b[5]~33 (
// Equation(s):
// \alu|adder_in_b[5]~33_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[5]~32_combout  & (\reg_file|r6|ff_5|Q~q )) # (!\alu|adder_in_b[5]~32_combout  & ((\reg_file|r2|ff_5|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[5]~32_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_5|Q~q ),
	.datac(\reg_file|r2|ff_5|Q~q ),
	.datad(\alu|adder_in_b[5]~32_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~33 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N27
dffeas \reg_file|r5|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N20
cycloneive_lcell_comb \reg_file|r1|ff_5|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_5|Q~feeder_combout  = \tsb|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_5|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|ff_5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N21
dffeas \reg_file|r1|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N17
dffeas \reg_file|r3|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N16
cycloneive_lcell_comb \alu|adder_in_b[5]~30 (
// Equation(s):
// \alu|adder_in_b[5]~30_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_5|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_5|Q~q ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r1|ff_5|Q~q ),
	.datac(\reg_file|r3|ff_5|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~30 .lut_mask = 16'hFA44;
defparam \alu|adder_in_b[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N2
cycloneive_lcell_comb \alu|adder_in_b[5]~31 (
// Equation(s):
// \alu|adder_in_b[5]~31_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[5]~30_combout  & ((\reg_file|r7|ff_5|Q~q ))) # (!\alu|adder_in_b[5]~30_combout  & (\reg_file|r5|ff_5|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[5]~30_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_5|Q~q ),
	.datac(\reg_file|r7|ff_5|Q~q ),
	.datad(\alu|adder_in_b[5]~30_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~31 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N16
cycloneive_lcell_comb \alu|adder_in_b[5]~34 (
// Equation(s):
// \alu|adder_in_b[5]~34_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[5]~31_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[5]~33_combout )))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[5]~33_combout ),
	.datad(\alu|adder_in_b[5]~31_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[5]~34 .lut_mask = 16'hFEBA;
defparam \alu|adder_in_b[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N21
dffeas \reg_file|r5|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N15
dffeas \reg_file|r1|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N21
dffeas \reg_file|r3|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N20
cycloneive_lcell_comb \reg_file|mux0|out[4]~20 (
// Equation(s):
// \reg_file|mux0|out[4]~20_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_4|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_4|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_4|Q~q ),
	.datac(\reg_file|r3|ff_4|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~20 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N15
dffeas \reg_file|r7|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N28
cycloneive_lcell_comb \reg_file|mux0|out[4]~21 (
// Equation(s):
// \reg_file|mux0|out[4]~21_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[4]~20_combout  & ((\reg_file|r7|ff_4|Q~q ))) # (!\reg_file|mux0|out[4]~20_combout  & (\reg_file|r5|ff_4|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[4]~20_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_4|Q~q ),
	.datac(\reg_file|mux0|out[4]~20_combout ),
	.datad(\reg_file|r7|ff_4|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~21 .lut_mask = 16'hF858;
defparam \reg_file|mux0|out[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N14
cycloneive_lcell_comb \tsb|Bus[4]~40 (
// Equation(s):
// \tsb|Bus[4]~40_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & (\reg_file|mux0|out[4]~21_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~23_combout )))))

	.dataa(\reg_file|mux0|out[4]~21_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[4]~23_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~40 .lut_mask = 16'h00B8;
defparam \tsb|Bus[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N1
dffeas \ir|register|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_4|Q .is_wysiwyg = "true";
defparam \ir|register|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N14
cycloneive_lcell_comb \alu|adder_in_b[4]~24 (
// Equation(s):
// \alu|adder_in_b[4]~24_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_4|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_4|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|ff_4|Q~q ),
	.datac(\reg_file|r1|ff_4|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~24 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N14
cycloneive_lcell_comb \alu|adder_in_b[4]~25 (
// Equation(s):
// \alu|adder_in_b[4]~25_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[4]~24_combout  & ((\reg_file|r7|ff_4|Q~q ))) # (!\alu|adder_in_b[4]~24_combout  & (\reg_file|r5|ff_4|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[4]~24_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_4|Q~q ),
	.datac(\reg_file|r7|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~24_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~25 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N5
dffeas \reg_file|r2|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N15
dffeas \reg_file|r4|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N9
dffeas \reg_file|r0|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N8
cycloneive_lcell_comb \alu|adder_in_b[4]~26 (
// Equation(s):
// \alu|adder_in_b[4]~26_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_4|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_4|Q~q )))))

	.dataa(\reg_file|r4|ff_4|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r0|ff_4|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~26 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N24
cycloneive_lcell_comb \alu|adder_in_b[4]~27 (
// Equation(s):
// \alu|adder_in_b[4]~27_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[4]~26_combout  & ((\reg_file|r6|ff_4|Q~q ))) # (!\alu|adder_in_b[4]~26_combout  & (\reg_file|r2|ff_4|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[4]~26_combout ))))

	.dataa(\reg_file|r2|ff_4|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~26_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~27 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N18
cycloneive_lcell_comb \alu|adder_in_b[4]~28 (
// Equation(s):
// \alu|adder_in_b[4]~28_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[4]~25_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[4]~27_combout )))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[4]~25_combout ),
	.datad(\alu|adder_in_b[4]~27_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~28 .lut_mask = 16'h5140;
defparam \alu|adder_in_b[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N0
cycloneive_lcell_comb \alu|adder_in_b[4]~29 (
// Equation(s):
// \alu|adder_in_b[4]~29_combout  = (\alu|adder_in_b[4]~28_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_4|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_4|Q~q ),
	.datad(\alu|adder_in_b[4]~28_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[4]~29 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N10
cycloneive_lcell_comb \pc|pc_reg|ff_3|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_3|Q~feeder_combout  = \pc|PC_inc [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [3]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_3|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N11
dffeas \pc|pc_reg|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_3|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N8
cycloneive_lcell_comb \reg_file|r6|ff_3|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_3|Q~feeder_combout  = \tsb|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_3|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|ff_3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y68_N9
dffeas \reg_file|r6|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N4
cycloneive_lcell_comb \reg_file|r0|ff_3|Q~feeder (
// Equation(s):
// \reg_file|r0|ff_3|Q~feeder_combout  = \tsb|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r0|ff_3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r0|ff_3|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r0|ff_3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y68_N5
dffeas \reg_file|r0|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r0|ff_3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N27
dffeas \reg_file|r4|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N26
cycloneive_lcell_comb \reg_file|mux0|out[3]~17 (
// Equation(s):
// \reg_file|mux0|out[3]~17_combout  = (\FSM|SR1 [2] & (((\reg_file|r4|ff_3|Q~q ) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_3|Q~q  & ((!\FSM|SR1 [1]))))

	.dataa(\reg_file|r0|ff_3|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r4|ff_3|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~17_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~17 .lut_mask = 16'hCCE2;
defparam \reg_file|mux0|out[3]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N26
cycloneive_lcell_comb \reg_file|r2|ff_3|Q~feeder (
// Equation(s):
// \reg_file|r2|ff_3|Q~feeder_combout  = \tsb|Bus [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [3]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_3|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_3|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|ff_3|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y68_N27
dffeas \reg_file|r2|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_3|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N10
cycloneive_lcell_comb \reg_file|mux0|out[3]~18 (
// Equation(s):
// \reg_file|mux0|out[3]~18_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[3]~17_combout  & (\reg_file|r6|ff_3|Q~q )) # (!\reg_file|mux0|out[3]~17_combout  & ((\reg_file|r2|ff_3|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[3]~17_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_3|Q~q ),
	.datac(\reg_file|mux0|out[3]~17_combout ),
	.datad(\reg_file|r2|ff_3|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~18 .lut_mask = 16'hDAD0;
defparam \reg_file|mux0|out[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N5
dffeas \reg_file|r7|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y69_N11
dffeas \reg_file|r5|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y69_N13
dffeas \reg_file|r1|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N19
dffeas \reg_file|r3|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_3|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N18
cycloneive_lcell_comb \reg_file|mux0|out[3]~15 (
// Equation(s):
// \reg_file|mux0|out[3]~15_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_3|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_3|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_3|Q~q ),
	.datac(\reg_file|r3|ff_3|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~15 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N6
cycloneive_lcell_comb \reg_file|mux0|out[3]~16 (
// Equation(s):
// \reg_file|mux0|out[3]~16_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[3]~15_combout  & (\reg_file|r7|ff_3|Q~q )) # (!\reg_file|mux0|out[3]~15_combout  & ((\reg_file|r5|ff_3|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[3]~15_combout ))))

	.dataa(\reg_file|r7|ff_3|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_3|Q~q ),
	.datad(\reg_file|mux0|out[3]~15_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~16 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N20
cycloneive_lcell_comb \reg_file|mux0|out[3]~19 (
// Equation(s):
// \reg_file|mux0|out[3]~19_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[3]~16_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[3]~18_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(\reg_file|mux0|out[3]~18_combout ),
	.datac(gnd),
	.datad(\reg_file|mux0|out[3]~16_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[3]~19 .lut_mask = 16'hEE44;
defparam \reg_file|mux0|out[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N21
dffeas \reg_file|r7|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y69_N21
dffeas \reg_file|r5|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N1
dffeas \reg_file|r1|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y68_N7
dffeas \reg_file|r3|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N6
cycloneive_lcell_comb \reg_file|mux0|out[2]~10 (
// Equation(s):
// \reg_file|mux0|out[2]~10_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_2|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_2|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_2|Q~q ),
	.datac(\reg_file|r3|ff_2|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~10 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N6
cycloneive_lcell_comb \reg_file|mux0|out[2]~11 (
// Equation(s):
// \reg_file|mux0|out[2]~11_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[2]~10_combout  & (\reg_file|r7|ff_2|Q~q )) # (!\reg_file|mux0|out[2]~10_combout  & ((\reg_file|r5|ff_2|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[2]~10_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|ff_2|Q~q ),
	.datac(\reg_file|r5|ff_2|Q~q ),
	.datad(\reg_file|mux0|out[2]~10_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~11 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N8
cycloneive_lcell_comb \reg_file|mux0|out[2]~14 (
// Equation(s):
// \reg_file|mux0|out[2]~14_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~11_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[2]~13_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[2]~13_combout ),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~14 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N20
cycloneive_lcell_comb \reg_file|r2|ff_2|Q~feeder (
// Equation(s):
// \reg_file|r2|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\reg_file|r2|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r2|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r2|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y70_N21
dffeas \reg_file|r2|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r2|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N23
dffeas \reg_file|r4|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N21
dffeas \reg_file|r0|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N20
cycloneive_lcell_comb \alu|adder_in_b[2]~14 (
// Equation(s):
// \alu|adder_in_b[2]~14_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_2|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_2|Q~q )))))

	.dataa(\reg_file|r4|ff_2|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r0|ff_2|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~14 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N2
cycloneive_lcell_comb \alu|adder_in_b[2]~15 (
// Equation(s):
// \alu|adder_in_b[2]~15_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[2]~14_combout  & (\reg_file|r6|ff_2|Q~q )) # (!\alu|adder_in_b[2]~14_combout  & ((\reg_file|r2|ff_2|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[2]~14_combout ))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r6|ff_2|Q~q ),
	.datac(\reg_file|r2|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~14_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~15 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N0
cycloneive_lcell_comb \alu|adder_in_b[2]~12 (
// Equation(s):
// \alu|adder_in_b[2]~12_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_2|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_2|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|ff_2|Q~q ),
	.datac(\reg_file|r1|ff_2|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~12 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N20
cycloneive_lcell_comb \alu|adder_in_b[2]~13 (
// Equation(s):
// \alu|adder_in_b[2]~13_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[2]~12_combout  & ((\reg_file|r7|ff_2|Q~q ))) # (!\alu|adder_in_b[2]~12_combout  & (\reg_file|r5|ff_2|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[2]~12_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r5|ff_2|Q~q ),
	.datac(\reg_file|r7|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~12_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~13 .lut_mask = 16'hF588;
defparam \alu|adder_in_b[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N24
cycloneive_lcell_comb \alu|adder_in_b[2]~16 (
// Equation(s):
// \alu|adder_in_b[2]~16_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & ((\alu|adder_in_b[2]~13_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[2]~15_combout ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[2]~15_combout ),
	.datad(\alu|adder_in_b[2]~13_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~16 .lut_mask = 16'h5410;
defparam \alu|adder_in_b[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N28
cycloneive_lcell_comb \alu|adder_in_b[2]~17 (
// Equation(s):
// \alu|adder_in_b[2]~17_combout  = (\alu|adder_in_b[2]~16_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_2|Q~q ))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(gnd),
	.datac(\ir|register|ff_2|Q~q ),
	.datad(\alu|adder_in_b[2]~16_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[2]~17 .lut_mask = 16'hFFA0;
defparam \alu|adder_in_b[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N4
cycloneive_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\reg_file|mux0|out[2]~14_combout  $ (\alu|adder_in_b[2]~17_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\reg_file|mux0|out[2]~14_combout  & ((\alu|adder_in_b[2]~17_combout ) # (!\alu|Add0~3 ))) # (!\reg_file|mux0|out[2]~14_combout  & (\alu|adder_in_b[2]~17_combout  & !\alu|Add0~3 )))

	.dataa(\reg_file|mux0|out[2]~14_combout ),
	.datab(\alu|adder_in_b[2]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N6
cycloneive_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\alu|adder_in_b[3]~23_combout  & ((\reg_file|mux0|out[3]~19_combout  & (\alu|Add0~5  & VCC)) # (!\reg_file|mux0|out[3]~19_combout  & (!\alu|Add0~5 )))) # (!\alu|adder_in_b[3]~23_combout  & ((\reg_file|mux0|out[3]~19_combout  & 
// (!\alu|Add0~5 )) # (!\reg_file|mux0|out[3]~19_combout  & ((\alu|Add0~5 ) # (GND)))))
// \alu|Add0~7  = CARRY((\alu|adder_in_b[3]~23_combout  & (!\reg_file|mux0|out[3]~19_combout  & !\alu|Add0~5 )) # (!\alu|adder_in_b[3]~23_combout  & ((!\alu|Add0~5 ) # (!\reg_file|mux0|out[3]~19_combout ))))

	.dataa(\alu|adder_in_b[3]~23_combout ),
	.datab(\reg_file|mux0|out[3]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h9617;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N28
cycloneive_lcell_comb \tsb|Bus[3]~88 (
// Equation(s):
// \tsb|Bus[3]~88_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] $ (((\alu|Add0~6_combout ))))) # (!\FSM|aluControl [0] & (((\alu|adder_in_b[3]~23_combout )) # (!\FSM|aluControl [1])))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|adder_in_b[3]~23_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~88_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~88 .lut_mask = 16'h5DAD;
defparam \tsb|Bus[3]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N18
cycloneive_lcell_comb \tsb|Bus[3]~89 (
// Equation(s):
// \tsb|Bus[3]~89_combout  = (\alu|Add0~6_combout  & ((\reg_file|mux0|out[3]~19_combout  & ((\tsb|Bus[3]~88_combout ))) # (!\reg_file|mux0|out[3]~19_combout  & (\FSM|aluControl [0])))) # (!\alu|Add0~6_combout  & (\tsb|Bus[3]~88_combout  & 
// (\reg_file|mux0|out[3]~19_combout  $ (\FSM|aluControl [0]))))

	.dataa(\alu|Add0~6_combout ),
	.datab(\reg_file|mux0|out[3]~19_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\tsb|Bus[3]~88_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~89_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~89 .lut_mask = 16'hBC20;
defparam \tsb|Bus[3]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N26
cycloneive_lcell_comb \tsb|Bus[3]~37 (
// Equation(s):
// \tsb|Bus[3]~37_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout ) # ((\pc|pc_reg|ff_3|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[3]~89_combout ))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\pc|pc_reg|ff_3|Q~q ),
	.datad(\tsb|Bus[3]~89_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~37 .lut_mask = 16'hB9A8;
defparam \tsb|Bus[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N4
cycloneive_lcell_comb \pc|pc_reg|ff_2|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_2|Q~feeder_combout  = \pc|PC_inc [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\pc|PC_inc [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Q~feeder .lut_mask = 16'hF0F0;
defparam \pc|pc_reg|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N5
dffeas \pc|pc_reg|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_2|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N4
cycloneive_lcell_comb \eab|eabOut[2]~4 (
// Equation(s):
// \eab|eabOut[2]~4_combout  = ((\pc|pc_reg|ff_2|Q~q  $ (\ir|register|ff_2|Q~q  $ (!\eab|eabOut[1]~3 )))) # (GND)
// \eab|eabOut[2]~5  = CARRY((\pc|pc_reg|ff_2|Q~q  & ((\ir|register|ff_2|Q~q ) # (!\eab|eabOut[1]~3 ))) # (!\pc|pc_reg|ff_2|Q~q  & (\ir|register|ff_2|Q~q  & !\eab|eabOut[1]~3 )))

	.dataa(\pc|pc_reg|ff_2|Q~q ),
	.datab(\ir|register|ff_2|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[1]~3 ),
	.combout(\eab|eabOut[2]~4_combout ),
	.cout(\eab|eabOut[2]~5 ));
// synopsys translate_off
defparam \eab|eabOut[2]~4 .lut_mask = 16'h698E;
defparam \eab|eabOut[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N6
cycloneive_lcell_comb \eab|eabOut[3]~6 (
// Equation(s):
// \eab|eabOut[3]~6_combout  = (\ir|register|ff_3|Q~q  & ((\pc|pc_reg|ff_3|Q~q  & (\eab|eabOut[2]~5  & VCC)) # (!\pc|pc_reg|ff_3|Q~q  & (!\eab|eabOut[2]~5 )))) # (!\ir|register|ff_3|Q~q  & ((\pc|pc_reg|ff_3|Q~q  & (!\eab|eabOut[2]~5 )) # 
// (!\pc|pc_reg|ff_3|Q~q  & ((\eab|eabOut[2]~5 ) # (GND)))))
// \eab|eabOut[3]~7  = CARRY((\ir|register|ff_3|Q~q  & (!\pc|pc_reg|ff_3|Q~q  & !\eab|eabOut[2]~5 )) # (!\ir|register|ff_3|Q~q  & ((!\eab|eabOut[2]~5 ) # (!\pc|pc_reg|ff_3|Q~q ))))

	.dataa(\ir|register|ff_3|Q~q ),
	.datab(\pc|pc_reg|ff_3|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[2]~5 ),
	.combout(\eab|eabOut[3]~6_combout ),
	.cout(\eab|eabOut[3]~7 ));
// synopsys translate_off
defparam \eab|eabOut[3]~6 .lut_mask = 16'h9617;
defparam \eab|eabOut[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N12
cycloneive_lcell_comb \tsb|Bus[3]~38 (
// Equation(s):
// \tsb|Bus[3]~38_combout  = (\tsb|Bus[3]~37_combout  & (((\eab|eabOut[3]~6_combout ) # (!\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[3]~37_combout  & (\memory|MDR_reg|ff_3|Q~q  & (\tsb|Bus[10]~23_combout )))

	.dataa(\memory|MDR_reg|ff_3|Q~q ),
	.datab(\tsb|Bus[3]~37_combout ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\eab|eabOut[3]~6_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3]~38 .lut_mask = 16'hEC2C;
defparam \tsb|Bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N4
cycloneive_lcell_comb \tsb|Bus[3] (
// Equation(s):
// \tsb|Bus [3] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[3]~38_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [3]))

	.dataa(gnd),
	.datab(\tsb|Bus [3]),
	.datac(\tsb|Bus[3]~38_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [3]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[3] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y69_N9
dffeas \ir|register|ff_3|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_3|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_3|Q .is_wysiwyg = "true";
defparam \ir|register|ff_3|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N12
cycloneive_lcell_comb \alu|adder_in_b[3]~18 (
// Equation(s):
// \alu|adder_in_b[3]~18_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_3|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_3|Q~q )))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r3|ff_3|Q~q ),
	.datac(\reg_file|r1|ff_3|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~18 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N10
cycloneive_lcell_comb \alu|adder_in_b[3]~19 (
// Equation(s):
// \alu|adder_in_b[3]~19_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[3]~18_combout  & (\reg_file|r7|ff_3|Q~q )) # (!\alu|adder_in_b[3]~18_combout  & ((\reg_file|r5|ff_3|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[3]~18_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|ff_3|Q~q ),
	.datac(\reg_file|r5|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~18_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~19 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N4
cycloneive_lcell_comb \alu|adder_in_b[3]~20 (
// Equation(s):
// \alu|adder_in_b[3]~20_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & ((\reg_file|r4|ff_3|Q~q ))) # (!\FSM|SR2 [2] & (\reg_file|r0|ff_3|Q~q ))))

	.dataa(\reg_file|r0|ff_3|Q~q ),
	.datab(\reg_file|r4|ff_3|Q~q ),
	.datac(\FSM|SR2 [1]),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~20 .lut_mask = 16'hFC0A;
defparam \alu|adder_in_b[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N10
cycloneive_lcell_comb \alu|adder_in_b[3]~21 (
// Equation(s):
// \alu|adder_in_b[3]~21_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[3]~20_combout  & ((\reg_file|r6|ff_3|Q~q ))) # (!\alu|adder_in_b[3]~20_combout  & (\reg_file|r2|ff_3|Q~q )))) # (!\FSM|SR2 [1] & (\alu|adder_in_b[3]~20_combout ))

	.dataa(\FSM|SR2 [1]),
	.datab(\alu|adder_in_b[3]~20_combout ),
	.datac(\reg_file|r2|ff_3|Q~q ),
	.datad(\reg_file|r6|ff_3|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~21 .lut_mask = 16'hEC64;
defparam \alu|adder_in_b[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N10
cycloneive_lcell_comb \alu|adder_in_b[3]~22 (
// Equation(s):
// \alu|adder_in_b[3]~22_combout  = (!\ir|register|ff_5|Q~q  & ((\FSM|SR2 [0] & (\alu|adder_in_b[3]~19_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[3]~21_combout )))))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[3]~19_combout ),
	.datad(\alu|adder_in_b[3]~21_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~22 .lut_mask = 16'h3120;
defparam \alu|adder_in_b[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N8
cycloneive_lcell_comb \alu|adder_in_b[3]~23 (
// Equation(s):
// \alu|adder_in_b[3]~23_combout  = (\alu|adder_in_b[3]~22_combout ) # ((\ir|register|ff_5|Q~q  & \ir|register|ff_3|Q~q ))

	.dataa(gnd),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\ir|register|ff_3|Q~q ),
	.datad(\alu|adder_in_b[3]~22_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[3]~23 .lut_mask = 16'hFFC0;
defparam \alu|adder_in_b[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N8
cycloneive_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\reg_file|mux0|out[4]~24_combout  $ (\alu|adder_in_b[4]~29_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\reg_file|mux0|out[4]~24_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\alu|Add0~7 ))) # (!\reg_file|mux0|out[4]~24_combout  & (\alu|adder_in_b[4]~29_combout  & !\alu|Add0~7 )))

	.dataa(\reg_file|mux0|out[4]~24_combout ),
	.datab(\alu|adder_in_b[4]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N24
cycloneive_lcell_comb \tsb|Bus[4]~39 (
// Equation(s):
// \tsb|Bus[4]~39_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & (!\reg_file|mux0|out[4]~24_combout )) # (!\FSM|aluControl [1] & ((\alu|Add0~8_combout )))))

	.dataa(\FSM|aluControl [1]),
	.datab(\reg_file|mux0|out[4]~24_combout ),
	.datac(\alu|Add0~8_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~39 .lut_mask = 16'h7200;
defparam \tsb|Bus[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N2
cycloneive_lcell_comb \tsb|Bus[4]~41 (
// Equation(s):
// \tsb|Bus[4]~41_combout  = (\tsb|Bus[4]~39_combout ) # ((\tsb|Bus[4]~40_combout  & ((\alu|adder_in_b[4]~29_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[4]~40_combout ),
	.datab(\alu|adder_in_b[4]~29_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\tsb|Bus[4]~39_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~41 .lut_mask = 16'hFF8A;
defparam \tsb|Bus[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N0
cycloneive_lcell_comb \tsb|Bus[4]~42 (
// Equation(s):
// \tsb|Bus[4]~42_combout  = (\tsb|Bus[10]~22_combout  & (\tsb|Bus[10]~23_combout )) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & (\memory|MDR_reg|ff_4|Q~q )) # (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[4]~41_combout )))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\memory|MDR_reg|ff_4|Q~q ),
	.datad(\tsb|Bus[4]~41_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~42 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N28
cycloneive_lcell_comb \pc|pc_reg|ff_4|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_4|Q~feeder_combout  = \pc|PC_inc [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [4]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_4|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_4|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_4|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N29
dffeas \pc|pc_reg|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_4|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_4|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N8
cycloneive_lcell_comb \eab|eabOut[4]~8 (
// Equation(s):
// \eab|eabOut[4]~8_combout  = ((\ir|register|ff_4|Q~q  $ (\pc|pc_reg|ff_4|Q~q  $ (!\eab|eabOut[3]~7 )))) # (GND)
// \eab|eabOut[4]~9  = CARRY((\ir|register|ff_4|Q~q  & ((\pc|pc_reg|ff_4|Q~q ) # (!\eab|eabOut[3]~7 ))) # (!\ir|register|ff_4|Q~q  & (\pc|pc_reg|ff_4|Q~q  & !\eab|eabOut[3]~7 )))

	.dataa(\ir|register|ff_4|Q~q ),
	.datab(\pc|pc_reg|ff_4|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[3]~7 ),
	.combout(\eab|eabOut[4]~8_combout ),
	.cout(\eab|eabOut[4]~9 ));
// synopsys translate_off
defparam \eab|eabOut[4]~8 .lut_mask = 16'h698E;
defparam \eab|eabOut[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N22
cycloneive_lcell_comb \tsb|Bus[4]~43 (
// Equation(s):
// \tsb|Bus[4]~43_combout  = (\tsb|Bus[4]~42_combout  & ((\eab|eabOut[4]~8_combout ) # ((!\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[4]~42_combout  & (((\tsb|Bus[10]~22_combout  & \pc|pc_reg|ff_4|Q~q ))))

	.dataa(\tsb|Bus[4]~42_combout ),
	.datab(\eab|eabOut[4]~8_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\pc|pc_reg|ff_4|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4]~43 .lut_mask = 16'hDA8A;
defparam \tsb|Bus[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N30
cycloneive_lcell_comb \tsb|Bus[4] (
// Equation(s):
// \tsb|Bus [4] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[4]~43_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [4]))

	.dataa(\tsb|Bus [4]),
	.datab(gnd),
	.datac(\tsb|Bus[4]~43_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [4]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[4] .lut_mask = 16'hF0AA;
defparam \tsb|Bus[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y68_N25
dffeas \reg_file|r6|ff_4|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_4|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_4|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_4|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N14
cycloneive_lcell_comb \reg_file|mux0|out[4]~22 (
// Equation(s):
// \reg_file|mux0|out[4]~22_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_4|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_4|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_4|Q~q ),
	.datac(\reg_file|r4|ff_4|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~22 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N4
cycloneive_lcell_comb \reg_file|mux0|out[4]~23 (
// Equation(s):
// \reg_file|mux0|out[4]~23_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[4]~22_combout  & (\reg_file|r6|ff_4|Q~q )) # (!\reg_file|mux0|out[4]~22_combout  & ((\reg_file|r2|ff_4|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[4]~22_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_4|Q~q ),
	.datac(\reg_file|r2|ff_4|Q~q ),
	.datad(\reg_file|mux0|out[4]~22_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~23 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y69_N14
cycloneive_lcell_comb \reg_file|mux0|out[4]~24 (
// Equation(s):
// \reg_file|mux0|out[4]~24_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[4]~21_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[4]~23_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[4]~23_combout ),
	.datad(\reg_file|mux0|out[4]~21_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[4]~24 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N10
cycloneive_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\alu|adder_in_b[5]~34_combout  & ((\reg_file|mux0|out[5]~29_combout  & (\alu|Add0~9  & VCC)) # (!\reg_file|mux0|out[5]~29_combout  & (!\alu|Add0~9 )))) # (!\alu|adder_in_b[5]~34_combout  & ((\reg_file|mux0|out[5]~29_combout  & 
// (!\alu|Add0~9 )) # (!\reg_file|mux0|out[5]~29_combout  & ((\alu|Add0~9 ) # (GND)))))
// \alu|Add0~11  = CARRY((\alu|adder_in_b[5]~34_combout  & (!\reg_file|mux0|out[5]~29_combout  & !\alu|Add0~9 )) # (!\alu|adder_in_b[5]~34_combout  & ((!\alu|Add0~9 ) # (!\reg_file|mux0|out[5]~29_combout ))))

	.dataa(\alu|adder_in_b[5]~34_combout ),
	.datab(\reg_file|mux0|out[5]~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h9617;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N12
cycloneive_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\reg_file|mux0|out[6]~34_combout  $ (\alu|adder_in_b[6]~39_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\reg_file|mux0|out[6]~34_combout  & ((\alu|adder_in_b[6]~39_combout ) # (!\alu|Add0~11 ))) # (!\reg_file|mux0|out[6]~34_combout  & (\alu|adder_in_b[6]~39_combout  & !\alu|Add0~11 )))

	.dataa(\reg_file|mux0|out[6]~34_combout ),
	.datab(\alu|adder_in_b[6]~39_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N14
cycloneive_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~44_combout  & (\alu|Add0~13  & VCC)) # (!\alu|adder_in_b[7]~44_combout  & (!\alu|Add0~13 )))) # (!\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~44_combout  & 
// (!\alu|Add0~13 )) # (!\alu|adder_in_b[7]~44_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\reg_file|mux0|out[7]~39_combout  & (!\alu|adder_in_b[7]~44_combout  & !\alu|Add0~13 )) # (!\reg_file|mux0|out[7]~39_combout  & ((!\alu|Add0~13 ) # (!\alu|adder_in_b[7]~44_combout ))))

	.dataa(\reg_file|mux0|out[7]~39_combout ),
	.datab(\alu|adder_in_b[7]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N16
cycloneive_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu|adder_in_b[8]~49_combout  $ (\reg_file|mux0|out[8]~44_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu|adder_in_b[8]~49_combout  & ((\reg_file|mux0|out[8]~44_combout ) # (!\alu|Add0~15 ))) # (!\alu|adder_in_b[8]~49_combout  & (\reg_file|mux0|out[8]~44_combout  & !\alu|Add0~15 )))

	.dataa(\alu|adder_in_b[8]~49_combout ),
	.datab(\reg_file|mux0|out[8]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N18
cycloneive_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\alu|adder_in_b[9]~54_combout  & ((\reg_file|mux0|out[9]~49_combout  & (\alu|Add0~17  & VCC)) # (!\reg_file|mux0|out[9]~49_combout  & (!\alu|Add0~17 )))) # (!\alu|adder_in_b[9]~54_combout  & ((\reg_file|mux0|out[9]~49_combout  & 
// (!\alu|Add0~17 )) # (!\reg_file|mux0|out[9]~49_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\alu|adder_in_b[9]~54_combout  & (!\reg_file|mux0|out[9]~49_combout  & !\alu|Add0~17 )) # (!\alu|adder_in_b[9]~54_combout  & ((!\alu|Add0~17 ) # (!\reg_file|mux0|out[9]~49_combout ))))

	.dataa(\alu|adder_in_b[9]~54_combout ),
	.datab(\reg_file|mux0|out[9]~49_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N20
cycloneive_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\reg_file|mux0|out[10]~54_combout  $ (\alu|adder_in_b[10]~59_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\reg_file|mux0|out[10]~54_combout  & ((\alu|adder_in_b[10]~59_combout ) # (!\alu|Add0~19 ))) # (!\reg_file|mux0|out[10]~54_combout  & (\alu|adder_in_b[10]~59_combout  & !\alu|Add0~19 )))

	.dataa(\reg_file|mux0|out[10]~54_combout ),
	.datab(\alu|adder_in_b[10]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N12
cycloneive_lcell_comb \tsb|Bus[10]~59 (
// Equation(s):
// \tsb|Bus[10]~59_combout  = (\reg_file|mux0|out[10]~54_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[10]~59_combout ) # (!\FSM|aluControl [1])))) # (!\reg_file|mux0|out[10]~54_combout  & (\FSM|aluControl [0] & (\FSM|aluControl [1])))

	.dataa(\reg_file|mux0|out[10]~54_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|adder_in_b[10]~59_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~59 .lut_mask = 16'h6242;
defparam \tsb|Bus[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N6
cycloneive_lcell_comb \tsb|Bus[10]~82 (
// Equation(s):
// \tsb|Bus[10]~82_combout  = (\tsb|Bus[10]~59_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~20_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\alu|Add0~20_combout ),
	.datad(\tsb|Bus[10]~59_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~82 .lut_mask = 16'hFF20;
defparam \tsb|Bus[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N24
cycloneive_lcell_comb \tsb|Bus[10]~60 (
// Equation(s):
// \tsb|Bus[10]~60_combout  = (\tsb|Bus[10]~23_combout  & ((\memory|MDR_reg|ff_10|Q~q ) # ((\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[10]~23_combout  & (((!\tsb|Bus[10]~22_combout  & \tsb|Bus[10]~82_combout ))))

	.dataa(\tsb|Bus[10]~23_combout ),
	.datab(\memory|MDR_reg|ff_10|Q~q ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\tsb|Bus[10]~82_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~60 .lut_mask = 16'hADA8;
defparam \tsb|Bus[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N16
cycloneive_lcell_comb \pc|pc_reg|ff_10|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_10|Q~feeder_combout  = \pc|PC_inc [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [10]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N17
dffeas \pc|pc_reg|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_10|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N16
cycloneive_lcell_comb \eab|Add0~2 (
// Equation(s):
// \eab|Add0~2_combout  = (\ir|register|ff_10|Q~q  & ((\ir|register|ff_8|Q~q  & (\eab|Add0~1  & VCC)) # (!\ir|register|ff_8|Q~q  & (!\eab|Add0~1 )))) # (!\ir|register|ff_10|Q~q  & ((\ir|register|ff_8|Q~q  & (!\eab|Add0~1 )) # (!\ir|register|ff_8|Q~q  & 
// ((\eab|Add0~1 ) # (GND)))))
// \eab|Add0~3  = CARRY((\ir|register|ff_10|Q~q  & (!\ir|register|ff_8|Q~q  & !\eab|Add0~1 )) # (!\ir|register|ff_10|Q~q  & ((!\eab|Add0~1 ) # (!\ir|register|ff_8|Q~q ))))

	.dataa(\ir|register|ff_10|Q~q ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|Add0~1 ),
	.combout(\eab|Add0~2_combout ),
	.cout(\eab|Add0~3 ));
// synopsys translate_off
defparam \eab|Add0~2 .lut_mask = 16'h9617;
defparam \eab|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N18
cycloneive_lcell_comb \eab|eabOut[9]~18 (
// Equation(s):
// \eab|eabOut[9]~18_combout  = (\pc|pc_reg|ff_9|Q~q  & ((\eab|Add0~0_combout  & (\eab|eabOut[8]~17  & VCC)) # (!\eab|Add0~0_combout  & (!\eab|eabOut[8]~17 )))) # (!\pc|pc_reg|ff_9|Q~q  & ((\eab|Add0~0_combout  & (!\eab|eabOut[8]~17 )) # 
// (!\eab|Add0~0_combout  & ((\eab|eabOut[8]~17 ) # (GND)))))
// \eab|eabOut[9]~19  = CARRY((\pc|pc_reg|ff_9|Q~q  & (!\eab|Add0~0_combout  & !\eab|eabOut[8]~17 )) # (!\pc|pc_reg|ff_9|Q~q  & ((!\eab|eabOut[8]~17 ) # (!\eab|Add0~0_combout ))))

	.dataa(\pc|pc_reg|ff_9|Q~q ),
	.datab(\eab|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[8]~17 ),
	.combout(\eab|eabOut[9]~18_combout ),
	.cout(\eab|eabOut[9]~19 ));
// synopsys translate_off
defparam \eab|eabOut[9]~18 .lut_mask = 16'h9617;
defparam \eab|eabOut[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N20
cycloneive_lcell_comb \eab|eabOut[10]~20 (
// Equation(s):
// \eab|eabOut[10]~20_combout  = ((\pc|pc_reg|ff_10|Q~q  $ (\eab|Add0~2_combout  $ (!\eab|eabOut[9]~19 )))) # (GND)
// \eab|eabOut[10]~21  = CARRY((\pc|pc_reg|ff_10|Q~q  & ((\eab|Add0~2_combout ) # (!\eab|eabOut[9]~19 ))) # (!\pc|pc_reg|ff_10|Q~q  & (\eab|Add0~2_combout  & !\eab|eabOut[9]~19 )))

	.dataa(\pc|pc_reg|ff_10|Q~q ),
	.datab(\eab|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[9]~19 ),
	.combout(\eab|eabOut[10]~20_combout ),
	.cout(\eab|eabOut[10]~21 ));
// synopsys translate_off
defparam \eab|eabOut[10]~20 .lut_mask = 16'h698E;
defparam \eab|eabOut[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N0
cycloneive_lcell_comb \tsb|Bus[10]~61 (
// Equation(s):
// \tsb|Bus[10]~61_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~60_combout  & (\eab|eabOut[10]~20_combout )) # (!\tsb|Bus[10]~60_combout  & ((\pc|pc_reg|ff_10|Q~q ))))) # (!\tsb|Bus[10]~22_combout  & (\tsb|Bus[10]~60_combout ))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[10]~60_combout ),
	.datac(\eab|eabOut[10]~20_combout ),
	.datad(\pc|pc_reg|ff_10|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~61 .lut_mask = 16'hE6C4;
defparam \tsb|Bus[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N20
cycloneive_lcell_comb \tsb|Bus[10] (
// Equation(s):
// \tsb|Bus [10] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[10]~61_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [10]))

	.dataa(gnd),
	.datab(\tsb|Bus [10]),
	.datac(\tsb|Bus[10]~61_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [10]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y67_N30
cycloneive_lcell_comb \ir|register|ff_10|Q~feeder (
// Equation(s):
// \ir|register|ff_10|Q~feeder_combout  = \tsb|Bus [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [10]),
	.cin(gnd),
	.combout(\ir|register|ff_10|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_10|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_10|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y67_N31
dffeas \ir|register|ff_10|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_10|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_10|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_10|Q .is_wysiwyg = "true";
defparam \ir|register|ff_10|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N8
cycloneive_lcell_comb \FSM|DR[1]~feeder (
// Equation(s):
// \FSM|DR[1]~feeder_combout  = \ir|register|ff_10|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir|register|ff_10|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|DR[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[1]~feeder .lut_mask = 16'hF0F0;
defparam \FSM|DR[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N28
cycloneive_lcell_comb \FSM|DR[0]~9 (
// Equation(s):
// \FSM|DR[0]~9_combout  = (\FSM|current_state [0] & (!\FSM|current_state [1] & ((!\FSM|current_state [2]) # (!\FSM|current_state [3])))) # (!\FSM|current_state [0] & (\FSM|current_state [3] & (\FSM|current_state [2] & \FSM|current_state [1])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|DR[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~9 .lut_mask = 16'h204C;
defparam \FSM|DR[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N6
cycloneive_lcell_comb \FSM|DR[0]~12 (
// Equation(s):
// \FSM|DR[0]~12_combout  = (!\FSM|current_state [5] & (!\FSM|current_state [4] & \FSM|DR[0]~9_combout ))

	.dataa(gnd),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|DR[0]~9_combout ),
	.cin(gnd),
	.combout(\FSM|DR[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~12 .lut_mask = 16'h0300;
defparam \FSM|DR[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y67_N9
dffeas \FSM|DR[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|DR[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|DR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[1] .is_wysiwyg = "true";
defparam \FSM|DR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N24
cycloneive_lcell_comb \reg_file|decoder|out[7]~1 (
// Equation(s):
// \reg_file|decoder|out[7]~1_combout  = (\FSM|DR [2] & (\FSM|DR [1] & \FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(\FSM|DR [1]),
	.datac(gnd),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|out[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|out[7]~1 .lut_mask = 16'h8800;
defparam \reg_file|decoder|out[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N3
dffeas \reg_file|r7|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_5|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N6
cycloneive_lcell_comb \reg_file|mux0|out[5]~25 (
// Equation(s):
// \reg_file|mux0|out[5]~25_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_5|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_5|Q~q ))))

	.dataa(\reg_file|r1|ff_5|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r3|ff_5|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~25 .lut_mask = 16'hF2C2;
defparam \reg_file|mux0|out[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N26
cycloneive_lcell_comb \reg_file|mux0|out[5]~26 (
// Equation(s):
// \reg_file|mux0|out[5]~26_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[5]~25_combout  & (\reg_file|r7|ff_5|Q~q )) # (!\reg_file|mux0|out[5]~25_combout  & ((\reg_file|r5|ff_5|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[5]~25_combout ))))

	.dataa(\reg_file|r7|ff_5|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~25_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~26 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N16
cycloneive_lcell_comb \reg_file|mux0|out[5]~27 (
// Equation(s):
// \reg_file|mux0|out[5]~27_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_5|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_5|Q~q ))))

	.dataa(\reg_file|r0|ff_5|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_5|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~27 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N2
cycloneive_lcell_comb \reg_file|mux0|out[5]~28 (
// Equation(s):
// \reg_file|mux0|out[5]~28_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[5]~27_combout  & ((\reg_file|r6|ff_5|Q~q ))) # (!\reg_file|mux0|out[5]~27_combout  & (\reg_file|r2|ff_5|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[5]~27_combout ))))

	.dataa(\reg_file|r2|ff_5|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_5|Q~q ),
	.datad(\reg_file|mux0|out[5]~27_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~28 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N12
cycloneive_lcell_comb \reg_file|mux0|out[5]~29 (
// Equation(s):
// \reg_file|mux0|out[5]~29_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[5]~26_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[5]~28_combout )))

	.dataa(gnd),
	.datab(\reg_file|mux0|out[5]~26_combout ),
	.datac(\FSM|SR1 [0]),
	.datad(\reg_file|mux0|out[5]~28_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[5]~29 .lut_mask = 16'hCFC0;
defparam \reg_file|mux0|out[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N26
cycloneive_lcell_comb \tsb|Bus[5]~44 (
// Equation(s):
// \tsb|Bus[5]~44_combout  = (\reg_file|mux0|out[5]~29_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[5]~34_combout ) # (!\FSM|aluControl [1])))) # (!\reg_file|mux0|out[5]~29_combout  & (\FSM|aluControl [1] & (\FSM|aluControl [0])))

	.dataa(\FSM|aluControl [1]),
	.datab(\reg_file|mux0|out[5]~29_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|adder_in_b[5]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~44 .lut_mask = 16'h2C24;
defparam \tsb|Bus[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N28
cycloneive_lcell_comb \tsb|Bus[5]~77 (
// Equation(s):
// \tsb|Bus[5]~77_combout  = (\tsb|Bus[5]~44_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~10_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[5]~44_combout ),
	.datad(\alu|Add0~10_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~77 .lut_mask = 16'hF2F0;
defparam \tsb|Bus[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N12
cycloneive_lcell_comb \tsb|Bus[5]~45 (
// Equation(s):
// \tsb|Bus[5]~45_combout  = (\tsb|Bus[10]~22_combout  & ((\pc|pc_reg|ff_5|Q~q ) # ((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & (((!\tsb|Bus[10]~23_combout  & \tsb|Bus[5]~77_combout ))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\pc|pc_reg|ff_5|Q~q ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\tsb|Bus[5]~77_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~45 .lut_mask = 16'hADA8;
defparam \tsb|Bus[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N10
cycloneive_lcell_comb \eab|eabOut[5]~10 (
// Equation(s):
// \eab|eabOut[5]~10_combout  = (\ir|register|ff_5|Q~q  & ((\pc|pc_reg|ff_5|Q~q  & (\eab|eabOut[4]~9  & VCC)) # (!\pc|pc_reg|ff_5|Q~q  & (!\eab|eabOut[4]~9 )))) # (!\ir|register|ff_5|Q~q  & ((\pc|pc_reg|ff_5|Q~q  & (!\eab|eabOut[4]~9 )) # 
// (!\pc|pc_reg|ff_5|Q~q  & ((\eab|eabOut[4]~9 ) # (GND)))))
// \eab|eabOut[5]~11  = CARRY((\ir|register|ff_5|Q~q  & (!\pc|pc_reg|ff_5|Q~q  & !\eab|eabOut[4]~9 )) # (!\ir|register|ff_5|Q~q  & ((!\eab|eabOut[4]~9 ) # (!\pc|pc_reg|ff_5|Q~q ))))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\pc|pc_reg|ff_5|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[4]~9 ),
	.combout(\eab|eabOut[5]~10_combout ),
	.cout(\eab|eabOut[5]~11 ));
// synopsys translate_off
defparam \eab|eabOut[5]~10 .lut_mask = 16'h9617;
defparam \eab|eabOut[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N30
cycloneive_lcell_comb \tsb|Bus[5]~46 (
// Equation(s):
// \tsb|Bus[5]~46_combout  = (\tsb|Bus[5]~45_combout  & (((\eab|eabOut[5]~10_combout ) # (!\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[5]~45_combout  & (\memory|MDR_reg|ff_5|Q~q  & ((\tsb|Bus[10]~23_combout ))))

	.dataa(\memory|MDR_reg|ff_5|Q~q ),
	.datab(\tsb|Bus[5]~45_combout ),
	.datac(\eab|eabOut[5]~10_combout ),
	.datad(\tsb|Bus[10]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5]~46 .lut_mask = 16'hE2CC;
defparam \tsb|Bus[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N10
cycloneive_lcell_comb \tsb|Bus[5] (
// Equation(s):
// \tsb|Bus [5] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[5]~46_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [5])))

	.dataa(gnd),
	.datab(\tsb|Bus[5]~46_combout ),
	.datac(\tsb|Bus [5]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [5]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[5] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N22
cycloneive_lcell_comb \ir|register|ff_5|Q~feeder (
// Equation(s):
// \ir|register|ff_5|Q~feeder_combout  = \tsb|Bus [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [5]),
	.cin(gnd),
	.combout(\ir|register|ff_5|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_5|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_5|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y69_N23
dffeas \ir|register|ff_5|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_5|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_5|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_5|Q .is_wysiwyg = "true";
defparam \ir|register|ff_5|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N31
dffeas \reg_file|r4|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N27
dffeas \reg_file|r0|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N26
cycloneive_lcell_comb \alu|adder_in_b[11]~62 (
// Equation(s):
// \alu|adder_in_b[11]~62_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_11|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_11|Q~q )))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|ff_11|Q~q ),
	.datac(\reg_file|r0|ff_11|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~62 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N9
dffeas \reg_file|r2|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y68_N19
dffeas \reg_file|r6|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N8
cycloneive_lcell_comb \alu|adder_in_b[11]~63 (
// Equation(s):
// \alu|adder_in_b[11]~63_combout  = (\alu|adder_in_b[11]~62_combout  & (((\reg_file|r6|ff_11|Q~q )) # (!\FSM|SR2 [1]))) # (!\alu|adder_in_b[11]~62_combout  & (\FSM|SR2 [1] & (\reg_file|r2|ff_11|Q~q )))

	.dataa(\alu|adder_in_b[11]~62_combout ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_11|Q~q ),
	.datad(\reg_file|r6|ff_11|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~63 .lut_mask = 16'hEA62;
defparam \alu|adder_in_b[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N15
dffeas \reg_file|r5|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N0
cycloneive_lcell_comb \reg_file|r7|ff_11|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_11|Q~feeder_combout  = \tsb|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [11]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_11|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N1
dffeas \reg_file|r7|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N26
cycloneive_lcell_comb \reg_file|r3|ff_11|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_11|Q~feeder_combout  = \tsb|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [11]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_11|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|ff_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N27
dffeas \reg_file|r3|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N28
cycloneive_lcell_comb \reg_file|r1|ff_11|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_11|Q~feeder_combout  = \tsb|Bus [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_11|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_11|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|ff_11|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y68_N29
dffeas \reg_file|r1|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_11|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_11|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N6
cycloneive_lcell_comb \alu|adder_in_b[11]~60 (
// Equation(s):
// \alu|adder_in_b[11]~60_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & (\reg_file|r3|ff_11|Q~q )) # (!\FSM|SR2 [1] & ((\reg_file|r1|ff_11|Q~q )))))

	.dataa(\reg_file|r3|ff_11|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r1|ff_11|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~60 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[11]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N24
cycloneive_lcell_comb \alu|adder_in_b[11]~61 (
// Equation(s):
// \alu|adder_in_b[11]~61_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[11]~60_combout  & ((\reg_file|r7|ff_11|Q~q ))) # (!\alu|adder_in_b[11]~60_combout  & (\reg_file|r5|ff_11|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[11]~60_combout ))))

	.dataa(\reg_file|r5|ff_11|Q~q ),
	.datab(\reg_file|r7|ff_11|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\alu|adder_in_b[11]~60_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~61 .lut_mask = 16'hCFA0;
defparam \alu|adder_in_b[11]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N4
cycloneive_lcell_comb \alu|adder_in_b[11]~64 (
// Equation(s):
// \alu|adder_in_b[11]~64_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[11]~61_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[11]~63_combout )))

	.dataa(\FSM|SR2 [0]),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\alu|adder_in_b[11]~63_combout ),
	.datad(\alu|adder_in_b[11]~61_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[11]~64 .lut_mask = 16'hFEDC;
defparam \alu|adder_in_b[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N18
cycloneive_lcell_comb \reg_file|mux0|out[11]~55 (
// Equation(s):
// \reg_file|mux0|out[11]~55_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_11|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_11|Q~q ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r1|ff_11|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r3|ff_11|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~55 .lut_mask = 16'hF4A4;
defparam \reg_file|mux0|out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N14
cycloneive_lcell_comb \reg_file|mux0|out[11]~56 (
// Equation(s):
// \reg_file|mux0|out[11]~56_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[11]~55_combout  & (\reg_file|r7|ff_11|Q~q )) # (!\reg_file|mux0|out[11]~55_combout  & ((\reg_file|r5|ff_11|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[11]~55_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r7|ff_11|Q~q ),
	.datac(\reg_file|r5|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~55_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~56 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N30
cycloneive_lcell_comb \reg_file|mux0|out[11]~57 (
// Equation(s):
// \reg_file|mux0|out[11]~57_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_11|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_11|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_11|Q~q ),
	.datac(\reg_file|r4|ff_11|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~57 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N18
cycloneive_lcell_comb \reg_file|mux0|out[11]~58 (
// Equation(s):
// \reg_file|mux0|out[11]~58_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[11]~57_combout  & ((\reg_file|r6|ff_11|Q~q ))) # (!\reg_file|mux0|out[11]~57_combout  & (\reg_file|r2|ff_11|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[11]~57_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|ff_11|Q~q ),
	.datac(\reg_file|r6|ff_11|Q~q ),
	.datad(\reg_file|mux0|out[11]~57_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~58_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~58 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[11]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N28
cycloneive_lcell_comb \reg_file|mux0|out[11]~59 (
// Equation(s):
// \reg_file|mux0|out[11]~59_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[11]~56_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[11]~58_combout )))

	.dataa(\reg_file|mux0|out[11]~56_combout ),
	.datab(gnd),
	.datac(\FSM|SR1 [0]),
	.datad(\reg_file|mux0|out[11]~58_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[11]~59_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[11]~59 .lut_mask = 16'hAFA0;
defparam \reg_file|mux0|out[11]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N26
cycloneive_lcell_comb \tsb|Bus[11]~62 (
// Equation(s):
// \tsb|Bus[11]~62_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[11]~59_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[11]~64_combout ),
	.datad(\reg_file|mux0|out[11]~59_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~62_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~62 .lut_mask = 16'h3188;
defparam \tsb|Bus[11]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N22
cycloneive_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout  & (\alu|Add0~21  & VCC)) # (!\alu|adder_in_b[11]~64_combout  & (!\alu|Add0~21 )))) # (!\reg_file|mux0|out[11]~59_combout  & ((\alu|adder_in_b[11]~64_combout  & 
// (!\alu|Add0~21 )) # (!\alu|adder_in_b[11]~64_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\reg_file|mux0|out[11]~59_combout  & (!\alu|adder_in_b[11]~64_combout  & !\alu|Add0~21 )) # (!\reg_file|mux0|out[11]~59_combout  & ((!\alu|Add0~21 ) # (!\alu|adder_in_b[11]~64_combout ))))

	.dataa(\reg_file|mux0|out[11]~59_combout ),
	.datab(\alu|adder_in_b[11]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N12
cycloneive_lcell_comb \tsb|Bus[11]~83 (
// Equation(s):
// \tsb|Bus[11]~83_combout  = (\tsb|Bus[11]~62_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~22_combout )))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\tsb|Bus[11]~62_combout ),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~83_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~83 .lut_mask = 16'hF4F0;
defparam \tsb|Bus[11]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N3
dffeas \pc|pc_reg|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_11|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N18
cycloneive_lcell_comb \eab|Add0~4 (
// Equation(s):
// \eab|Add0~4_combout  = (\ir|register|ff_8|Q~q  & (\eab|Add0~3  $ (GND))) # (!\ir|register|ff_8|Q~q  & (!\eab|Add0~3  & VCC))
// \eab|Add0~5  = CARRY((\ir|register|ff_8|Q~q  & !\eab|Add0~3 ))

	.dataa(gnd),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|Add0~3 ),
	.combout(\eab|Add0~4_combout ),
	.cout(\eab|Add0~5 ));
// synopsys translate_off
defparam \eab|Add0~4 .lut_mask = 16'hC30C;
defparam \eab|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N22
cycloneive_lcell_comb \eab|eabOut[11]~22 (
// Equation(s):
// \eab|eabOut[11]~22_combout  = (\pc|pc_reg|ff_11|Q~q  & ((\eab|Add0~4_combout  & (\eab|eabOut[10]~21  & VCC)) # (!\eab|Add0~4_combout  & (!\eab|eabOut[10]~21 )))) # (!\pc|pc_reg|ff_11|Q~q  & ((\eab|Add0~4_combout  & (!\eab|eabOut[10]~21 )) # 
// (!\eab|Add0~4_combout  & ((\eab|eabOut[10]~21 ) # (GND)))))
// \eab|eabOut[11]~23  = CARRY((\pc|pc_reg|ff_11|Q~q  & (!\eab|Add0~4_combout  & !\eab|eabOut[10]~21 )) # (!\pc|pc_reg|ff_11|Q~q  & ((!\eab|eabOut[10]~21 ) # (!\eab|Add0~4_combout ))))

	.dataa(\pc|pc_reg|ff_11|Q~q ),
	.datab(\eab|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[10]~21 ),
	.combout(\eab|eabOut[11]~22_combout ),
	.cout(\eab|eabOut[11]~23 ));
// synopsys translate_off
defparam \eab|eabOut[11]~22 .lut_mask = 16'h9617;
defparam \eab|eabOut[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N4
cycloneive_lcell_comb \tsb|Bus[11]~63 (
// Equation(s):
// \tsb|Bus[11]~63_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & ((\eab|eabOut[11]~22_combout ))) # (!\tsb|Bus[10]~23_combout  & (\pc|pc_reg|ff_11|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (((\tsb|Bus[10]~23_combout ))))

	.dataa(\pc|pc_reg|ff_11|Q~q ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\eab|eabOut[11]~22_combout ),
	.datad(\tsb|Bus[10]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~63_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~63 .lut_mask = 16'hF388;
defparam \tsb|Bus[11]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N30
cycloneive_lcell_comb \tsb|Bus[11]~64 (
// Equation(s):
// \tsb|Bus[11]~64_combout  = (\tsb|Bus[11]~63_combout  & (((\memory|MDR_reg|ff_11|Q~q ) # (\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[11]~63_combout  & (\tsb|Bus[11]~83_combout  & ((!\tsb|Bus[10]~22_combout ))))

	.dataa(\tsb|Bus[11]~83_combout ),
	.datab(\tsb|Bus[11]~63_combout ),
	.datac(\memory|MDR_reg|ff_11|Q~q ),
	.datad(\tsb|Bus[10]~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[11]~64_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11]~64 .lut_mask = 16'hCCE2;
defparam \tsb|Bus[11]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y68_N14
cycloneive_lcell_comb \tsb|Bus[11] (
// Equation(s):
// \tsb|Bus [11] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[11]~64_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [11]))

	.dataa(gnd),
	.datab(\tsb|Bus [11]),
	.datac(\tsb|Bus[11]~64_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [11]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[11] .lut_mask = 16'hF0CC;
defparam \tsb|Bus[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y68_N3
dffeas \ir|register|ff_11|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_11|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_11|Q .is_wysiwyg = "true";
defparam \ir|register|ff_11|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y67_N13
dffeas \FSM|DR[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_11|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|DR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[2] .is_wysiwyg = "true";
defparam \FSM|DR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N0
cycloneive_lcell_comb \reg_file|decoder|Equal0~2 (
// Equation(s):
// \reg_file|decoder|Equal0~2_combout  = (!\FSM|DR [2] & (\FSM|DR [1] & !\FSM|DR [0]))

	.dataa(\FSM|DR [2]),
	.datab(gnd),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [0]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~2 .lut_mask = 16'h0050;
defparam \reg_file|decoder|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N21
dffeas \reg_file|r2|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_7|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N6
cycloneive_lcell_comb \reg_file|mux0|out[7]~37 (
// Equation(s):
// \reg_file|mux0|out[7]~37_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_7|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_7|Q~q ))))

	.dataa(\reg_file|r0|ff_7|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_7|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~37_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~37 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[7]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N4
cycloneive_lcell_comb \reg_file|mux0|out[7]~38 (
// Equation(s):
// \reg_file|mux0|out[7]~38_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[7]~37_combout  & ((\reg_file|r6|ff_7|Q~q ))) # (!\reg_file|mux0|out[7]~37_combout  & (\reg_file|r2|ff_7|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[7]~37_combout ))))

	.dataa(\reg_file|r2|ff_7|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r6|ff_7|Q~q ),
	.datad(\reg_file|mux0|out[7]~37_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~38_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~38 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[7]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N26
cycloneive_lcell_comb \reg_file|mux0|out[7]~35 (
// Equation(s):
// \reg_file|mux0|out[7]~35_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_7|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_7|Q~q )))))

	.dataa(\reg_file|r3|ff_7|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r1|ff_7|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~35_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~35 .lut_mask = 16'hEE30;
defparam \reg_file|mux0|out[7]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y68_N0
cycloneive_lcell_comb \reg_file|mux0|out[7]~36 (
// Equation(s):
// \reg_file|mux0|out[7]~36_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[7]~35_combout  & (\reg_file|r7|ff_7|Q~q )) # (!\reg_file|mux0|out[7]~35_combout  & ((\reg_file|r5|ff_7|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[7]~35_combout ))))

	.dataa(\reg_file|r7|ff_7|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_7|Q~q ),
	.datad(\reg_file|mux0|out[7]~35_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~36_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~36 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[7]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N20
cycloneive_lcell_comb \reg_file|mux0|out[7]~39 (
// Equation(s):
// \reg_file|mux0|out[7]~39_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[7]~36_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[7]~38_combout ))

	.dataa(\reg_file|mux0|out[7]~38_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[7]~36_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[7]~39 .lut_mask = 16'hEE22;
defparam \reg_file|mux0|out[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N6
cycloneive_lcell_comb \tsb|Bus[7]~50 (
// Equation(s):
// \tsb|Bus[7]~50_combout  = (\FSM|aluControl [0] & (!\reg_file|mux0|out[7]~39_combout  & (\FSM|aluControl [1]))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[7]~39_combout  & ((\alu|adder_in_b[7]~44_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\reg_file|mux0|out[7]~39_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|adder_in_b[7]~44_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~50 .lut_mask = 16'h6424;
defparam \tsb|Bus[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N24
cycloneive_lcell_comb \tsb|Bus[7]~79 (
// Equation(s):
// \tsb|Bus[7]~79_combout  = (\tsb|Bus[7]~50_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~14_combout )))

	.dataa(\tsb|Bus[7]~50_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~79 .lut_mask = 16'hBAAA;
defparam \tsb|Bus[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N28
cycloneive_lcell_comb \tsb|Bus[7]~51 (
// Equation(s):
// \tsb|Bus[7]~51_combout  = (\tsb|Bus[10]~23_combout  & (((\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[10]~22_combout  & ((\pc|pc_reg|ff_7|Q~q ))) # (!\tsb|Bus[10]~22_combout  & (\tsb|Bus[7]~79_combout ))))

	.dataa(\tsb|Bus[10]~23_combout ),
	.datab(\tsb|Bus[7]~79_combout ),
	.datac(\pc|pc_reg|ff_7|Q~q ),
	.datad(\tsb|Bus[10]~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~51 .lut_mask = 16'hFA44;
defparam \tsb|Bus[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N12
cycloneive_lcell_comb \eab|eabOut[6]~12 (
// Equation(s):
// \eab|eabOut[6]~12_combout  = ((\pc|pc_reg|ff_6|Q~q  $ (\ir|register|ff_6|Q~q  $ (!\eab|eabOut[5]~11 )))) # (GND)
// \eab|eabOut[6]~13  = CARRY((\pc|pc_reg|ff_6|Q~q  & ((\ir|register|ff_6|Q~q ) # (!\eab|eabOut[5]~11 ))) # (!\pc|pc_reg|ff_6|Q~q  & (\ir|register|ff_6|Q~q  & !\eab|eabOut[5]~11 )))

	.dataa(\pc|pc_reg|ff_6|Q~q ),
	.datab(\ir|register|ff_6|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[5]~11 ),
	.combout(\eab|eabOut[6]~12_combout ),
	.cout(\eab|eabOut[6]~13 ));
// synopsys translate_off
defparam \eab|eabOut[6]~12 .lut_mask = 16'h698E;
defparam \eab|eabOut[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N14
cycloneive_lcell_comb \eab|eabOut[7]~14 (
// Equation(s):
// \eab|eabOut[7]~14_combout  = (\pc|pc_reg|ff_7|Q~q  & ((\ir|register|ff_7|Q~q  & (\eab|eabOut[6]~13  & VCC)) # (!\ir|register|ff_7|Q~q  & (!\eab|eabOut[6]~13 )))) # (!\pc|pc_reg|ff_7|Q~q  & ((\ir|register|ff_7|Q~q  & (!\eab|eabOut[6]~13 )) # 
// (!\ir|register|ff_7|Q~q  & ((\eab|eabOut[6]~13 ) # (GND)))))
// \eab|eabOut[7]~15  = CARRY((\pc|pc_reg|ff_7|Q~q  & (!\ir|register|ff_7|Q~q  & !\eab|eabOut[6]~13 )) # (!\pc|pc_reg|ff_7|Q~q  & ((!\eab|eabOut[6]~13 ) # (!\ir|register|ff_7|Q~q ))))

	.dataa(\pc|pc_reg|ff_7|Q~q ),
	.datab(\ir|register|ff_7|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[6]~13 ),
	.combout(\eab|eabOut[7]~14_combout ),
	.cout(\eab|eabOut[7]~15 ));
// synopsys translate_off
defparam \eab|eabOut[7]~14 .lut_mask = 16'h9617;
defparam \eab|eabOut[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N30
cycloneive_lcell_comb \tsb|Bus[7]~52 (
// Equation(s):
// \tsb|Bus[7]~52_combout  = (\tsb|Bus[10]~23_combout  & ((\tsb|Bus[7]~51_combout  & (\eab|eabOut[7]~14_combout )) # (!\tsb|Bus[7]~51_combout  & ((\memory|MDR_reg|ff_7|Q~q ))))) # (!\tsb|Bus[10]~23_combout  & (\tsb|Bus[7]~51_combout ))

	.dataa(\tsb|Bus[10]~23_combout ),
	.datab(\tsb|Bus[7]~51_combout ),
	.datac(\eab|eabOut[7]~14_combout ),
	.datad(\memory|MDR_reg|ff_7|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7]~52 .lut_mask = 16'hE6C4;
defparam \tsb|Bus[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N14
cycloneive_lcell_comb \tsb|Bus[7] (
// Equation(s):
// \tsb|Bus [7] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[7]~52_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [7])))

	.dataa(\tsb|Bus[15]~26clkctrl_outclk ),
	.datab(\tsb|Bus[7]~52_combout ),
	.datac(\tsb|Bus [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tsb|Bus [7]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[7] .lut_mask = 16'hD8D8;
defparam \tsb|Bus[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y69_N9
dffeas \ir|register|ff_7|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_7|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_7|Q .is_wysiwyg = "true";
defparam \ir|register|ff_7|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N16
cycloneive_lcell_comb \eab|eabOut[8]~16 (
// Equation(s):
// \eab|eabOut[8]~16_combout  = ((\pc|pc_reg|ff_8|Q~q  $ (\ir|register|ff_8|Q~q  $ (!\eab|eabOut[7]~15 )))) # (GND)
// \eab|eabOut[8]~17  = CARRY((\pc|pc_reg|ff_8|Q~q  & ((\ir|register|ff_8|Q~q ) # (!\eab|eabOut[7]~15 ))) # (!\pc|pc_reg|ff_8|Q~q  & (\ir|register|ff_8|Q~q  & !\eab|eabOut[7]~15 )))

	.dataa(\pc|pc_reg|ff_8|Q~q ),
	.datab(\ir|register|ff_8|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[7]~15 ),
	.combout(\eab|eabOut[8]~16_combout ),
	.cout(\eab|eabOut[8]~17 ));
// synopsys translate_off
defparam \eab|eabOut[8]~16 .lut_mask = 16'h698E;
defparam \eab|eabOut[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N26
cycloneive_lcell_comb \tsb|Bus[9]~57 (
// Equation(s):
// \tsb|Bus[9]~57_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & ((\eab|eabOut[9]~18_combout ))) # (!\tsb|Bus[10]~23_combout  & (\pc|pc_reg|ff_9|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (\tsb|Bus[10]~23_combout ))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\pc|pc_reg|ff_9|Q~q ),
	.datad(\eab|eabOut[9]~18_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~57 .lut_mask = 16'hEC64;
defparam \tsb|Bus[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N22
cycloneive_lcell_comb \tsb|Bus[9]~56 (
// Equation(s):
// \tsb|Bus[9]~56_combout  = (\FSM|aluControl [0] & (((\FSM|aluControl [1] & !\reg_file|mux0|out[9]~49_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[9]~49_combout  & ((\alu|adder_in_b[9]~54_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[9]~54_combout ),
	.datab(\FSM|aluControl [0]),
	.datac(\FSM|aluControl [1]),
	.datad(\reg_file|mux0|out[9]~49_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~56 .lut_mask = 16'h23C0;
defparam \tsb|Bus[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N10
cycloneive_lcell_comb \tsb|Bus[9]~81 (
// Equation(s):
// \tsb|Bus[9]~81_combout  = (\tsb|Bus[9]~56_combout ) # ((!\FSM|aluControl [1] & (\alu|Add0~18_combout  & \FSM|aluControl [0])))

	.dataa(\FSM|aluControl [1]),
	.datab(\alu|Add0~18_combout ),
	.datac(\FSM|aluControl [0]),
	.datad(\tsb|Bus[9]~56_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~81_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~81 .lut_mask = 16'hFF40;
defparam \tsb|Bus[9]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N0
cycloneive_lcell_comb \tsb|Bus[9]~58 (
// Equation(s):
// \tsb|Bus[9]~58_combout  = (\tsb|Bus[10]~22_combout  & (((\tsb|Bus[9]~57_combout )))) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[9]~57_combout  & (\memory|MDR_reg|ff_9|Q~q )) # (!\tsb|Bus[9]~57_combout  & ((\tsb|Bus[9]~81_combout )))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\memory|MDR_reg|ff_9|Q~q ),
	.datac(\tsb|Bus[9]~57_combout ),
	.datad(\tsb|Bus[9]~81_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9]~58 .lut_mask = 16'hE5E0;
defparam \tsb|Bus[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N24
cycloneive_lcell_comb \tsb|Bus[9] (
// Equation(s):
// \tsb|Bus [9] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[9]~58_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [9])))

	.dataa(\tsb|Bus[9]~58_combout ),
	.datab(\tsb|Bus [9]),
	.datac(gnd),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [9]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[9] .lut_mask = 16'hAACC;
defparam \tsb|Bus[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y67_N27
dffeas \ir|register|ff_9|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_9|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_9|Q .is_wysiwyg = "true";
defparam \ir|register|ff_9|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N22
cycloneive_lcell_comb \FSM|DR[0]~feeder (
// Equation(s):
// \FSM|DR[0]~feeder_combout  = \ir|register|ff_9|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ir|register|ff_9|Q~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|DR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|DR[0]~feeder .lut_mask = 16'hF0F0;
defparam \FSM|DR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y67_N23
dffeas \FSM|DR[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|DR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|DR[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|DR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|DR[0] .is_wysiwyg = "true";
defparam \FSM|DR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N2
cycloneive_lcell_comb \reg_file|decoder|Equal0~5 (
// Equation(s):
// \reg_file|decoder|Equal0~5_combout  = (!\FSM|DR [0] & (\FSM|DR [1] & \FSM|DR [2]))

	.dataa(\FSM|DR [0]),
	.datab(gnd),
	.datac(\FSM|DR [1]),
	.datad(\FSM|DR [2]),
	.cin(gnd),
	.combout(\reg_file|decoder|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|decoder|Equal0~5 .lut_mask = 16'h5000;
defparam \reg_file|decoder|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y70_N21
dffeas \reg_file|r6|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_2|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N22
cycloneive_lcell_comb \reg_file|mux0|out[2]~12 (
// Equation(s):
// \reg_file|mux0|out[2]~12_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_2|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_2|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_2|Q~q ),
	.datac(\reg_file|r4|ff_2|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~12 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N26
cycloneive_lcell_comb \reg_file|mux0|out[2]~13 (
// Equation(s):
// \reg_file|mux0|out[2]~13_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[2]~12_combout  & (\reg_file|r6|ff_2|Q~q )) # (!\reg_file|mux0|out[2]~12_combout  & ((\reg_file|r2|ff_2|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[2]~12_combout ))))

	.dataa(\reg_file|r6|ff_2|Q~q ),
	.datab(\reg_file|r2|ff_2|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|mux0|out[2]~12_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[2]~13 .lut_mask = 16'hAFC0;
defparam \reg_file|mux0|out[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y70_N30
cycloneive_lcell_comb \tsb|Bus[2]~33 (
// Equation(s):
// \tsb|Bus[2]~33_combout  = (!\FSM|aluControl [0] & ((\FSM|SR1 [0] & ((\reg_file|mux0|out[2]~11_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[2]~13_combout ))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[2]~13_combout ),
	.datad(\reg_file|mux0|out[2]~11_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~33 .lut_mask = 16'h5410;
defparam \tsb|Bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N10
cycloneive_lcell_comb \tsb|Bus[2]~32 (
// Equation(s):
// \tsb|Bus[2]~32_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] & ((!\reg_file|mux0|out[2]~14_combout ))) # (!\FSM|aluControl [1] & (\alu|Add0~4_combout ))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|Add0~4_combout ),
	.datad(\reg_file|mux0|out[2]~14_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~32 .lut_mask = 16'h40C8;
defparam \tsb|Bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N12
cycloneive_lcell_comb \tsb|Bus[2]~34 (
// Equation(s):
// \tsb|Bus[2]~34_combout  = (\tsb|Bus[2]~32_combout ) # ((\tsb|Bus[2]~33_combout  & ((\alu|adder_in_b[2]~17_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\tsb|Bus[2]~33_combout ),
	.datab(\alu|adder_in_b[2]~17_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\tsb|Bus[2]~32_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~34 .lut_mask = 16'hFF8A;
defparam \tsb|Bus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N14
cycloneive_lcell_comb \tsb|Bus[2]~35 (
// Equation(s):
// \tsb|Bus[2]~35_combout  = (\tsb|Bus[10]~23_combout  & ((\memory|MDR_reg|ff_2|Q~q ) # ((\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[10]~23_combout  & (((!\tsb|Bus[10]~22_combout  & \tsb|Bus[2]~34_combout ))))

	.dataa(\memory|MDR_reg|ff_2|Q~q ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\tsb|Bus[2]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~35 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N8
cycloneive_lcell_comb \tsb|Bus[2]~36 (
// Equation(s):
// \tsb|Bus[2]~36_combout  = (\tsb|Bus[2]~35_combout  & ((\eab|eabOut[2]~4_combout ) # ((!\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[2]~35_combout  & (((\tsb|Bus[10]~22_combout  & \pc|pc_reg|ff_2|Q~q ))))

	.dataa(\tsb|Bus[2]~35_combout ),
	.datab(\eab|eabOut[2]~4_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\pc|pc_reg|ff_2|Q~q ),
	.cin(gnd),
	.combout(\tsb|Bus[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2]~36 .lut_mask = 16'hDA8A;
defparam \tsb|Bus[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N30
cycloneive_lcell_comb \tsb|Bus[2] (
// Equation(s):
// \tsb|Bus [2] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[2]~36_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [2])))

	.dataa(gnd),
	.datab(\tsb|Bus[2]~36_combout ),
	.datac(\tsb|Bus [2]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [2]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[2] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N22
cycloneive_lcell_comb \ir|register|ff_2|Q~feeder (
// Equation(s):
// \ir|register|ff_2|Q~feeder_combout  = \tsb|Bus [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [2]),
	.cin(gnd),
	.combout(\ir|register|ff_2|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_2|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_2|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y69_N23
dffeas \ir|register|ff_2|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_2|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_2|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_2|Q .is_wysiwyg = "true";
defparam \ir|register|ff_2|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y68_N24
cycloneive_lcell_comb \FSM|SR2[2]~feeder (
// Equation(s):
// \FSM|SR2[2]~feeder_combout  = \ir|register|ff_2|Q~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_2|Q~q ),
	.cin(gnd),
	.combout(\FSM|SR2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|SR2[2]~feeder .lut_mask = 16'hFF00;
defparam \FSM|SR2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y68_N25
dffeas \FSM|SR2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|SR2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|Equal4~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR2[2] .is_wysiwyg = "true";
defparam \FSM|SR2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N2
cycloneive_lcell_comb \alu|adder_in_b[6]~35 (
// Equation(s):
// \alu|adder_in_b[6]~35_combout  = (\FSM|SR2 [1] & (((\reg_file|r3|ff_6|Q~q ) # (\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_6|Q~q  & ((!\FSM|SR2 [2]))))

	.dataa(\reg_file|r1|ff_6|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r3|ff_6|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~35 .lut_mask = 16'hCCE2;
defparam \alu|adder_in_b[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N26
cycloneive_lcell_comb \alu|adder_in_b[6]~36 (
// Equation(s):
// \alu|adder_in_b[6]~36_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[6]~35_combout  & (\reg_file|r7|ff_6|Q~q )) # (!\alu|adder_in_b[6]~35_combout  & ((\reg_file|r5|ff_6|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[6]~35_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|ff_6|Q~q ),
	.datac(\reg_file|r5|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~35_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~36 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N22
cycloneive_lcell_comb \alu|adder_in_b[6]~37 (
// Equation(s):
// \alu|adder_in_b[6]~37_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_6|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_6|Q~q )))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|ff_6|Q~q ),
	.datac(\reg_file|r0|ff_6|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~37 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N20
cycloneive_lcell_comb \alu|adder_in_b[6]~38 (
// Equation(s):
// \alu|adder_in_b[6]~38_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[6]~37_combout  & ((\reg_file|r6|ff_6|Q~q ))) # (!\alu|adder_in_b[6]~37_combout  & (\reg_file|r2|ff_6|Q~q )))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[6]~37_combout ))))

	.dataa(\reg_file|r2|ff_6|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r6|ff_6|Q~q ),
	.datad(\alu|adder_in_b[6]~37_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~38 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N8
cycloneive_lcell_comb \alu|adder_in_b[6]~39 (
// Equation(s):
// \alu|adder_in_b[6]~39_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & (\alu|adder_in_b[6]~36_combout )) # (!\FSM|SR2 [0] & ((\alu|adder_in_b[6]~38_combout ))))

	.dataa(\alu|adder_in_b[6]~36_combout ),
	.datab(\FSM|SR2 [0]),
	.datac(\ir|register|ff_5|Q~q ),
	.datad(\alu|adder_in_b[6]~38_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[6]~39 .lut_mask = 16'hFBF8;
defparam \alu|adder_in_b[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N22
cycloneive_lcell_comb \tsb|Bus[6]~47 (
// Equation(s):
// \tsb|Bus[6]~47_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[6]~34_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[6]~34_combout  & ((\alu|adder_in_b[6]~39_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\alu|adder_in_b[6]~39_combout ),
	.datad(\reg_file|mux0|out[6]~34_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~47 .lut_mask = 16'h5188;
defparam \tsb|Bus[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N18
cycloneive_lcell_comb \tsb|Bus[6]~78 (
// Equation(s):
// \tsb|Bus[6]~78_combout  = (\tsb|Bus[6]~47_combout ) # ((!\FSM|aluControl [1] & (\FSM|aluControl [0] & \alu|Add0~12_combout )))

	.dataa(\tsb|Bus[6]~47_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~78_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~78 .lut_mask = 16'hBAAA;
defparam \tsb|Bus[6]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y69_N0
cycloneive_lcell_comb \tsb|Bus[6]~48 (
// Equation(s):
// \tsb|Bus[6]~48_combout  = (\tsb|Bus[10]~23_combout  & ((\memory|MDR_reg|ff_6|Q~q ) # ((\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[10]~23_combout  & (((\tsb|Bus[6]~78_combout  & !\tsb|Bus[10]~22_combout ))))

	.dataa(\memory|MDR_reg|ff_6|Q~q ),
	.datab(\tsb|Bus[6]~78_combout ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\tsb|Bus[10]~22_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~48 .lut_mask = 16'hF0AC;
defparam \tsb|Bus[6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N26
cycloneive_lcell_comb \tsb|Bus[6]~49 (
// Equation(s):
// \tsb|Bus[6]~49_combout  = (\tsb|Bus[6]~48_combout  & (((\eab|eabOut[6]~12_combout ) # (!\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[6]~48_combout  & (\pc|pc_reg|ff_6|Q~q  & (\tsb|Bus[10]~22_combout )))

	.dataa(\pc|pc_reg|ff_6|Q~q ),
	.datab(\tsb|Bus[6]~48_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\eab|eabOut[6]~12_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6]~49 .lut_mask = 16'hEC2C;
defparam \tsb|Bus[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N30
cycloneive_lcell_comb \tsb|Bus[6] (
// Equation(s):
// \tsb|Bus [6] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[6]~49_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [6])))

	.dataa(\tsb|Bus[6]~49_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [6]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [6]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[6] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y70_N29
dffeas \ir|register|ff_6|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_6|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_6|Q .is_wysiwyg = "true";
defparam \ir|register|ff_6|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y68_N23
dffeas \FSM|SR1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ir|register|ff_6|Q~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|aluControl[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|SR1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|SR1[0] .is_wysiwyg = "true";
defparam \FSM|SR1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N2
cycloneive_lcell_comb \reg_file|mux0|out[8]~42 (
// Equation(s):
// \reg_file|mux0|out[8]~42_combout  = (\FSM|SR1 [2] & ((\reg_file|r4|ff_8|Q~q ) # ((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (((\reg_file|r0|ff_8|Q~q  & !\FSM|SR1 [1]))))

	.dataa(\reg_file|r4|ff_8|Q~q ),
	.datab(\reg_file|r0|ff_8|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~42_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~42 .lut_mask = 16'hF0AC;
defparam \reg_file|mux0|out[8]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N18
cycloneive_lcell_comb \reg_file|mux0|out[8]~43 (
// Equation(s):
// \reg_file|mux0|out[8]~43_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[8]~42_combout  & (\reg_file|r6|ff_8|Q~q )) # (!\reg_file|mux0|out[8]~42_combout  & ((\reg_file|r2|ff_8|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[8]~42_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_8|Q~q ),
	.datac(\reg_file|r2|ff_8|Q~q ),
	.datad(\reg_file|mux0|out[8]~42_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~43_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~43 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[8]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N30
cycloneive_lcell_comb \reg_file|mux0|out[8]~40 (
// Equation(s):
// \reg_file|mux0|out[8]~40_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_8|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_8|Q~q )))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r3|ff_8|Q~q ),
	.datac(\reg_file|r1|ff_8|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~40_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~40 .lut_mask = 16'hEE50;
defparam \reg_file|mux0|out[8]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N20
cycloneive_lcell_comb \reg_file|mux0|out[8]~41 (
// Equation(s):
// \reg_file|mux0|out[8]~41_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[8]~40_combout  & ((\reg_file|r7|ff_8|Q~q ))) # (!\reg_file|mux0|out[8]~40_combout  & (\reg_file|r5|ff_8|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[8]~40_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_8|Q~q ),
	.datac(\reg_file|r7|ff_8|Q~q ),
	.datad(\reg_file|mux0|out[8]~40_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~41 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y68_N6
cycloneive_lcell_comb \reg_file|mux0|out[8]~44 (
// Equation(s):
// \reg_file|mux0|out[8]~44_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[8]~41_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[8]~43_combout ))

	.dataa(\FSM|SR1 [0]),
	.datab(gnd),
	.datac(\reg_file|mux0|out[8]~43_combout ),
	.datad(\reg_file|mux0|out[8]~41_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[8]~44_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[8]~44 .lut_mask = 16'hFA50;
defparam \reg_file|mux0|out[8]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N20
cycloneive_lcell_comb \tsb|Bus[8]~53 (
// Equation(s):
// \tsb|Bus[8]~53_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & (!\reg_file|mux0|out[8]~44_combout ))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[8]~44_combout  & ((\alu|adder_in_b[8]~49_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\reg_file|mux0|out[8]~44_combout ),
	.datad(\alu|adder_in_b[8]~49_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~53 .lut_mask = 16'h5818;
defparam \tsb|Bus[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N16
cycloneive_lcell_comb \tsb|Bus[8]~80 (
// Equation(s):
// \tsb|Bus[8]~80_combout  = (\tsb|Bus[8]~53_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~16_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[8]~53_combout ),
	.datad(\alu|Add0~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~80 .lut_mask = 16'hF2F0;
defparam \tsb|Bus[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N8
cycloneive_lcell_comb \tsb|Bus[8]~54 (
// Equation(s):
// \tsb|Bus[8]~54_combout  = (\tsb|Bus[10]~22_combout  & (((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & (\memory|MDR_reg|ff_8|Q~q )) # (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[8]~80_combout )))))

	.dataa(\memory|MDR_reg|ff_8|Q~q ),
	.datab(\tsb|Bus[8]~80_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\tsb|Bus[10]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~54 .lut_mask = 16'hFA0C;
defparam \tsb|Bus[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N4
cycloneive_lcell_comb \tsb|Bus[8]~55 (
// Equation(s):
// \tsb|Bus[8]~55_combout  = (\tsb|Bus[8]~54_combout  & (((\eab|eabOut[8]~16_combout ) # (!\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[8]~54_combout  & (\pc|pc_reg|ff_8|Q~q  & (\tsb|Bus[10]~22_combout )))

	.dataa(\pc|pc_reg|ff_8|Q~q ),
	.datab(\tsb|Bus[8]~54_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\eab|eabOut[8]~16_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8]~55 .lut_mask = 16'hEC2C;
defparam \tsb|Bus[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N10
cycloneive_lcell_comb \tsb|Bus[8] (
// Equation(s):
// \tsb|Bus [8] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[8]~55_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [8]))

	.dataa(\tsb|Bus [8]),
	.datab(gnd),
	.datac(\tsb|Bus[8]~55_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [8]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[8] .lut_mask = 16'hF0AA;
defparam \tsb|Bus[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y67_N25
dffeas \ir|register|ff_8|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_8|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_8|Q .is_wysiwyg = "true";
defparam \ir|register|ff_8|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y67_N20
cycloneive_lcell_comb \eab|Add0~6 (
// Equation(s):
// \eab|Add0~6_combout  = \eab|Add0~5  $ (\ir|register|ff_8|Q~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ir|register|ff_8|Q~q ),
	.cin(\eab|Add0~5 ),
	.combout(\eab|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \eab|Add0~6 .lut_mask = 16'h0FF0;
defparam \eab|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N18
cycloneive_lcell_comb \pc|pc_reg|ff_14|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_14|Q~feeder_combout  = \pc|PC_inc [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [14]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N19
dffeas \pc|pc_reg|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_14|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y71_N20
cycloneive_lcell_comb \pc|pc_reg|ff_12|Q~feeder (
// Equation(s):
// \pc|pc_reg|ff_12|Q~feeder_combout  = \pc|PC_inc [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|PC_inc [12]),
	.cin(gnd),
	.combout(\pc|pc_reg|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \pc|pc_reg|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \pc|pc_reg|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y71_N21
dffeas \pc|pc_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\pc|pc_reg|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_12|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N24
cycloneive_lcell_comb \eab|eabOut[12]~24 (
// Equation(s):
// \eab|eabOut[12]~24_combout  = ((\pc|pc_reg|ff_12|Q~q  $ (\eab|Add0~6_combout  $ (!\eab|eabOut[11]~23 )))) # (GND)
// \eab|eabOut[12]~25  = CARRY((\pc|pc_reg|ff_12|Q~q  & ((\eab|Add0~6_combout ) # (!\eab|eabOut[11]~23 ))) # (!\pc|pc_reg|ff_12|Q~q  & (\eab|Add0~6_combout  & !\eab|eabOut[11]~23 )))

	.dataa(\pc|pc_reg|ff_12|Q~q ),
	.datab(\eab|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[11]~23 ),
	.combout(\eab|eabOut[12]~24_combout ),
	.cout(\eab|eabOut[12]~25 ));
// synopsys translate_off
defparam \eab|eabOut[12]~24 .lut_mask = 16'h698E;
defparam \eab|eabOut[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N26
cycloneive_lcell_comb \eab|eabOut[13]~26 (
// Equation(s):
// \eab|eabOut[13]~26_combout  = (\pc|pc_reg|ff_13|Q~q  & ((\eab|Add0~6_combout  & (\eab|eabOut[12]~25  & VCC)) # (!\eab|Add0~6_combout  & (!\eab|eabOut[12]~25 )))) # (!\pc|pc_reg|ff_13|Q~q  & ((\eab|Add0~6_combout  & (!\eab|eabOut[12]~25 )) # 
// (!\eab|Add0~6_combout  & ((\eab|eabOut[12]~25 ) # (GND)))))
// \eab|eabOut[13]~27  = CARRY((\pc|pc_reg|ff_13|Q~q  & (!\eab|Add0~6_combout  & !\eab|eabOut[12]~25 )) # (!\pc|pc_reg|ff_13|Q~q  & ((!\eab|eabOut[12]~25 ) # (!\eab|Add0~6_combout ))))

	.dataa(\pc|pc_reg|ff_13|Q~q ),
	.datab(\eab|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[12]~25 ),
	.combout(\eab|eabOut[13]~26_combout ),
	.cout(\eab|eabOut[13]~27 ));
// synopsys translate_off
defparam \eab|eabOut[13]~26 .lut_mask = 16'h9617;
defparam \eab|eabOut[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N28
cycloneive_lcell_comb \eab|eabOut[14]~28 (
// Equation(s):
// \eab|eabOut[14]~28_combout  = ((\eab|Add0~6_combout  $ (\pc|pc_reg|ff_14|Q~q  $ (!\eab|eabOut[13]~27 )))) # (GND)
// \eab|eabOut[14]~29  = CARRY((\eab|Add0~6_combout  & ((\pc|pc_reg|ff_14|Q~q ) # (!\eab|eabOut[13]~27 ))) # (!\eab|Add0~6_combout  & (\pc|pc_reg|ff_14|Q~q  & !\eab|eabOut[13]~27 )))

	.dataa(\eab|Add0~6_combout ),
	.datab(\pc|pc_reg|ff_14|Q~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\eab|eabOut[13]~27 ),
	.combout(\eab|eabOut[14]~28_combout ),
	.cout(\eab|eabOut[14]~29 ));
// synopsys translate_off
defparam \eab|eabOut[14]~28 .lut_mask = 16'h698E;
defparam \eab|eabOut[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y70_N30
cycloneive_lcell_comb \eab|eabOut[15]~30 (
// Equation(s):
// \eab|eabOut[15]~30_combout  = \eab|Add0~6_combout  $ (\eab|eabOut[14]~29  $ (\pc|pc_reg|ff_15|Q~q ))

	.dataa(\eab|Add0~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc|pc_reg|ff_15|Q~q ),
	.cin(\eab|eabOut[14]~29 ),
	.combout(\eab|eabOut[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \eab|eabOut[15]~30 .lut_mask = 16'hA55A;
defparam \eab|eabOut[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N22
cycloneive_lcell_comb \tsb|Bus[15]~75 (
// Equation(s):
// \tsb|Bus[15]~75_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & ((\eab|eabOut[15]~30_combout ))) # (!\tsb|Bus[10]~23_combout  & (\pc|pc_reg|ff_15|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (\tsb|Bus[10]~23_combout ))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\pc|pc_reg|ff_15|Q~q ),
	.datad(\eab|eabOut[15]~30_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~75 .lut_mask = 16'hEC64;
defparam \tsb|Bus[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y70_N3
dffeas \reg_file|r5|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y71_N13
dffeas \reg_file|r7|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y71_N13
dffeas \reg_file|r3|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N28
cycloneive_lcell_comb \reg_file|r1|ff_15|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_15|Q~feeder_combout  = \tsb|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [15]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_15|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N29
dffeas \reg_file|r1|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N2
cycloneive_lcell_comb \reg_file|mux0|out[15]~75 (
// Equation(s):
// \reg_file|mux0|out[15]~75_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_15|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_15|Q~q )))))

	.dataa(\reg_file|r3|ff_15|Q~q ),
	.datab(\reg_file|r1|ff_15|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~75_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~75 .lut_mask = 16'hFA0C;
defparam \reg_file|mux0|out[15]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N12
cycloneive_lcell_comb \reg_file|mux0|out[15]~76 (
// Equation(s):
// \reg_file|mux0|out[15]~76_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[15]~75_combout  & ((\reg_file|r7|ff_15|Q~q ))) # (!\reg_file|mux0|out[15]~75_combout  & (\reg_file|r5|ff_15|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[15]~75_combout ))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r5|ff_15|Q~q ),
	.datac(\reg_file|r7|ff_15|Q~q ),
	.datad(\reg_file|mux0|out[15]~75_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~76 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N15
dffeas \reg_file|r0|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y71_N15
dffeas \reg_file|r4|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y71_N14
cycloneive_lcell_comb \reg_file|mux0|out[15]~77 (
// Equation(s):
// \reg_file|mux0|out[15]~77_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_15|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_15|Q~q ))))

	.dataa(\reg_file|r0|ff_15|Q~q ),
	.datab(\FSM|SR1 [1]),
	.datac(\reg_file|r4|ff_15|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~77_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~77 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[15]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y71_N25
dffeas \reg_file|r6|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N25
dffeas \reg_file|r2|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_15|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N2
cycloneive_lcell_comb \reg_file|mux0|out[15]~78 (
// Equation(s):
// \reg_file|mux0|out[15]~78_combout  = (\reg_file|mux0|out[15]~77_combout  & ((\reg_file|r6|ff_15|Q~q ) # ((!\FSM|SR1 [1])))) # (!\reg_file|mux0|out[15]~77_combout  & (((\FSM|SR1 [1] & \reg_file|r2|ff_15|Q~q ))))

	.dataa(\reg_file|mux0|out[15]~77_combout ),
	.datab(\reg_file|r6|ff_15|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r2|ff_15|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~78 .lut_mask = 16'hDA8A;
defparam \reg_file|mux0|out[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N22
cycloneive_lcell_comb \reg_file|mux0|out[15]~79 (
// Equation(s):
// \reg_file|mux0|out[15]~79_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[15]~76_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[15]~78_combout )))

	.dataa(\reg_file|mux0|out[15]~76_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[15]~78_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[15]~79 .lut_mask = 16'hBB88;
defparam \reg_file|mux0|out[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N14
cycloneive_lcell_comb \alu|adder_in_b[15]~82 (
// Equation(s):
// \alu|adder_in_b[15]~82_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_15|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_15|Q~q )))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|ff_15|Q~q ),
	.datac(\reg_file|r0|ff_15|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~82 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[15]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N24
cycloneive_lcell_comb \alu|adder_in_b[15]~83 (
// Equation(s):
// \alu|adder_in_b[15]~83_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[15]~82_combout  & ((\reg_file|r6|ff_15|Q~q ))) # (!\alu|adder_in_b[15]~82_combout  & (\reg_file|r2|ff_15|Q~q )))) # (!\FSM|SR2 [1] & (\alu|adder_in_b[15]~82_combout ))

	.dataa(\FSM|SR2 [1]),
	.datab(\alu|adder_in_b[15]~82_combout ),
	.datac(\reg_file|r2|ff_15|Q~q ),
	.datad(\reg_file|r6|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~83 .lut_mask = 16'hEC64;
defparam \alu|adder_in_b[15]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N22
cycloneive_lcell_comb \alu|adder_in_b[15]~80 (
// Equation(s):
// \alu|adder_in_b[15]~80_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|ff_15|Q~q ) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((!\FSM|SR2 [2] & \reg_file|r1|ff_15|Q~q ))))

	.dataa(\reg_file|r3|ff_15|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\FSM|SR2 [2]),
	.datad(\reg_file|r1|ff_15|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~80 .lut_mask = 16'hCBC8;
defparam \alu|adder_in_b[15]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N2
cycloneive_lcell_comb \alu|adder_in_b[15]~81 (
// Equation(s):
// \alu|adder_in_b[15]~81_combout  = (\alu|adder_in_b[15]~80_combout  & ((\reg_file|r7|ff_15|Q~q ) # ((!\FSM|SR2 [2])))) # (!\alu|adder_in_b[15]~80_combout  & (((\reg_file|r5|ff_15|Q~q  & \FSM|SR2 [2]))))

	.dataa(\reg_file|r7|ff_15|Q~q ),
	.datab(\alu|adder_in_b[15]~80_combout ),
	.datac(\reg_file|r5|ff_15|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~81 .lut_mask = 16'hB8CC;
defparam \alu|adder_in_b[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N14
cycloneive_lcell_comb \alu|adder_in_b[15]~84 (
// Equation(s):
// \alu|adder_in_b[15]~84_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[15]~81_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[15]~83_combout )))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[15]~83_combout ),
	.datad(\alu|adder_in_b[15]~81_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[15]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[15]~84 .lut_mask = 16'hFEBA;
defparam \alu|adder_in_b[15]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N16
cycloneive_lcell_comb \tsb|Bus[15]~74 (
// Equation(s):
// \tsb|Bus[15]~74_combout  = (\reg_file|mux0|out[15]~79_combout  & (!\FSM|aluControl [0] & ((\alu|adder_in_b[15]~84_combout ) # (!\FSM|aluControl [1])))) # (!\reg_file|mux0|out[15]~79_combout  & (\FSM|aluControl [1] & ((\FSM|aluControl [0]))))

	.dataa(\reg_file|mux0|out[15]~79_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\alu|adder_in_b[15]~84_combout ),
	.datad(\FSM|aluControl [0]),
	.cin(gnd),
	.combout(\tsb|Bus[15]~74_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~74 .lut_mask = 16'h44A2;
defparam \tsb|Bus[15]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N14
cycloneive_lcell_comb \reg_file|r6|ff_14|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_14|Q~feeder_combout  = \tsb|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r6|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_14|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r6|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y70_N15
dffeas \reg_file|r6|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N11
dffeas \reg_file|r4|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y70_N23
dffeas \reg_file|r0|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N22
cycloneive_lcell_comb \alu|adder_in_b[14]~77 (
// Equation(s):
// \alu|adder_in_b[14]~77_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_14|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_14|Q~q )))))

	.dataa(\reg_file|r4|ff_14|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r0|ff_14|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~77 .lut_mask = 16'hEE30;
defparam \alu|adder_in_b[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y71_N7
dffeas \reg_file|r2|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N4
cycloneive_lcell_comb \alu|adder_in_b[14]~78 (
// Equation(s):
// \alu|adder_in_b[14]~78_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[14]~77_combout  & (\reg_file|r6|ff_14|Q~q )) # (!\alu|adder_in_b[14]~77_combout  & ((\reg_file|r2|ff_14|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[14]~77_combout ))))

	.dataa(\reg_file|r6|ff_14|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\alu|adder_in_b[14]~77_combout ),
	.datad(\reg_file|r2|ff_14|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~78 .lut_mask = 16'hBCB0;
defparam \alu|adder_in_b[14]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y71_N9
dffeas \reg_file|r7|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y71_N19
dffeas \reg_file|r3|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N14
cycloneive_lcell_comb \reg_file|r1|ff_14|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_14|Q~feeder_combout  = \tsb|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_14|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N15
dffeas \reg_file|r1|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N20
cycloneive_lcell_comb \alu|adder_in_b[14]~75 (
// Equation(s):
// \alu|adder_in_b[14]~75_combout  = (\FSM|SR2 [1] & ((\reg_file|r3|ff_14|Q~q ) # ((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & (((!\FSM|SR2 [2] & \reg_file|r1|ff_14|Q~q ))))

	.dataa(\reg_file|r3|ff_14|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\FSM|SR2 [2]),
	.datad(\reg_file|r1|ff_14|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~75 .lut_mask = 16'hCBC8;
defparam \alu|adder_in_b[14]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N24
cycloneive_lcell_comb \alu|adder_in_b[14]~76 (
// Equation(s):
// \alu|adder_in_b[14]~76_combout  = (\alu|adder_in_b[14]~75_combout  & ((\reg_file|r7|ff_14|Q~q ) # ((!\FSM|SR2 [2])))) # (!\alu|adder_in_b[14]~75_combout  & (((\reg_file|r5|ff_14|Q~q  & \FSM|SR2 [2]))))

	.dataa(\reg_file|r7|ff_14|Q~q ),
	.datab(\alu|adder_in_b[14]~75_combout ),
	.datac(\reg_file|r5|ff_14|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~76 .lut_mask = 16'hB8CC;
defparam \alu|adder_in_b[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N6
cycloneive_lcell_comb \alu|adder_in_b[14]~79 (
// Equation(s):
// \alu|adder_in_b[14]~79_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[14]~76_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[14]~78_combout )))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[14]~78_combout ),
	.datad(\alu|adder_in_b[14]~76_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[14]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[14]~79 .lut_mask = 16'hFEBA;
defparam \alu|adder_in_b[14]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N8
cycloneive_lcell_comb \tsb|Bus[14]~71 (
// Equation(s):
// \tsb|Bus[14]~71_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & (!\reg_file|mux0|out[14]~74_combout ))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[14]~74_combout  & ((\alu|adder_in_b[14]~79_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\reg_file|mux0|out[14]~74_combout ),
	.datad(\alu|adder_in_b[14]~79_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~71 .lut_mask = 16'h5818;
defparam \tsb|Bus[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N16
cycloneive_lcell_comb \reg_file|r6|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_13|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y70_N17
dffeas \reg_file|r6|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N31
dffeas \reg_file|r2|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N13
dffeas \reg_file|r4|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y71_N17
dffeas \reg_file|r0|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N16
cycloneive_lcell_comb \alu|adder_in_b[13]~72 (
// Equation(s):
// \alu|adder_in_b[13]~72_combout  = (\FSM|SR2 [1] & (((\FSM|SR2 [2])))) # (!\FSM|SR2 [1] & ((\FSM|SR2 [2] & (\reg_file|r4|ff_13|Q~q )) # (!\FSM|SR2 [2] & ((\reg_file|r0|ff_13|Q~q )))))

	.dataa(\FSM|SR2 [1]),
	.datab(\reg_file|r4|ff_13|Q~q ),
	.datac(\reg_file|r0|ff_13|Q~q ),
	.datad(\FSM|SR2 [2]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~72 .lut_mask = 16'hEE50;
defparam \alu|adder_in_b[13]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N30
cycloneive_lcell_comb \alu|adder_in_b[13]~73 (
// Equation(s):
// \alu|adder_in_b[13]~73_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[13]~72_combout  & (\reg_file|r6|ff_13|Q~q )) # (!\alu|adder_in_b[13]~72_combout  & ((\reg_file|r2|ff_13|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[13]~72_combout ))))

	.dataa(\reg_file|r6|ff_13|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\reg_file|r2|ff_13|Q~q ),
	.datad(\alu|adder_in_b[13]~72_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~73 .lut_mask = 16'hBBC0;
defparam \alu|adder_in_b[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y70_N14
cycloneive_lcell_comb \reg_file|r7|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_13|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y70_N15
dffeas \reg_file|r7|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y70_N1
dffeas \reg_file|r5|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N12
cycloneive_lcell_comb \reg_file|r1|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r1|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_13|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r1|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N13
dffeas \reg_file|r1|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N2
cycloneive_lcell_comb \reg_file|r3|ff_13|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r3|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_13|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r3|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N3
dffeas \reg_file|r3|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_13|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N4
cycloneive_lcell_comb \alu|adder_in_b[13]~70 (
// Equation(s):
// \alu|adder_in_b[13]~70_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_13|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_13|Q~q ))))

	.dataa(\reg_file|r1|ff_13|Q~q ),
	.datab(\reg_file|r3|ff_13|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~70 .lut_mask = 16'hFC0A;
defparam \alu|adder_in_b[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N12
cycloneive_lcell_comb \alu|adder_in_b[13]~71 (
// Equation(s):
// \alu|adder_in_b[13]~71_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[13]~70_combout  & (\reg_file|r7|ff_13|Q~q )) # (!\alu|adder_in_b[13]~70_combout  & ((\reg_file|r5|ff_13|Q~q ))))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[13]~70_combout ))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r7|ff_13|Q~q ),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\alu|adder_in_b[13]~70_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~71 .lut_mask = 16'hDDA0;
defparam \alu|adder_in_b[13]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N28
cycloneive_lcell_comb \alu|adder_in_b[13]~74 (
// Equation(s):
// \alu|adder_in_b[13]~74_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[13]~71_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[13]~73_combout )))

	.dataa(\ir|register|ff_5|Q~q ),
	.datab(\FSM|SR2 [0]),
	.datac(\alu|adder_in_b[13]~73_combout ),
	.datad(\alu|adder_in_b[13]~71_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[13]~74 .lut_mask = 16'hFEBA;
defparam \alu|adder_in_b[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N12
cycloneive_lcell_comb \reg_file|mux0|out[13]~67 (
// Equation(s):
// \reg_file|mux0|out[13]~67_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_13|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_13|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_13|Q~q ),
	.datac(\reg_file|r4|ff_13|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~67_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~67 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[13]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N6
cycloneive_lcell_comb \reg_file|mux0|out[13]~68 (
// Equation(s):
// \reg_file|mux0|out[13]~68_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[13]~67_combout  & (\reg_file|r6|ff_13|Q~q )) # (!\reg_file|mux0|out[13]~67_combout  & ((\reg_file|r2|ff_13|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[13]~67_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_13|Q~q ),
	.datac(\reg_file|r2|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~67_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~68 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N30
cycloneive_lcell_comb \reg_file|mux0|out[13]~65 (
// Equation(s):
// \reg_file|mux0|out[13]~65_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_13|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_13|Q~q ))))

	.dataa(\reg_file|r1|ff_13|Q~q ),
	.datab(\reg_file|r3|ff_13|Q~q ),
	.datac(\FSM|SR1 [2]),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~65_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~65 .lut_mask = 16'hFC0A;
defparam \reg_file|mux0|out[13]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N0
cycloneive_lcell_comb \reg_file|mux0|out[13]~66 (
// Equation(s):
// \reg_file|mux0|out[13]~66_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[13]~65_combout  & (\reg_file|r7|ff_13|Q~q )) # (!\reg_file|mux0|out[13]~65_combout  & ((\reg_file|r5|ff_13|Q~q ))))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[13]~65_combout ))))

	.dataa(\reg_file|r7|ff_13|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r5|ff_13|Q~q ),
	.datad(\reg_file|mux0|out[13]~65_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~66_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~66 .lut_mask = 16'hBBC0;
defparam \reg_file|mux0|out[13]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N30
cycloneive_lcell_comb \reg_file|mux0|out[13]~69 (
// Equation(s):
// \reg_file|mux0|out[13]~69_combout  = (\FSM|SR1 [0] & ((\reg_file|mux0|out[13]~66_combout ))) # (!\FSM|SR1 [0] & (\reg_file|mux0|out[13]~68_combout ))

	.dataa(gnd),
	.datab(\FSM|SR1 [0]),
	.datac(\reg_file|mux0|out[13]~68_combout ),
	.datad(\reg_file|mux0|out[13]~66_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[13]~69 .lut_mask = 16'hFC30;
defparam \reg_file|mux0|out[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y69_N20
cycloneive_lcell_comb \reg_file|r6|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r6|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r6|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r6|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r6|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y69_N21
dffeas \reg_file|r6|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r6|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r6|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r6|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r6|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N29
dffeas \reg_file|r4|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r4|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r4|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r4|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y68_N3
dffeas \reg_file|r0|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r0|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r0|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r0|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N2
cycloneive_lcell_comb \alu|adder_in_b[12]~67 (
// Equation(s):
// \alu|adder_in_b[12]~67_combout  = (\FSM|SR2 [2] & ((\reg_file|r4|ff_12|Q~q ) # ((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & (((\reg_file|r0|ff_12|Q~q  & !\FSM|SR2 [1]))))

	.dataa(\FSM|SR2 [2]),
	.datab(\reg_file|r4|ff_12|Q~q ),
	.datac(\reg_file|r0|ff_12|Q~q ),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~67 .lut_mask = 16'hAAD8;
defparam \alu|adder_in_b[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N25
dffeas \reg_file|r2|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r2|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r2|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r2|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N26
cycloneive_lcell_comb \alu|adder_in_b[12]~68 (
// Equation(s):
// \alu|adder_in_b[12]~68_combout  = (\FSM|SR2 [1] & ((\alu|adder_in_b[12]~67_combout  & (\reg_file|r6|ff_12|Q~q )) # (!\alu|adder_in_b[12]~67_combout  & ((\reg_file|r2|ff_12|Q~q ))))) # (!\FSM|SR2 [1] & (((\alu|adder_in_b[12]~67_combout ))))

	.dataa(\reg_file|r6|ff_12|Q~q ),
	.datab(\FSM|SR2 [1]),
	.datac(\alu|adder_in_b[12]~67_combout ),
	.datad(\reg_file|r2|ff_12|Q~q ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~68 .lut_mask = 16'hBCB0;
defparam \alu|adder_in_b[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N6
cycloneive_lcell_comb \reg_file|r5|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r5|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\reg_file|r5|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r5|ff_12|Q~feeder .lut_mask = 16'hF0F0;
defparam \reg_file|r5|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y69_N7
dffeas \reg_file|r5|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r5|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y70_N24
cycloneive_lcell_comb \reg_file|r7|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r7|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r7|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r7|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r7|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y70_N25
dffeas \reg_file|r7|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r7|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|out[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r7|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r7|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r7|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N24
cycloneive_lcell_comb \reg_file|r1|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r1|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r1|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r1|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r1|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N25
dffeas \reg_file|r1|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r1|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r1|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r1|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r1|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N18
cycloneive_lcell_comb \reg_file|r3|ff_12|Q~feeder (
// Equation(s):
// \reg_file|r3|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\reg_file|r3|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|r3|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \reg_file|r3|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y71_N19
dffeas \reg_file|r3|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\reg_file|r3|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|decoder|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r3|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r3|ff_12|Q .is_wysiwyg = "true";
defparam \reg_file|r3|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N16
cycloneive_lcell_comb \alu|adder_in_b[12]~65 (
// Equation(s):
// \alu|adder_in_b[12]~65_combout  = (\FSM|SR2 [2] & (((\FSM|SR2 [1])))) # (!\FSM|SR2 [2] & ((\FSM|SR2 [1] & ((\reg_file|r3|ff_12|Q~q ))) # (!\FSM|SR2 [1] & (\reg_file|r1|ff_12|Q~q ))))

	.dataa(\reg_file|r1|ff_12|Q~q ),
	.datab(\reg_file|r3|ff_12|Q~q ),
	.datac(\FSM|SR2 [2]),
	.datad(\FSM|SR2 [1]),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~65 .lut_mask = 16'hFC0A;
defparam \alu|adder_in_b[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N16
cycloneive_lcell_comb \alu|adder_in_b[12]~66 (
// Equation(s):
// \alu|adder_in_b[12]~66_combout  = (\FSM|SR2 [2] & ((\alu|adder_in_b[12]~65_combout  & ((\reg_file|r7|ff_12|Q~q ))) # (!\alu|adder_in_b[12]~65_combout  & (\reg_file|r5|ff_12|Q~q )))) # (!\FSM|SR2 [2] & (((\alu|adder_in_b[12]~65_combout ))))

	.dataa(\reg_file|r5|ff_12|Q~q ),
	.datab(\FSM|SR2 [2]),
	.datac(\reg_file|r7|ff_12|Q~q ),
	.datad(\alu|adder_in_b[12]~65_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~66 .lut_mask = 16'hF388;
defparam \alu|adder_in_b[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N4
cycloneive_lcell_comb \alu|adder_in_b[12]~69 (
// Equation(s):
// \alu|adder_in_b[12]~69_combout  = (\ir|register|ff_5|Q~q ) # ((\FSM|SR2 [0] & ((\alu|adder_in_b[12]~66_combout ))) # (!\FSM|SR2 [0] & (\alu|adder_in_b[12]~68_combout )))

	.dataa(\alu|adder_in_b[12]~68_combout ),
	.datab(\ir|register|ff_5|Q~q ),
	.datac(\FSM|SR2 [0]),
	.datad(\alu|adder_in_b[12]~66_combout ),
	.cin(gnd),
	.combout(\alu|adder_in_b[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|adder_in_b[12]~69 .lut_mask = 16'hFECE;
defparam \alu|adder_in_b[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y71_N6
cycloneive_lcell_comb \reg_file|mux0|out[12]~60 (
// Equation(s):
// \reg_file|mux0|out[12]~60_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & (\reg_file|r3|ff_12|Q~q )) # (!\FSM|SR1 [1] & ((\reg_file|r1|ff_12|Q~q )))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r3|ff_12|Q~q ),
	.datac(\FSM|SR1 [1]),
	.datad(\reg_file|r1|ff_12|Q~q ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~60 .lut_mask = 16'hE5E0;
defparam \reg_file|mux0|out[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N26
cycloneive_lcell_comb \reg_file|mux0|out[12]~61 (
// Equation(s):
// \reg_file|mux0|out[12]~61_combout  = (\FSM|SR1 [2] & ((\reg_file|mux0|out[12]~60_combout  & ((\reg_file|r7|ff_12|Q~q ))) # (!\reg_file|mux0|out[12]~60_combout  & (\reg_file|r5|ff_12|Q~q )))) # (!\FSM|SR1 [2] & (((\reg_file|mux0|out[12]~60_combout ))))

	.dataa(\reg_file|r5|ff_12|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r7|ff_12|Q~q ),
	.datad(\reg_file|mux0|out[12]~60_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~61_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~61 .lut_mask = 16'hF388;
defparam \reg_file|mux0|out[12]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N28
cycloneive_lcell_comb \reg_file|mux0|out[12]~62 (
// Equation(s):
// \reg_file|mux0|out[12]~62_combout  = (\FSM|SR1 [1] & (((\FSM|SR1 [2])))) # (!\FSM|SR1 [1] & ((\FSM|SR1 [2] & ((\reg_file|r4|ff_12|Q~q ))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_12|Q~q ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r0|ff_12|Q~q ),
	.datac(\reg_file|r4|ff_12|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~62_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~62 .lut_mask = 16'hFA44;
defparam \reg_file|mux0|out[12]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N24
cycloneive_lcell_comb \reg_file|mux0|out[12]~63 (
// Equation(s):
// \reg_file|mux0|out[12]~63_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[12]~62_combout  & (\reg_file|r6|ff_12|Q~q )) # (!\reg_file|mux0|out[12]~62_combout  & ((\reg_file|r2|ff_12|Q~q ))))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[12]~62_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r6|ff_12|Q~q ),
	.datac(\reg_file|r2|ff_12|Q~q ),
	.datad(\reg_file|mux0|out[12]~62_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~63_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~63 .lut_mask = 16'hDDA0;
defparam \reg_file|mux0|out[12]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N28
cycloneive_lcell_comb \reg_file|mux0|out[12]~64 (
// Equation(s):
// \reg_file|mux0|out[12]~64_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[12]~61_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[12]~63_combout )))

	.dataa(\reg_file|mux0|out[12]~61_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[12]~63_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[12]~64 .lut_mask = 16'hBB88;
defparam \reg_file|mux0|out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N24
cycloneive_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\alu|adder_in_b[12]~69_combout  $ (\reg_file|mux0|out[12]~64_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\alu|adder_in_b[12]~69_combout  & ((\reg_file|mux0|out[12]~64_combout ) # (!\alu|Add0~23 ))) # (!\alu|adder_in_b[12]~69_combout  & (\reg_file|mux0|out[12]~64_combout  & !\alu|Add0~23 )))

	.dataa(\alu|adder_in_b[12]~69_combout ),
	.datab(\reg_file|mux0|out[12]~64_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N26
cycloneive_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\alu|adder_in_b[13]~74_combout  & ((\reg_file|mux0|out[13]~69_combout  & (\alu|Add0~25  & VCC)) # (!\reg_file|mux0|out[13]~69_combout  & (!\alu|Add0~25 )))) # (!\alu|adder_in_b[13]~74_combout  & ((\reg_file|mux0|out[13]~69_combout 
//  & (!\alu|Add0~25 )) # (!\reg_file|mux0|out[13]~69_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\alu|adder_in_b[13]~74_combout  & (!\reg_file|mux0|out[13]~69_combout  & !\alu|Add0~25 )) # (!\alu|adder_in_b[13]~74_combout  & ((!\alu|Add0~25 ) # (!\reg_file|mux0|out[13]~69_combout ))))

	.dataa(\alu|adder_in_b[13]~74_combout ),
	.datab(\reg_file|mux0|out[13]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N28
cycloneive_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\reg_file|mux0|out[14]~74_combout  $ (\alu|adder_in_b[14]~79_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\reg_file|mux0|out[14]~74_combout  & ((\alu|adder_in_b[14]~79_combout ) # (!\alu|Add0~27 ))) # (!\reg_file|mux0|out[14]~74_combout  & (\alu|adder_in_b[14]~79_combout  & !\alu|Add0~27 )))

	.dataa(\reg_file|mux0|out[14]~74_combout ),
	.datab(\alu|adder_in_b[14]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N18
cycloneive_lcell_comb \tsb|Bus[14]~86 (
// Equation(s):
// \tsb|Bus[14]~86_combout  = (\tsb|Bus[14]~71_combout ) # ((\FSM|aluControl [0] & (\alu|Add0~28_combout  & !\FSM|aluControl [1])))

	.dataa(\FSM|aluControl [0]),
	.datab(\tsb|Bus[14]~71_combout ),
	.datac(\alu|Add0~28_combout ),
	.datad(\FSM|aluControl [1]),
	.cin(gnd),
	.combout(\tsb|Bus[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~86 .lut_mask = 16'hCCEC;
defparam \tsb|Bus[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N14
cycloneive_lcell_comb \tsb|Bus[14]~72 (
// Equation(s):
// \tsb|Bus[14]~72_combout  = (\tsb|Bus[10]~22_combout  & (((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & (\memory|MDR_reg|ff_14|Q~q )) # (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[14]~86_combout )))))

	.dataa(\memory|MDR_reg|ff_14|Q~q ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\tsb|Bus[14]~86_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~72 .lut_mask = 16'hE3E0;
defparam \tsb|Bus[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N16
cycloneive_lcell_comb \tsb|Bus[14]~73 (
// Equation(s):
// \tsb|Bus[14]~73_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[14]~72_combout  & ((\eab|eabOut[14]~28_combout ))) # (!\tsb|Bus[14]~72_combout  & (\pc|pc_reg|ff_14|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (((\tsb|Bus[14]~72_combout ))))

	.dataa(\pc|pc_reg|ff_14|Q~q ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\tsb|Bus[14]~72_combout ),
	.datad(\eab|eabOut[14]~28_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14]~73 .lut_mask = 16'hF838;
defparam \tsb|Bus[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N26
cycloneive_lcell_comb \tsb|Bus[14] (
// Equation(s):
// \tsb|Bus [14] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[14]~73_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [14])))

	.dataa(\tsb|Bus[14]~73_combout ),
	.datab(gnd),
	.datac(\tsb|Bus [14]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [14]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[14] .lut_mask = 16'hAAF0;
defparam \tsb|Bus[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y70_N25
dffeas \reg_file|r5|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\tsb|Bus [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|decoder|out[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|r5|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|r5|ff_14|Q .is_wysiwyg = "true";
defparam \reg_file|r5|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N18
cycloneive_lcell_comb \reg_file|mux0|out[14]~70 (
// Equation(s):
// \reg_file|mux0|out[14]~70_combout  = (\FSM|SR1 [2] & (((\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & ((\FSM|SR1 [1] & ((\reg_file|r3|ff_14|Q~q ))) # (!\FSM|SR1 [1] & (\reg_file|r1|ff_14|Q~q ))))

	.dataa(\reg_file|r1|ff_14|Q~q ),
	.datab(\FSM|SR1 [2]),
	.datac(\reg_file|r3|ff_14|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~70_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~70 .lut_mask = 16'hFC22;
defparam \reg_file|mux0|out[14]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N8
cycloneive_lcell_comb \reg_file|mux0|out[14]~71 (
// Equation(s):
// \reg_file|mux0|out[14]~71_combout  = (\reg_file|mux0|out[14]~70_combout  & (((\reg_file|r7|ff_14|Q~q ) # (!\FSM|SR1 [2])))) # (!\reg_file|mux0|out[14]~70_combout  & (\reg_file|r5|ff_14|Q~q  & ((\FSM|SR1 [2]))))

	.dataa(\reg_file|r5|ff_14|Q~q ),
	.datab(\reg_file|mux0|out[14]~70_combout ),
	.datac(\reg_file|r7|ff_14|Q~q ),
	.datad(\FSM|SR1 [2]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~71_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~71 .lut_mask = 16'hE2CC;
defparam \reg_file|mux0|out[14]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y68_N10
cycloneive_lcell_comb \reg_file|mux0|out[14]~72 (
// Equation(s):
// \reg_file|mux0|out[14]~72_combout  = (\FSM|SR1 [2] & (((\reg_file|r4|ff_14|Q~q ) # (\FSM|SR1 [1])))) # (!\FSM|SR1 [2] & (\reg_file|r0|ff_14|Q~q  & ((!\FSM|SR1 [1]))))

	.dataa(\FSM|SR1 [2]),
	.datab(\reg_file|r0|ff_14|Q~q ),
	.datac(\reg_file|r4|ff_14|Q~q ),
	.datad(\FSM|SR1 [1]),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~72 .lut_mask = 16'hAAE4;
defparam \reg_file|mux0|out[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y71_N14
cycloneive_lcell_comb \reg_file|mux0|out[14]~73 (
// Equation(s):
// \reg_file|mux0|out[14]~73_combout  = (\FSM|SR1 [1] & ((\reg_file|mux0|out[14]~72_combout  & ((\reg_file|r6|ff_14|Q~q ))) # (!\reg_file|mux0|out[14]~72_combout  & (\reg_file|r2|ff_14|Q~q )))) # (!\FSM|SR1 [1] & (((\reg_file|mux0|out[14]~72_combout ))))

	.dataa(\FSM|SR1 [1]),
	.datab(\reg_file|r2|ff_14|Q~q ),
	.datac(\reg_file|r6|ff_14|Q~q ),
	.datad(\reg_file|mux0|out[14]~72_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~73_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~73 .lut_mask = 16'hF588;
defparam \reg_file|mux0|out[14]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y71_N6
cycloneive_lcell_comb \reg_file|mux0|out[14]~74 (
// Equation(s):
// \reg_file|mux0|out[14]~74_combout  = (\FSM|SR1 [0] & (\reg_file|mux0|out[14]~71_combout )) # (!\FSM|SR1 [0] & ((\reg_file|mux0|out[14]~73_combout )))

	.dataa(\reg_file|mux0|out[14]~71_combout ),
	.datab(\FSM|SR1 [0]),
	.datac(gnd),
	.datad(\reg_file|mux0|out[14]~73_combout ),
	.cin(gnd),
	.combout(\reg_file|mux0|out[14]~74_combout ),
	.cout());
// synopsys translate_off
defparam \reg_file|mux0|out[14]~74 .lut_mask = 16'hBB88;
defparam \reg_file|mux0|out[14]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y69_N30
cycloneive_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = \reg_file|mux0|out[15]~79_combout  $ (\alu|adder_in_b[15]~84_combout  $ (\alu|Add0~29 ))

	.dataa(\reg_file|mux0|out[15]~79_combout ),
	.datab(\alu|adder_in_b[15]~84_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h9696;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N10
cycloneive_lcell_comb \tsb|Bus[15]~87 (
// Equation(s):
// \tsb|Bus[15]~87_combout  = (\tsb|Bus[15]~74_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~30_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[15]~74_combout ),
	.datad(\alu|Add0~30_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~87_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~87 .lut_mask = 16'hF2F0;
defparam \tsb|Bus[15]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N0
cycloneive_lcell_comb \tsb|Bus[15]~76 (
// Equation(s):
// \tsb|Bus[15]~76_combout  = (\tsb|Bus[10]~22_combout  & (\tsb|Bus[15]~75_combout )) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[15]~75_combout  & (\memory|MDR_reg|ff_15|Q~q )) # (!\tsb|Bus[15]~75_combout  & ((\tsb|Bus[15]~87_combout )))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[15]~75_combout ),
	.datac(\memory|MDR_reg|ff_15|Q~q ),
	.datad(\tsb|Bus[15]~87_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[15]~76_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15]~76 .lut_mask = 16'hD9C8;
defparam \tsb|Bus[15]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N8
cycloneive_lcell_comb \tsb|Bus[15] (
// Equation(s):
// \tsb|Bus [15] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[15]~76_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [15])))

	.dataa(gnd),
	.datab(\tsb|Bus[15]~76_combout ),
	.datac(\tsb|Bus [15]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [15]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[15] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N8
cycloneive_lcell_comb \ir|register|ff_15|Q~feeder (
// Equation(s):
// \ir|register|ff_15|Q~feeder_combout  = \tsb|Bus [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|ff_15|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_15|Q~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|ff_15|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y67_N9
dffeas \ir|register|ff_15|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_15|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_15|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_15|Q .is_wysiwyg = "true";
defparam \ir|register|ff_15|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N10
cycloneive_lcell_comb \FSM|next_state[3]~3 (
// Equation(s):
// \FSM|next_state[3]~3_combout  = (\FSM|current_state [4] & (!\FSM|memWE~0_combout )) # (!\FSM|current_state [4] & ((\ir|register|ff_15|Q~q )))

	.dataa(\FSM|memWE~0_combout ),
	.datab(\ir|register|ff_15|Q~q ),
	.datac(gnd),
	.datad(\FSM|current_state [4]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~3 .lut_mask = 16'h55CC;
defparam \FSM|next_state[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N30
cycloneive_lcell_comb \FSM|next_state~14 (
// Equation(s):
// \FSM|next_state~14_combout  = (!\FSM|current_state [2] & (!\FSM|current_state [0] & ((\FSM|current_state [3]) # (!\FSM|current_state [1]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~14 .lut_mask = 16'h000B;
defparam \FSM|next_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N28
cycloneive_lcell_comb \FSM|next_state~8 (
// Equation(s):
// \FSM|next_state~8_combout  = (!\FSM|current_state [0] & (!\FSM|current_state [1] & !\FSM|current_state [3]))

	.dataa(gnd),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~8 .lut_mask = 16'h0003;
defparam \FSM|next_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N16
cycloneive_lcell_comb \FSM|next_state~23 (
// Equation(s):
// \FSM|next_state~23_combout  = (!\FSM|current_state [4] & (((\FSM|current_state [2]) # (!\FSM|next_state~8_combout )) # (!\FSM|current_state [5])))

	.dataa(\FSM|current_state [5]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|next_state~8_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~23 .lut_mask = 16'h3133;
defparam \FSM|next_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N0
cycloneive_lcell_comb \FSM|next_state[3]~11 (
// Equation(s):
// \FSM|next_state[3]~11_combout  = (\FSM|current_state [3] & (((\FSM|current_state [5]) # (\FSM|current_state [1])) # (!\FSM|current_state [0]))) # (!\FSM|current_state [3] & (\FSM|current_state [1] & (\FSM|current_state [0] $ (\FSM|current_state [5]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~11 .lut_mask = 16'hBEA2;
defparam \FSM|next_state[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N20
cycloneive_lcell_comb \FSM|next_state[3]~9 (
// Equation(s):
// \FSM|next_state[3]~9_combout  = (\FSM|current_state [5]) # ((\FSM|current_state [3] & ((\FSM|current_state [0]) # (!\FSM|current_state [1]))) # (!\FSM|current_state [3] & ((\FSM|current_state [1]) # (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~9 .lut_mask = 16'hFFDB;
defparam \FSM|next_state[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N4
cycloneive_lcell_comb \FSM|next_state[3]~10 (
// Equation(s):
// \FSM|next_state[3]~10_combout  = (\FSM|current_state [1] & ((\FSM|current_state [3] & ((\FSM|current_state [5]))) # (!\FSM|current_state [3] & (!\FSM|current_state [0] & !\FSM|current_state [5]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~10 .lut_mask = 16'hA010;
defparam \FSM|next_state[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N18
cycloneive_lcell_comb \FSM|next_state[3]~24 (
// Equation(s):
// \FSM|next_state[3]~24_combout  = (\FSM|current_state [4] & (((!\FSM|next_state[3]~10_combout )))) # (!\FSM|current_state [4] & ((\FSM|current_state [2] & (\FSM|next_state[3]~9_combout )) # (!\FSM|current_state [2] & ((\FSM|next_state[3]~10_combout )))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|next_state[3]~9_combout ),
	.datad(\FSM|next_state[3]~10_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~24 .lut_mask = 16'h31EC;
defparam \FSM|next_state[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N24
cycloneive_lcell_comb \FSM|next_state[3]~25 (
// Equation(s):
// \FSM|next_state[3]~25_combout  = (\FSM|current_state [4] & (!\FSM|next_state[3]~24_combout  & (\FSM|current_state [2] $ (!\FSM|next_state[3]~11_combout )))) # (!\FSM|current_state [4] & (\FSM|next_state[3]~24_combout  $ (((\FSM|current_state [2]) # 
// (!\FSM|next_state[3]~11_combout )))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|next_state[3]~11_combout ),
	.datad(\FSM|next_state[3]~24_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[3]~25 .lut_mask = 16'h10A7;
defparam \FSM|next_state[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y67_N11
dffeas \FSM|next_state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state[3]~3_combout ),
	.asdata(\FSM|next_state~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|next_state~23_combout ),
	.ena(\FSM|next_state[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[3] .is_wysiwyg = "true";
defparam \FSM|next_state[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y67_N11
dffeas \FSM|current_state[3] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[3] .is_wysiwyg = "true";
defparam \FSM|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N12
cycloneive_lcell_comb \FSM|next_state~21 (
// Equation(s):
// \FSM|next_state~21_combout  = (\FSM|current_state [0] & (((!\FSM|current_state [3] & \FSM|current_state [5])))) # (!\FSM|current_state [0] & ((\FSM|current_state [1]) # ((!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~21 .lut_mask = 16'h3A0F;
defparam \FSM|next_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N30
cycloneive_lcell_comb \FSM|next_state~22 (
// Equation(s):
// \FSM|next_state~22_combout  = (!\FSM|current_state [2] & \FSM|next_state~21_combout )

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(gnd),
	.datad(\FSM|next_state~21_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~22 .lut_mask = 16'h3300;
defparam \FSM|next_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N28
cycloneive_lcell_comb \FSM|next_state[5]~19 (
// Equation(s):
// \FSM|next_state[5]~19_combout  = (\FSM|current_state [2] & (((!\FSM|current_state [5]) # (!\FSM|current_state [3])))) # (!\FSM|current_state [2] & ((\FSM|current_state [0]) # ((\FSM|current_state [3]) # (\FSM|current_state [5]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [3]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~19 .lut_mask = 16'h3FFE;
defparam \FSM|next_state[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N28
cycloneive_lcell_comb \FSM|next_state[5]~17 (
// Equation(s):
// \FSM|next_state[5]~17_combout  = (\FSM|current_state [1] & (((!\FSM|current_state [0] & !\FSM|current_state [3])) # (!\FSM|current_state [5]))) # (!\FSM|current_state [1] & (\FSM|current_state [3] & ((\FSM|current_state [5]) # (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~17 .lut_mask = 16'h1CF4;
defparam \FSM|next_state[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N14
cycloneive_lcell_comb \FSM|next_state[5]~18 (
// Equation(s):
// \FSM|next_state[5]~18_combout  = (!\FSM|current_state [4] & ((\FSM|current_state [2] & (\FSM|next_state[3]~9_combout )) # (!\FSM|current_state [2] & ((\FSM|next_state[5]~17_combout )))))

	.dataa(\FSM|current_state [2]),
	.datab(\FSM|current_state [4]),
	.datac(\FSM|next_state[3]~9_combout ),
	.datad(\FSM|next_state[5]~17_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~18 .lut_mask = 16'h3120;
defparam \FSM|next_state[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N26
cycloneive_lcell_comb \FSM|next_state[5]~20 (
// Equation(s):
// \FSM|next_state[5]~20_combout  = (!\FSM|next_state[5]~18_combout  & (((!\FSM|next_state[5]~19_combout  & \FSM|current_state [1])) # (!\FSM|current_state [4])))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|next_state[5]~19_combout ),
	.datac(\FSM|current_state [1]),
	.datad(\FSM|next_state[5]~18_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[5]~20 .lut_mask = 16'h0075;
defparam \FSM|next_state[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y67_N31
dffeas \FSM|next_state[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|current_state [4]),
	.ena(\FSM|next_state[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[5] .is_wysiwyg = "true";
defparam \FSM|next_state[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y67_N7
dffeas \FSM|current_state[5] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[5] .is_wysiwyg = "true";
defparam \FSM|current_state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N30
cycloneive_lcell_comb \FSM|enaMDR~0 (
// Equation(s):
// \FSM|enaMDR~0_combout  = (\FSM|current_state [3] & (((\FSM|current_state [5] & !\FSM|current_state [1])))) # (!\FSM|current_state [3] & (!\FSM|current_state [0] & ((\FSM|current_state [1]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|enaMDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~0 .lut_mask = 16'h11A0;
defparam \FSM|enaMDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N24
cycloneive_lcell_comb \FSM|enaMDR~1 (
// Equation(s):
// \FSM|enaMDR~1_combout  = (!\FSM|current_state [2] & ((\FSM|current_state [4] & (!\FSM|current_state [5] & \FSM|enaMDR~0_combout )) # (!\FSM|current_state [4] & (\FSM|current_state [5] & !\FSM|enaMDR~0_combout ))))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|enaMDR~0_combout ),
	.cin(gnd),
	.combout(\FSM|enaMDR~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaMDR~1 .lut_mask = 16'h0210;
defparam \FSM|enaMDR~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y67_N9
dffeas \FSM|ldPC (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|ldPC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|current_state [4]),
	.ena(\FSM|enaMDR~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|ldPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|ldPC .is_wysiwyg = "true";
defparam \FSM|ldPC .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y71_N31
dffeas \pc|PC_inc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[0] .is_wysiwyg = "true";
defparam \pc|PC_inc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N2
cycloneive_lcell_comb \pc|PC_inc[2]~17 (
// Equation(s):
// \pc|PC_inc[2]~17_combout  = (\pc|PC_inc [2] & (!\pc|PC_inc[1]~16 )) # (!\pc|PC_inc [2] & ((\pc|PC_inc[1]~16 ) # (GND)))
// \pc|PC_inc[2]~18  = CARRY((!\pc|PC_inc[1]~16 ) # (!\pc|PC_inc [2]))

	.dataa(gnd),
	.datab(\pc|PC_inc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[1]~16 ),
	.combout(\pc|PC_inc[2]~17_combout ),
	.cout(\pc|PC_inc[2]~18 ));
// synopsys translate_off
defparam \pc|PC_inc[2]~17 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N3
dffeas \pc|PC_inc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[2] .is_wysiwyg = "true";
defparam \pc|PC_inc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N4
cycloneive_lcell_comb \pc|PC_inc[3]~19 (
// Equation(s):
// \pc|PC_inc[3]~19_combout  = (\pc|PC_inc [3] & (\pc|PC_inc[2]~18  $ (GND))) # (!\pc|PC_inc [3] & (!\pc|PC_inc[2]~18  & VCC))
// \pc|PC_inc[3]~20  = CARRY((\pc|PC_inc [3] & !\pc|PC_inc[2]~18 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[2]~18 ),
	.combout(\pc|PC_inc[3]~19_combout ),
	.cout(\pc|PC_inc[3]~20 ));
// synopsys translate_off
defparam \pc|PC_inc[3]~19 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N5
dffeas \pc|PC_inc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[3] .is_wysiwyg = "true";
defparam \pc|PC_inc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N6
cycloneive_lcell_comb \pc|PC_inc[4]~21 (
// Equation(s):
// \pc|PC_inc[4]~21_combout  = (\pc|PC_inc [4] & (!\pc|PC_inc[3]~20 )) # (!\pc|PC_inc [4] & ((\pc|PC_inc[3]~20 ) # (GND)))
// \pc|PC_inc[4]~22  = CARRY((!\pc|PC_inc[3]~20 ) # (!\pc|PC_inc [4]))

	.dataa(\pc|PC_inc [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[3]~20 ),
	.combout(\pc|PC_inc[4]~21_combout ),
	.cout(\pc|PC_inc[4]~22 ));
// synopsys translate_off
defparam \pc|PC_inc[4]~21 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N7
dffeas \pc|PC_inc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[4] .is_wysiwyg = "true";
defparam \pc|PC_inc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N8
cycloneive_lcell_comb \pc|PC_inc[5]~23 (
// Equation(s):
// \pc|PC_inc[5]~23_combout  = (\pc|PC_inc [5] & (\pc|PC_inc[4]~22  $ (GND))) # (!\pc|PC_inc [5] & (!\pc|PC_inc[4]~22  & VCC))
// \pc|PC_inc[5]~24  = CARRY((\pc|PC_inc [5] & !\pc|PC_inc[4]~22 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[4]~22 ),
	.combout(\pc|PC_inc[5]~23_combout ),
	.cout(\pc|PC_inc[5]~24 ));
// synopsys translate_off
defparam \pc|PC_inc[5]~23 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N9
dffeas \pc|PC_inc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[5] .is_wysiwyg = "true";
defparam \pc|PC_inc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N10
cycloneive_lcell_comb \pc|PC_inc[6]~25 (
// Equation(s):
// \pc|PC_inc[6]~25_combout  = (\pc|PC_inc [6] & (!\pc|PC_inc[5]~24 )) # (!\pc|PC_inc [6] & ((\pc|PC_inc[5]~24 ) # (GND)))
// \pc|PC_inc[6]~26  = CARRY((!\pc|PC_inc[5]~24 ) # (!\pc|PC_inc [6]))

	.dataa(\pc|PC_inc [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[5]~24 ),
	.combout(\pc|PC_inc[6]~25_combout ),
	.cout(\pc|PC_inc[6]~26 ));
// synopsys translate_off
defparam \pc|PC_inc[6]~25 .lut_mask = 16'h5A5F;
defparam \pc|PC_inc[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N11
dffeas \pc|PC_inc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[6] .is_wysiwyg = "true";
defparam \pc|PC_inc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N12
cycloneive_lcell_comb \pc|PC_inc[7]~27 (
// Equation(s):
// \pc|PC_inc[7]~27_combout  = (\pc|PC_inc [7] & (\pc|PC_inc[6]~26  $ (GND))) # (!\pc|PC_inc [7] & (!\pc|PC_inc[6]~26  & VCC))
// \pc|PC_inc[7]~28  = CARRY((\pc|PC_inc [7] & !\pc|PC_inc[6]~26 ))

	.dataa(\pc|PC_inc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[6]~26 ),
	.combout(\pc|PC_inc[7]~27_combout ),
	.cout(\pc|PC_inc[7]~28 ));
// synopsys translate_off
defparam \pc|PC_inc[7]~27 .lut_mask = 16'hA50A;
defparam \pc|PC_inc[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N13
dffeas \pc|PC_inc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[7] .is_wysiwyg = "true";
defparam \pc|PC_inc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N14
cycloneive_lcell_comb \pc|PC_inc[8]~29 (
// Equation(s):
// \pc|PC_inc[8]~29_combout  = (\pc|PC_inc [8] & (!\pc|PC_inc[7]~28 )) # (!\pc|PC_inc [8] & ((\pc|PC_inc[7]~28 ) # (GND)))
// \pc|PC_inc[8]~30  = CARRY((!\pc|PC_inc[7]~28 ) # (!\pc|PC_inc [8]))

	.dataa(gnd),
	.datab(\pc|PC_inc [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[7]~28 ),
	.combout(\pc|PC_inc[8]~29_combout ),
	.cout(\pc|PC_inc[8]~30 ));
// synopsys translate_off
defparam \pc|PC_inc[8]~29 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N15
dffeas \pc|PC_inc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[8] .is_wysiwyg = "true";
defparam \pc|PC_inc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N16
cycloneive_lcell_comb \pc|PC_inc[9]~31 (
// Equation(s):
// \pc|PC_inc[9]~31_combout  = (\pc|PC_inc [9] & (\pc|PC_inc[8]~30  $ (GND))) # (!\pc|PC_inc [9] & (!\pc|PC_inc[8]~30  & VCC))
// \pc|PC_inc[9]~32  = CARRY((\pc|PC_inc [9] & !\pc|PC_inc[8]~30 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[8]~30 ),
	.combout(\pc|PC_inc[9]~31_combout ),
	.cout(\pc|PC_inc[9]~32 ));
// synopsys translate_off
defparam \pc|PC_inc[9]~31 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N17
dffeas \pc|PC_inc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[9] .is_wysiwyg = "true";
defparam \pc|PC_inc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N18
cycloneive_lcell_comb \pc|PC_inc[10]~33 (
// Equation(s):
// \pc|PC_inc[10]~33_combout  = (\pc|PC_inc [10] & (!\pc|PC_inc[9]~32 )) # (!\pc|PC_inc [10] & ((\pc|PC_inc[9]~32 ) # (GND)))
// \pc|PC_inc[10]~34  = CARRY((!\pc|PC_inc[9]~32 ) # (!\pc|PC_inc [10]))

	.dataa(gnd),
	.datab(\pc|PC_inc [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[9]~32 ),
	.combout(\pc|PC_inc[10]~33_combout ),
	.cout(\pc|PC_inc[10]~34 ));
// synopsys translate_off
defparam \pc|PC_inc[10]~33 .lut_mask = 16'h3C3F;
defparam \pc|PC_inc[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N19
dffeas \pc|PC_inc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[10] .is_wysiwyg = "true";
defparam \pc|PC_inc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y71_N20
cycloneive_lcell_comb \pc|PC_inc[11]~35 (
// Equation(s):
// \pc|PC_inc[11]~35_combout  = (\pc|PC_inc [11] & (\pc|PC_inc[10]~34  $ (GND))) # (!\pc|PC_inc [11] & (!\pc|PC_inc[10]~34  & VCC))
// \pc|PC_inc[11]~36  = CARRY((\pc|PC_inc [11] & !\pc|PC_inc[10]~34 ))

	.dataa(gnd),
	.datab(\pc|PC_inc [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\pc|PC_inc[10]~34 ),
	.combout(\pc|PC_inc[11]~35_combout ),
	.cout(\pc|PC_inc[11]~36 ));
// synopsys translate_off
defparam \pc|PC_inc[11]~35 .lut_mask = 16'hC30C;
defparam \pc|PC_inc[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y71_N21
dffeas \pc|PC_inc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[11] .is_wysiwyg = "true";
defparam \pc|PC_inc[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y71_N23
dffeas \pc|PC_inc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[12] .is_wysiwyg = "true";
defparam \pc|PC_inc[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y71_N25
dffeas \pc|PC_inc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\pc|PC_inc[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|PC_inc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|PC_inc[13] .is_wysiwyg = "true";
defparam \pc|PC_inc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y70_N7
dffeas \pc|pc_reg|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\pc|PC_inc [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\FSM|ldPC~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|pc_reg|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \pc|pc_reg|ff_13|Q .is_wysiwyg = "true";
defparam \pc|pc_reg|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N26
cycloneive_lcell_comb \tsb|Bus[13]~68 (
// Equation(s):
// \tsb|Bus[13]~68_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & (!\reg_file|mux0|out[13]~69_combout ))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[13]~69_combout  & ((\alu|adder_in_b[13]~74_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\reg_file|mux0|out[13]~69_combout ),
	.datad(\alu|adder_in_b[13]~74_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~68_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~68 .lut_mask = 16'h5818;
defparam \tsb|Bus[13]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N20
cycloneive_lcell_comb \tsb|Bus[13]~85 (
// Equation(s):
// \tsb|Bus[13]~85_combout  = (\tsb|Bus[13]~68_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~26_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\FSM|aluControl [1]),
	.datac(\tsb|Bus[13]~68_combout ),
	.datad(\alu|Add0~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~85 .lut_mask = 16'hF2F0;
defparam \tsb|Bus[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N12
cycloneive_lcell_comb \tsb|Bus[13]~69 (
// Equation(s):
// \tsb|Bus[13]~69_combout  = (\tsb|Bus[10]~22_combout  & ((\pc|pc_reg|ff_13|Q~q ) # ((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & (((!\tsb|Bus[10]~23_combout  & \tsb|Bus[13]~85_combout ))))

	.dataa(\pc|pc_reg|ff_13|Q~q ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\tsb|Bus[10]~23_combout ),
	.datad(\tsb|Bus[13]~85_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~69_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~69 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[13]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y70_N10
cycloneive_lcell_comb \tsb|Bus[13]~70 (
// Equation(s):
// \tsb|Bus[13]~70_combout  = (\tsb|Bus[13]~69_combout  & (((\eab|eabOut[13]~26_combout )) # (!\tsb|Bus[10]~23_combout ))) # (!\tsb|Bus[13]~69_combout  & (\tsb|Bus[10]~23_combout  & (\memory|MDR_reg|ff_13|Q~q )))

	.dataa(\tsb|Bus[13]~69_combout ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\memory|MDR_reg|ff_13|Q~q ),
	.datad(\eab|eabOut[13]~26_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[13]~70_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13]~70 .lut_mask = 16'hEA62;
defparam \tsb|Bus[13]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y70_N24
cycloneive_lcell_comb \tsb|Bus[13] (
// Equation(s):
// \tsb|Bus [13] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[13]~70_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [13])))

	.dataa(gnd),
	.datab(\tsb|Bus[13]~70_combout ),
	.datac(\tsb|Bus[15]~26clkctrl_outclk ),
	.datad(\tsb|Bus [13]),
	.cin(gnd),
	.combout(\tsb|Bus [13]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[13] .lut_mask = 16'hCFC0;
defparam \tsb|Bus[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y70_N20
cycloneive_lcell_comb \ir|register|ff_13|Q~feeder (
// Equation(s):
// \ir|register|ff_13|Q~feeder_combout  = \tsb|Bus [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tsb|Bus [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ir|register|ff_13|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_13|Q~feeder .lut_mask = 16'hF0F0;
defparam \ir|register|ff_13|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y70_N21
dffeas \ir|register|ff_13|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_13|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_13|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_13|Q .is_wysiwyg = "true";
defparam \ir|register|ff_13|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N2
cycloneive_lcell_comb \FSM|next_state[1]~1 (
// Equation(s):
// \FSM|next_state[1]~1_combout  = (\FSM|current_state [4] & ((!\FSM|memWE~0_combout ))) # (!\FSM|current_state [4] & (\ir|register|ff_13|Q~q ))

	.dataa(\ir|register|ff_13|Q~q ),
	.datab(\FSM|current_state [4]),
	.datac(gnd),
	.datad(\FSM|memWE~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[1]~1 .lut_mask = 16'h22EE;
defparam \FSM|next_state[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N28
cycloneive_lcell_comb \FSM|next_state~12 (
// Equation(s):
// \FSM|next_state~12_combout  = ((\FSM|current_state [2]) # (\FSM|current_state [3])) # (!\FSM|current_state [1])

	.dataa(\FSM|current_state [1]),
	.datab(gnd),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [3]),
	.cin(gnd),
	.combout(\FSM|next_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~12 .lut_mask = 16'hFFF5;
defparam \FSM|next_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y67_N3
dffeas \FSM|next_state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state[1]~1_combout ),
	.asdata(\FSM|next_state~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|next_state~23_combout ),
	.ena(\FSM|next_state[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[1] .is_wysiwyg = "true";
defparam \FSM|next_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N22
cycloneive_lcell_comb \FSM|current_state[1]~feeder (
// Equation(s):
// \FSM|current_state[1]~feeder_combout  = \FSM|next_state [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state [1]),
	.cin(gnd),
	.combout(\FSM|current_state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|current_state[1]~feeder .lut_mask = 16'hFF00;
defparam \FSM|current_state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y67_N23
dffeas \FSM|current_state[1] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\FSM|current_state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[1] .is_wysiwyg = "true";
defparam \FSM|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N18
cycloneive_lcell_comb \FSM|selMDR[1]~0 (
// Equation(s):
// \FSM|selMDR[1]~0_combout  = (\FSM|current_state [3] & (\FSM|current_state [5] & (\FSM|current_state [4] & \FSM|current_state [2])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [5]),
	.datac(\FSM|current_state [4]),
	.datad(\FSM|current_state [2]),
	.cin(gnd),
	.combout(\FSM|selMDR[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[1]~0 .lut_mask = 16'h8000;
defparam \FSM|selMDR[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N16
cycloneive_lcell_comb \FSM|selMDR[1]~1 (
// Equation(s):
// \FSM|selMDR[1]~1_combout  = (\FSM|current_state [1] & \FSM|selMDR[1]~0_combout )

	.dataa(gnd),
	.datab(\FSM|current_state [1]),
	.datac(gnd),
	.datad(\FSM|selMDR[1]~0_combout ),
	.cin(gnd),
	.combout(\FSM|selMDR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|selMDR[1]~1 .lut_mask = 16'hCC00;
defparam \FSM|selMDR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N20
cycloneive_lcell_comb \FSM|memWE~1 (
// Equation(s):
// \FSM|memWE~1_combout  = (!\FSM|current_state [0] & (!\FSM|current_state [2] & \FSM|Equal4~0_combout ))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|current_state [2]),
	.datac(\FSM|Equal4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\FSM|memWE~1_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~1 .lut_mask = 16'h1010;
defparam \FSM|memWE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y67_N30
cycloneive_lcell_comb \FSM|memWE~2 (
// Equation(s):
// \FSM|memWE~2_combout  = (\FSM|memWE~1_combout ) # ((\FSM|selMDR[1]~1_combout  & (\FSM|current_state [0])) # (!\FSM|selMDR[1]~1_combout  & ((\FSM|memWE~q ))))

	.dataa(\FSM|current_state [0]),
	.datab(\FSM|selMDR[1]~1_combout ),
	.datac(\FSM|memWE~q ),
	.datad(\FSM|memWE~1_combout ),
	.cin(gnd),
	.combout(\FSM|memWE~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|memWE~2 .lut_mask = 16'hFFB8;
defparam \FSM|memWE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y67_N31
dffeas \FSM|memWE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|memWE~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|memWE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|memWE .is_wysiwyg = "true";
defparam \FSM|memWE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N24
cycloneive_lcell_comb \memory|MDRIn[12]~12 (
// Equation(s):
// \memory|MDRIn[12]~12_combout  = (\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28  & !\FSM|selMDR [1])

	.dataa(\memory|mem_inst|altsyncram_component|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|selMDR [1]),
	.cin(gnd),
	.combout(\memory|MDRIn[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|MDRIn[12]~12 .lut_mask = 16'h00AA;
defparam \memory|MDRIn[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N25
dffeas \memory|MDR_reg|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\memory|MDRIn[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|MDR_reg|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|MDR_reg|ff_12|Q .is_wysiwyg = "true";
defparam \memory|MDR_reg|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N2
cycloneive_lcell_comb \tsb|Bus[12]~65 (
// Equation(s):
// \tsb|Bus[12]~65_combout  = (\FSM|aluControl [0] & (\FSM|aluControl [1] & ((!\reg_file|mux0|out[12]~64_combout )))) # (!\FSM|aluControl [0] & (\reg_file|mux0|out[12]~64_combout  & ((\alu|adder_in_b[12]~69_combout ) # (!\FSM|aluControl [1]))))

	.dataa(\FSM|aluControl [1]),
	.datab(\FSM|aluControl [0]),
	.datac(\alu|adder_in_b[12]~69_combout ),
	.datad(\reg_file|mux0|out[12]~64_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~65_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~65 .lut_mask = 16'h3188;
defparam \tsb|Bus[12]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N20
cycloneive_lcell_comb \tsb|Bus[12]~84 (
// Equation(s):
// \tsb|Bus[12]~84_combout  = (\tsb|Bus[12]~65_combout ) # ((\FSM|aluControl [0] & (!\FSM|aluControl [1] & \alu|Add0~24_combout )))

	.dataa(\FSM|aluControl [0]),
	.datab(\tsb|Bus[12]~65_combout ),
	.datac(\FSM|aluControl [1]),
	.datad(\alu|Add0~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~84 .lut_mask = 16'hCECC;
defparam \tsb|Bus[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N0
cycloneive_lcell_comb \tsb|Bus[12]~66 (
// Equation(s):
// \tsb|Bus[12]~66_combout  = (\tsb|Bus[10]~23_combout  & ((\memory|MDR_reg|ff_12|Q~q ) # ((\tsb|Bus[10]~22_combout )))) # (!\tsb|Bus[10]~23_combout  & (((!\tsb|Bus[10]~22_combout  & \tsb|Bus[12]~84_combout ))))

	.dataa(\memory|MDR_reg|ff_12|Q~q ),
	.datab(\tsb|Bus[10]~23_combout ),
	.datac(\tsb|Bus[10]~22_combout ),
	.datad(\tsb|Bus[12]~84_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~66 .lut_mask = 16'hCBC8;
defparam \tsb|Bus[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N18
cycloneive_lcell_comb \tsb|Bus[12]~67 (
// Equation(s):
// \tsb|Bus[12]~67_combout  = (\tsb|Bus[12]~66_combout  & (((\eab|eabOut[12]~24_combout )) # (!\tsb|Bus[10]~22_combout ))) # (!\tsb|Bus[12]~66_combout  & (\tsb|Bus[10]~22_combout  & (\pc|pc_reg|ff_12|Q~q )))

	.dataa(\tsb|Bus[12]~66_combout ),
	.datab(\tsb|Bus[10]~22_combout ),
	.datac(\pc|pc_reg|ff_12|Q~q ),
	.datad(\eab|eabOut[12]~24_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12]~67 .lut_mask = 16'hEA62;
defparam \tsb|Bus[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y69_N30
cycloneive_lcell_comb \tsb|Bus[12] (
// Equation(s):
// \tsb|Bus [12] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus[12]~67_combout )) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus [12])))

	.dataa(gnd),
	.datab(\tsb|Bus[12]~67_combout ),
	.datac(\tsb|Bus [12]),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [12]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[12] .lut_mask = 16'hCCF0;
defparam \tsb|Bus[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y69_N14
cycloneive_lcell_comb \ir|register|ff_12|Q~feeder (
// Equation(s):
// \ir|register|ff_12|Q~feeder_combout  = \tsb|Bus [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [12]),
	.cin(gnd),
	.combout(\ir|register|ff_12|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_12|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_12|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y69_N15
dffeas \ir|register|ff_12|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_12|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_12|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_12|Q .is_wysiwyg = "true";
defparam \ir|register|ff_12|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N20
cycloneive_lcell_comb \FSM|next_state[0]~0 (
// Equation(s):
// \FSM|next_state[0]~0_combout  = (\FSM|current_state [4] & ((\FSM|memWE~0_combout ))) # (!\FSM|current_state [4] & (\ir|register|ff_12|Q~q ))

	.dataa(\ir|register|ff_12|Q~q ),
	.datab(\FSM|current_state [4]),
	.datac(gnd),
	.datad(\FSM|memWE~0_combout ),
	.cin(gnd),
	.combout(\FSM|next_state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[0]~0 .lut_mask = 16'hEE22;
defparam \FSM|next_state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N6
cycloneive_lcell_comb \FSM|next_state~6 (
// Equation(s):
// \FSM|next_state~6_combout  = (\FSM|current_state [3] & (!\FSM|current_state [0])) # (!\FSM|current_state [3] & (!\FSM|current_state [1] & ((\FSM|current_state [5]) # (!\FSM|current_state [0]))))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [0]),
	.datac(\FSM|current_state [5]),
	.datad(\FSM|current_state [1]),
	.cin(gnd),
	.combout(\FSM|next_state~6_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~6 .lut_mask = 16'h2273;
defparam \FSM|next_state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N22
cycloneive_lcell_comb \FSM|next_state~7 (
// Equation(s):
// \FSM|next_state~7_combout  = (!\FSM|current_state [2] & \FSM|next_state~6_combout )

	.dataa(\FSM|current_state [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|next_state~6_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~7 .lut_mask = 16'h5500;
defparam \FSM|next_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y67_N21
dffeas \FSM|next_state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state[0]~0_combout ),
	.asdata(\FSM|next_state~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|next_state~23_combout ),
	.ena(\FSM|next_state[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[0] .is_wysiwyg = "true";
defparam \FSM|next_state[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y67_N17
dffeas \FSM|current_state[0] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[0] .is_wysiwyg = "true";
defparam \FSM|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y70_N26
cycloneive_lcell_comb \ir|register|ff_14|Q~feeder (
// Equation(s):
// \ir|register|ff_14|Q~feeder_combout  = \tsb|Bus [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tsb|Bus [14]),
	.cin(gnd),
	.combout(\ir|register|ff_14|Q~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ir|register|ff_14|Q~feeder .lut_mask = 16'hFF00;
defparam \ir|register|ff_14|Q~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y70_N27
dffeas \ir|register|ff_14|Q (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(\ir|register|ff_14|Q~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ir|register|ff_14|Q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ir|register|ff_14|Q .is_wysiwyg = "true";
defparam \ir|register|ff_14|Q .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N12
cycloneive_lcell_comb \FSM|next_state[2]~2 (
// Equation(s):
// \FSM|next_state[2]~2_combout  = (\FSM|current_state [4] & (\FSM|current_state [0])) # (!\FSM|current_state [4] & ((\ir|register|ff_14|Q~q )))

	.dataa(\FSM|current_state [4]),
	.datab(\FSM|current_state [0]),
	.datac(gnd),
	.datad(\ir|register|ff_14|Q~q ),
	.cin(gnd),
	.combout(\FSM|next_state[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state[2]~2 .lut_mask = 16'hDD88;
defparam \FSM|next_state[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y67_N26
cycloneive_lcell_comb \FSM|next_state~13 (
// Equation(s):
// \FSM|next_state~13_combout  = (!\FSM|current_state [3] & (!\FSM|current_state [1] & (!\FSM|current_state [2] & !\FSM|current_state [0])))

	.dataa(\FSM|current_state [3]),
	.datab(\FSM|current_state [1]),
	.datac(\FSM|current_state [2]),
	.datad(\FSM|current_state [0]),
	.cin(gnd),
	.combout(\FSM|next_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~13 .lut_mask = 16'h0001;
defparam \FSM|next_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y67_N13
dffeas \FSM|next_state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state[2]~2_combout ),
	.asdata(\FSM|next_state~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|next_state~23_combout ),
	.ena(\FSM|next_state[3]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[2] .is_wysiwyg = "true";
defparam \FSM|next_state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y67_N23
dffeas \FSM|current_state[2] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[2] .is_wysiwyg = "true";
defparam \FSM|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N18
cycloneive_lcell_comb \FSM|next_state~15 (
// Equation(s):
// \FSM|next_state~15_combout  = (\FSM|current_state [0] & (((\FSM|current_state [3]) # (!\FSM|current_state [5])))) # (!\FSM|current_state [0] & (!\FSM|current_state [1] & ((!\FSM|current_state [5]))))

	.dataa(\FSM|current_state [1]),
	.datab(\FSM|current_state [3]),
	.datac(\FSM|current_state [0]),
	.datad(\FSM|current_state [5]),
	.cin(gnd),
	.combout(\FSM|next_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~15 .lut_mask = 16'hC0F5;
defparam \FSM|next_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y67_N4
cycloneive_lcell_comb \FSM|next_state~16 (
// Equation(s):
// \FSM|next_state~16_combout  = (\FSM|current_state [2]) # (\FSM|next_state~15_combout )

	.dataa(gnd),
	.datab(\FSM|current_state [2]),
	.datac(gnd),
	.datad(\FSM|next_state~15_combout ),
	.cin(gnd),
	.combout(\FSM|next_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|next_state~16 .lut_mask = 16'hFFCC;
defparam \FSM|next_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y67_N5
dffeas \FSM|next_state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\FSM|next_state~16_combout ),
	.asdata(\FSM|current_state [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\FSM|current_state [4]),
	.ena(\FSM|next_state[5]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|next_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|next_state[4] .is_wysiwyg = "true";
defparam \FSM|next_state[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y67_N27
dffeas \FSM|current_state[4] (
	.clk(!\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\FSM|next_state [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|current_state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|current_state[4] .is_wysiwyg = "true";
defparam \FSM|current_state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y67_N26
cycloneive_lcell_comb \FSM|enaPC~0 (
// Equation(s):
// \FSM|enaPC~0_combout  = (\FSM|enaMDR~1_combout  & (\FSM|current_state [4])) # (!\FSM|enaMDR~1_combout  & ((\FSM|enaPC~q )))

	.dataa(\FSM|current_state [4]),
	.datab(gnd),
	.datac(\FSM|enaPC~q ),
	.datad(\FSM|enaMDR~1_combout ),
	.cin(gnd),
	.combout(\FSM|enaPC~0_combout ),
	.cout());
// synopsys translate_off
defparam \FSM|enaPC~0 .lut_mask = 16'hAAF0;
defparam \FSM|enaPC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y67_N27
dffeas \FSM|enaPC (
	.clk(\clk~input_o ),
	.d(\FSM|enaPC~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FSM|enaPC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FSM|enaPC .is_wysiwyg = "true";
defparam \FSM|enaPC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y67_N30
cycloneive_lcell_comb \tsb|Bus[10]~22 (
// Equation(s):
// \tsb|Bus[10]~22_combout  = (\FSM|enaPC~q ) # (\FSM|enaMARM~q )

	.dataa(\FSM|enaPC~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\FSM|enaMARM~q ),
	.cin(gnd),
	.combout(\tsb|Bus[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[10]~22 .lut_mask = 16'hFFAA;
defparam \tsb|Bus[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N14
cycloneive_lcell_comb \tsb|Bus[0]~90 (
// Equation(s):
// \tsb|Bus[0]~90_combout  = (\FSM|aluControl [0] & ((\FSM|aluControl [1] $ (\alu|Add0~0_combout )))) # (!\FSM|aluControl [0] & ((\alu|adder_in_b[0]~5_combout ) # ((!\FSM|aluControl [1]))))

	.dataa(\alu|adder_in_b[0]~5_combout ),
	.datab(\FSM|aluControl [1]),
	.datac(\FSM|aluControl [0]),
	.datad(\alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~90 .lut_mask = 16'h3BCB;
defparam \tsb|Bus[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N4
cycloneive_lcell_comb \tsb|Bus[0]~91 (
// Equation(s):
// \tsb|Bus[0]~91_combout  = (\reg_file|mux0|out[0]~4_combout  & (\tsb|Bus[0]~90_combout  & ((\alu|Add0~0_combout ) # (!\FSM|aluControl [0])))) # (!\reg_file|mux0|out[0]~4_combout  & (\FSM|aluControl [0] & ((\tsb|Bus[0]~90_combout ) # (\alu|Add0~0_combout 
// ))))

	.dataa(\FSM|aluControl [0]),
	.datab(\tsb|Bus[0]~90_combout ),
	.datac(\reg_file|mux0|out[0]~4_combout ),
	.datad(\alu|Add0~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~91 .lut_mask = 16'hCA48;
defparam \tsb|Bus[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N8
cycloneive_lcell_comb \tsb|Bus[0]~24 (
// Equation(s):
// \tsb|Bus[0]~24_combout  = (\tsb|Bus[10]~22_combout  & (((\tsb|Bus[10]~23_combout )))) # (!\tsb|Bus[10]~22_combout  & ((\tsb|Bus[10]~23_combout  & (\memory|MDR_reg|ff_0|Q~q )) # (!\tsb|Bus[10]~23_combout  & ((\tsb|Bus[0]~91_combout )))))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\memory|MDR_reg|ff_0|Q~q ),
	.datac(\tsb|Bus[0]~91_combout ),
	.datad(\tsb|Bus[10]~23_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~24 .lut_mask = 16'hEE50;
defparam \tsb|Bus[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y69_N18
cycloneive_lcell_comb \tsb|Bus[0]~25 (
// Equation(s):
// \tsb|Bus[0]~25_combout  = (\tsb|Bus[10]~22_combout  & ((\tsb|Bus[0]~24_combout  & ((\eab|eabOut[0]~0_combout ))) # (!\tsb|Bus[0]~24_combout  & (\pc|pc_reg|ff_0|Q~q )))) # (!\tsb|Bus[10]~22_combout  & (\tsb|Bus[0]~24_combout ))

	.dataa(\tsb|Bus[10]~22_combout ),
	.datab(\tsb|Bus[0]~24_combout ),
	.datac(\pc|pc_reg|ff_0|Q~q ),
	.datad(\eab|eabOut[0]~0_combout ),
	.cin(gnd),
	.combout(\tsb|Bus[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0]~25 .lut_mask = 16'hEC64;
defparam \tsb|Bus[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y68_N10
cycloneive_lcell_comb \tsb|Bus[0] (
// Equation(s):
// \tsb|Bus [0] = (GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & ((\tsb|Bus[0]~25_combout ))) # (!GLOBAL(\tsb|Bus[15]~26clkctrl_outclk ) & (\tsb|Bus [0]))

	.dataa(\tsb|Bus [0]),
	.datab(gnd),
	.datac(\tsb|Bus[0]~25_combout ),
	.datad(\tsb|Bus[15]~26clkctrl_outclk ),
	.cin(gnd),
	.combout(\tsb|Bus [0]),
	.cout());
// synopsys translate_off
defparam \tsb|Bus[0] .lut_mask = 16'hF0AA;
defparam \tsb|Bus[0] .sum_lutc_input = "datac";
// synopsys translate_on

assign Bus[0] = \Bus[0]~output_o ;

assign Bus[1] = \Bus[1]~output_o ;

assign Bus[2] = \Bus[2]~output_o ;

assign Bus[3] = \Bus[3]~output_o ;

assign Bus[4] = \Bus[4]~output_o ;

assign Bus[5] = \Bus[5]~output_o ;

assign Bus[6] = \Bus[6]~output_o ;

assign Bus[7] = \Bus[7]~output_o ;

assign Bus[8] = \Bus[8]~output_o ;

assign Bus[9] = \Bus[9]~output_o ;

assign Bus[10] = \Bus[10]~output_o ;

assign Bus[11] = \Bus[11]~output_o ;

assign Bus[12] = \Bus[12]~output_o ;

assign Bus[13] = \Bus[13]~output_o ;

assign Bus[14] = \Bus[14]~output_o ;

assign Bus[15] = \Bus[15]~output_o ;

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign current_state[0] = \current_state[0]~output_o ;

assign current_state[1] = \current_state[1]~output_o ;

assign current_state[2] = \current_state[2]~output_o ;

assign current_state[3] = \current_state[3]~output_o ;

assign current_state[4] = \current_state[4]~output_o ;

assign current_state[5] = \current_state[5]~output_o ;

assign MDRSpcIn[0] = \MDRSpcIn[0]~output_o ;

assign MDRSpcIn[1] = \MDRSpcIn[1]~output_o ;

assign MDRSpcIn[2] = \MDRSpcIn[2]~output_o ;

assign MDRSpcIn[3] = \MDRSpcIn[3]~output_o ;

assign MDRSpcIn[4] = \MDRSpcIn[4]~output_o ;

assign MDRSpcIn[5] = \MDRSpcIn[5]~output_o ;

assign MDRSpcIn[6] = \MDRSpcIn[6]~output_o ;

assign MDRSpcIn[7] = \MDRSpcIn[7]~output_o ;

assign MDRSpcIn[8] = \MDRSpcIn[8]~output_o ;

assign MDRSpcIn[9] = \MDRSpcIn[9]~output_o ;

assign MDRSpcIn[10] = \MDRSpcIn[10]~output_o ;

assign MDRSpcIn[11] = \MDRSpcIn[11]~output_o ;

assign MDRSpcIn[12] = \MDRSpcIn[12]~output_o ;

assign MDRSpcIn[13] = \MDRSpcIn[13]~output_o ;

assign MDRSpcIn[14] = \MDRSpcIn[14]~output_o ;

assign MDRSpcIn[15] = \MDRSpcIn[15]~output_o ;

assign MARSpcIn[0] = \MARSpcIn[0]~output_o ;

assign MARSpcIn[1] = \MARSpcIn[1]~output_o ;

assign MARSpcIn[2] = \MARSpcIn[2]~output_o ;

assign MARSpcIn[3] = \MARSpcIn[3]~output_o ;

assign MARSpcIn[4] = \MARSpcIn[4]~output_o ;

assign MARSpcIn[5] = \MARSpcIn[5]~output_o ;

assign MARSpcIn[6] = \MARSpcIn[6]~output_o ;

assign MARSpcIn[7] = \MARSpcIn[7]~output_o ;

assign MARSpcIn[8] = \MARSpcIn[8]~output_o ;

assign MARSpcIn[9] = \MARSpcIn[9]~output_o ;

assign MARSpcIn[10] = \MARSpcIn[10]~output_o ;

assign MARSpcIn[11] = \MARSpcIn[11]~output_o ;

assign MARSpcIn[12] = \MARSpcIn[12]~output_o ;

assign MARSpcIn[13] = \MARSpcIn[13]~output_o ;

assign MARSpcIn[14] = \MARSpcIn[14]~output_o ;

assign MARSpcIn[15] = \MARSpcIn[15]~output_o ;

assign ldMARSpcIn = \ldMARSpcIn~output_o ;

assign memOut[0] = \memOut[0]~output_o ;

assign memOut[1] = \memOut[1]~output_o ;

assign memOut[2] = \memOut[2]~output_o ;

assign memOut[3] = \memOut[3]~output_o ;

assign memOut[4] = \memOut[4]~output_o ;

assign memOut[5] = \memOut[5]~output_o ;

assign memOut[6] = \memOut[6]~output_o ;

assign memOut[7] = \memOut[7]~output_o ;

assign memOut[8] = \memOut[8]~output_o ;

assign memOut[9] = \memOut[9]~output_o ;

assign memOut[10] = \memOut[10]~output_o ;

assign memOut[11] = \memOut[11]~output_o ;

assign memOut[12] = \memOut[12]~output_o ;

assign memOut[13] = \memOut[13]~output_o ;

assign memOut[14] = \memOut[14]~output_o ;

assign memOut[15] = \memOut[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
