
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.5 EDK_P.58f
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84000000
#define STDOUT_BASEADDRESS 0x84000000

/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_DEVICE_ID 0
#define XPAR_DDR2_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR2_SDRAM_PM_ENABLE 0
#define XPAR_DDR2_SDRAM_NUM_PORTS 3
#define XPAR_DDR2_SDRAM_MEM_DATA_WIDTH 64
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_BANK_BITS 2
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_ROW_BITS 14
#define XPAR_DDR2_SDRAM_MEM_PART_NUM_COL_BITS 10
#define XPAR_DDR2_SDRAM_MEM_TYPE DDR2
#define XPAR_DDR2_SDRAM_ECC_SEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_ECC_DEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_ECC_PEC_THRESHOLD 1
#define XPAR_DDR2_SDRAM_MEM_DQS_WIDTH 8
#define XPAR_DDR2_SDRAM_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/


/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0xA0000000
#define XPAR_DDR2_SDRAM_MPMC_HIGHADDR 0xBFFFFFFF
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL0 0x000
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL0 0x00e
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL2 0x01b
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL2 0x029
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL3 0x02a
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL3 0x035
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL4 0x036
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL4 0x044
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL5 0x045
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL5 0x050
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL6 0x051
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL6 0x05f
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL7 0x060
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL7 0x06b
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL8 0x06c
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL8 0x07c
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL9 0x07d
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL9 0x088
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL10 0x089
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL10 0x09d
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL11 0x09e
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL11 0x0ac
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL12 0x0ad
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL12 0x0c1
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL13 0x0c2
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL13 0x0d0
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL14 0x0d1
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL14 0x0e9
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL15 0x0ea
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL15 0x0eb
#define XPAR_DDR2_SDRAM_BASEADDR_CTRL16 0x0d9
#define XPAR_DDR2_SDRAM_HIGHADDR_CTRL16 0x0da


/******************************************************************/

/* Canonical definitions for peripheral DDR2_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0xA0000000
#define XPAR_MPMC_0_MPMC_HIGHADDR 0xBFFFFFFF
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 3
#define XPAR_MPMC_0_MEM_DATA_WIDTH 64
#define XPAR_MPMC_0_MEM_PART_NUM_BANK_BITS 2
#define XPAR_MPMC_0_MEM_PART_NUM_ROW_BITS 14
#define XPAR_MPMC_0_MEM_PART_NUM_COL_BITS 10
#define XPAR_MPMC_0_MEM_TYPE DDR2
#define XPAR_MPMC_0_ECC_SEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_DEC_THRESHOLD 1
#define XPAR_MPMC_0_ECC_PEC_THRESHOLD 1
#define XPAR_MPMC_0_MEM_DQS_WIDTH 8
#define XPAR_MPMC_0_MPMC_CLK0_PERIOD_PS 5000


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 2

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_BASEADDR 0x84400000
#define XPAR_MDM_0_HIGHADDR 0x8440FFFF
#define XPAR_MDM_0_DEVICE_ID 0
#define XPAR_MDM_0_BAUDRATE 0
#define XPAR_MDM_0_USE_PARITY 0
#define XPAR_MDM_0_ODD_PARITY 0
#define XPAR_MDM_0_DATA_BITS 0


/* Definitions for peripheral RS232_UART_1 */
#define XPAR_RS232_UART_1_BASEADDR 0x84000000
#define XPAR_RS232_UART_1_HIGHADDR 0x8400FFFF
#define XPAR_RS232_UART_1_DEVICE_ID 1
#define XPAR_RS232_UART_1_BAUDRATE 115200
#define XPAR_RS232_UART_1_USE_PARITY 0
#define XPAR_RS232_UART_1_ODD_PARITY 0
#define XPAR_RS232_UART_1_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral MDM_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_MDM_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1

/* Canonical definitions for peripheral RS232_UART_1 */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_RS232_UART_1_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x84000000
#define XPAR_UARTLITE_1_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_1_BAUDRATE 115200
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 0
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN 0


/******************************************************************/


/* Definitions for peripheral SDN_CTLR_INTF_0 */
#define XPAR_SDN_CTLR_INTF_0_BASEADDR 0xCFE00000
#define XPAR_SDN_CTLR_INTF_0_HIGHADDR 0xCFE0FFFF


/******************************************************************/

/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 1

/* Definitions for peripheral XPS_BRAM_IF_CNTLR_1 */
#define XPAR_XPS_BRAM_IF_CNTLR_1_DEVICE_ID 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_DATA_WIDTH 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_ECC 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_FAULT_INJECT 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_CE_FAILING_REGISTERS 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_UE_FAILING_REGISTERS 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_ECC_STATUS_REGISTERS 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_CE_COUNTER_WIDTH 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_ECC_ONOFF_REGISTER 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_ECC_ONOFF_RESET_VALUE 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_WRITE_ACCESS 0
#define XPAR_XPS_BRAM_IF_CNTLR_1_BASEADDR 0xFFFFE000
#define XPAR_XPS_BRAM_IF_CNTLR_1_HIGHADDR 0xFFFFFFFF


/******************************************************************/

/* Canonical definitions for peripheral XPS_BRAM_IF_CNTLR_1 */
#define XPAR_BRAM_0_DEVICE_ID XPAR_XPS_BRAM_IF_CNTLR_1_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 0
#define XPAR_BRAM_0_ECC 0
#define XPAR_BRAM_0_FAULT_INJECT 0
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 0
#define XPAR_BRAM_0_WRITE_ACCESS 0
#define XPAR_BRAM_0_BASEADDR 0xFFFFE000
#define XPAR_BRAM_0_HIGHADDR 0xFFFFFFFF


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 1
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_HAS_SIE 1
#define XPAR_XINTC_HAS_CIE 1
#define XPAR_XINTC_HAS_IVR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 2

/* Definitions for peripheral XPS_INTC_0 */
#define XPAR_XPS_INTC_0_DEVICE_ID 0
#define XPAR_XPS_INTC_0_BASEADDR 0x81820000
#define XPAR_XPS_INTC_0_HIGHADDR 0x8182FFFF
#define XPAR_XPS_INTC_0_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_XPS_INTC_0_HAS_FAST 0
#define XPAR_XPS_INTC_0_IVAR_RESET_VALUE 0
#define XPAR_XPS_INTC_0_NUM_INTR_INPUTS 1


/* Definitions for peripheral XPS_INTC_1 */
#define XPAR_XPS_INTC_1_DEVICE_ID 1
#define XPAR_XPS_INTC_1_BASEADDR 0x81800000
#define XPAR_XPS_INTC_1_HIGHADDR 0x8180FFFF
#define XPAR_XPS_INTC_1_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_XPS_INTC_1_HAS_FAST 0
#define XPAR_XPS_INTC_1_IVAR_RESET_VALUE 0
#define XPAR_XPS_INTC_1_NUM_INTR_INPUTS 1


/******************************************************************/

#define XPAR_XPS_INTC_0_TYPE 0
#define XPAR_RS232_UART_1_INTERRUPT_MASK 0X000001
#define XPAR_XPS_INTC_0_RS232_UART_1_INTERRUPT_INTR 0

/******************************************************************/

#define XPAR_XPS_INTC_1_TYPE 0
#define XPAR_RS232_UART_1_INTERRUPT_MASK 0X000001
#define XPAR_XPS_INTC_1_RS232_UART_1_INTERRUPT_INTR 0

/******************************************************************/

/* Canonical definitions for peripheral XPS_INTC_0 */
#define XPAR_INTC_0_DEVICE_ID XPAR_XPS_INTC_0_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81820000
#define XPAR_INTC_0_HIGHADDR 0x8182FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_INTC_0_HAS_FAST 0
#define XPAR_INTC_0_IVAR_RESET_VALUE 0
#define XPAR_INTC_0_NUM_INTR_INPUTS 1
#define XPAR_INTC_0_INTC_TYPE 0

/* Canonical definitions for peripheral XPS_INTC_1 */
#define XPAR_INTC_1_DEVICE_ID XPAR_XPS_INTC_1_DEVICE_ID
#define XPAR_INTC_1_BASEADDR 0x81800000
#define XPAR_INTC_1_HIGHADDR 0x8180FFFF
#define XPAR_INTC_1_KIND_OF_INTR 0xFFFFFFFF
#define XPAR_INTC_1_HAS_FAST 0
#define XPAR_INTC_1_IVAR_RESET_VALUE 0
#define XPAR_INTC_1_NUM_INTR_INPUTS 1
#define XPAR_INTC_1_INTC_TYPE 0

#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_XPS_INTC_0_RS232_UART_1_INTERRUPT_INTR
#define XPAR_INTC_1_UARTLITE_1_INTERRUPT_VEC_ID XPAR_XPS_INTC_1_RS232_UART_1_INTERRUPT_INTR

/******************************************************************/

/* Definition for PPC cacheable regions */
#define XPAR_CACHEABLE_REGION_MASK 0x00000F01
/******************************************************************/

/* Definitions for bus frequencies */
#define XPAR_CPU_PPC405_DPLB0_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_IPLB0_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_DPLB1_FREQ_HZ 100000000
#define XPAR_CPU_PPC405_IPLB1_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
#define XPAR_PROC_BUS_0_FREQ_HZ 100000000
#define XPAR_PROC_BUS_1_FREQ_HZ 100000000
/******************************************************************/

#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_PPC405_VIRTEX4_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_PPC405_VIRTEX4_ID 0
#define XPAR_PPC405_VIRTEX4_DPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB0_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_IPLB1_NATIVE_DWIDTH 64
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_BASE 0xa0000000
#define XPAR_PPC405_VIRTEX4_DPLB1_ADDR_HIGH 0xbfffffff
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_BASE 0xa0000000
#define XPAR_PPC405_VIRTEX4_IPLB1_ADDR_HIGH 0xbfffffff
#define XPAR_PPC405_VIRTEX4_FASTEST_PLB_CLOCK DPLB0
#define XPAR_PPC405_VIRTEX4_GENERATE_PLB_TIMESPECS 1
#define XPAR_PPC405_VIRTEX4_DPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_DPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IPLB0_P2P 0
#define XPAR_PPC405_VIRTEX4_IPLB1_P2P 1
#define XPAR_PPC405_VIRTEX4_IDCR_BASEADDR 0x00000100
#define XPAR_PPC405_VIRTEX4_IDCR_HIGHADDR 0x000001FF
#define XPAR_PPC405_VIRTEX4_DISABLE_OPERAND_FORWARDING 1
#define XPAR_PPC405_VIRTEX4_MMU_ENABLE 1
#define XPAR_PPC405_VIRTEX4_DETERMINISTIC_MULT 0
#define XPAR_PPC405_VIRTEX4_PLBSYNCBYPASS 1
#define XPAR_PPC405_VIRTEX4_APU_CONTROL 0b1101111000000000
#define XPAR_PPC405_VIRTEX4_APU_UDI_1 0b101000011000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_2 0b101000111000100110000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_3 0b101001011000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_4 0b101001111000100111000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_5 0b101010011000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_6 0b101010111000110000000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_7 0b101011011000110001000011
#define XPAR_PPC405_VIRTEX4_APU_UDI_8 0b101011111000110001000011
#define XPAR_PPC405_VIRTEX4_PVR_HIGH 0b0000
#define XPAR_PPC405_VIRTEX4_PVR_LOW 0b0000
#define XPAR_PPC405_VIRTEX4_HW_VER "2.01.b"

/******************************************************************/

