{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1606026530993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1606026530993 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 22 14:28:50 2020 " "Processing started: Sun Nov 22 14:28:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1606026530993 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1606026530993 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1606026530993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1606026531068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stopwatch EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"stopwatch\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1606026531099 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1606026531160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1606026531161 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1606026531161 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1606026531265 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1606026531600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1606026531600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1606026531600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1606026531600 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1606026531600 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1606026531600 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 167 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1606026531602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 169 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1606026531602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 171 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1606026531602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 173 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1606026531602 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 175 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1606026531602 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1606026531602 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1606026531603 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[0\] " "Pin sout\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[0] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 22 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[1\] " "Pin sout\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[1] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 23 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[2\] " "Pin sout\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[2] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 24 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[3\] " "Pin sout\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[3] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 25 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[4\] " "Pin sout\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[4] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[5\] " "Pin sout\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[5] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[6\] " "Pin sout\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[6] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sout\[7\] " "Pin sout\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { sout[7] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[0\] " "Pin mout\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[0] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 14 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[1\] " "Pin mout\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[1] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 15 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[2\] " "Pin mout\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[2] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 16 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[3\] " "Pin mout\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[3] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 17 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[4\] " "Pin mout\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[4] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 18 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[5\] " "Pin mout\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[5] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 19 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[6\] " "Pin mout\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[6] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 20 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mout\[7\] " "Pin mout\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { mout[7] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 21 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[0\] " "Pin hout\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[0] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 8 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[1\] " "Pin hout\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[1] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 7 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[2\] " "Pin hout\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[2] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 6 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[3\] " "Pin hout\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[3] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 9 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[4\] " "Pin hout\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[4] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 10 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[5\] " "Pin hout\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[5] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 11 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[6\] " "Pin hout\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[6] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 12 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hout\[7\] " "Pin hout\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { hout[7] } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 10 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 13 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { rst } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 3 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "g:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 2 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1606026532739 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1606026532739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "stopwatch.sdc " "Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1606026533009 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1606026533009 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1606026533011 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1606026533012 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1606026533012 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1606026533039 ""}  } { { "stopwatch.v" "" { Text "F:/verilog_code/stopwatch/stopwatch.v" 2 0 0 } } { "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/verilog_code/stopwatch/" { { 0 { 0 ""} 0 161 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1606026533039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1606026533396 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1606026533396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1606026533396 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1606026533397 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1606026533397 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1606026533398 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1606026533399 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1606026533400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1606026533400 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "25 unused 2.5V 1 24 0 " "Number of I/O pins in group: 25 (unused VREF, 2.5V VCCIO, 1 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1606026533402 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1606026533402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1606026533402 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 30 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1606026533404 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1606026533404 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1606026533404 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1606026533426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1606026534783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1606026534829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1606026534832 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1606026535707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1606026535707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1606026536232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y33 X10_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43" {  } { { "loc" "" { Generic "F:/verilog_code/stopwatch/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y33 to location X10_Y43"} 0 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1606026537378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1606026537378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1606026537669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1606026537671 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1606026537671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1606026537748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1606026537923 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1606026537998 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1606026538210 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/verilog_code/stopwatch/stopwatch.fit.smsg " "Generated suppressed messages file F:/verilog_code/stopwatch/stopwatch.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1606026539553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1606026539937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 22 14:28:59 2020 " "Processing ended: Sun Nov 22 14:28:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1606026539937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1606026539937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1606026539937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1606026539937 ""}
