m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog
vdec3to8
Z1 !s110 1749758587
!i10b 1
!s100 Gf8DLPP023>hQc`?_:e5M1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I6;McXaC<8oGh6zKF_o6CF0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1749661765
Z5 8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/proc.v
Z6 FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/proc.v
!i122 9
L0 241 21
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1749758587.000000
Z9 !s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/proc.v|
Z10 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/proc.v|
!i113 1
Z11 o-work work
Z12 tCvgOpt 0
vflipflop
!s110 1749758586
!i10b 1
!s100 P;6hFOEEa^W3B0XASX7o:2
R2
I5_oTeNQW>z5ANK]l3O<;B2
R3
R0
w1467629240
8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/flipflop.v
FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/flipflop.v
!i122 6
L0 1 11
R7
r1
!s85 0
31
Z13 !s108 1749758586.000000
!s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/flipflop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/flipflop.v|
!i113 1
R11
R12
vinst_mem
R1
!i10b 1
!s100 =bd>Q4Sn^JYI[<5I8N?bm1
R2
IHO@JcloC65jW`Yj4Y`B[]0
R3
R0
w1540538124
8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/inst_mem.v
FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/inst_mem.v
!i122 7
L0 39 65
R7
r1
!s85 0
31
R13
!s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/inst_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/inst_mem.v|
!i113 1
R11
R12
vpart3
R1
!i10b 1
!s100 ZB^62QGBlVCWe3gO:1kUn3
R2
IcmZ23Gz`APBG6V2RBAmcE3
R3
R0
w1648117056
8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/part3.v
FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/part3.v
!i122 8
L0 3 43
R7
r1
!s85 0
31
R8
!s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/part3.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/part3.v|
!i113 1
R11
R12
vpc_count
R1
!i10b 1
!s100 R66R5hmA=]a5JjXkXR<=j2
R2
IYm^KFfUZ3D;`f?6?UIm1X0
R3
R0
R4
R5
R6
!i122 9
L0 226 14
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vproc
R1
!i10b 1
!s100 C4^k9jc;BXbLh2So>kz6a0
R2
IWP1_@4Fkk7iDci=Wlk`GC1
R3
R0
R4
R5
R6
!i122 9
L0 1 224
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vregn
R1
!i10b 1
!s100 Q68f9XV?CM@jQ^?STfhDh3
R2
I>;Y<2VIP3=E[_`hU;Ez`T2
R3
R0
R4
R5
R6
!i122 9
L0 263 13
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
vtestbench
R1
!i10b 1
!s100 cGCF5]J_oaSLOXREfI1@U1
R2
ISB>7m;f0H?Mh8MV_Ck?jW2
R3
R0
w1647973746
8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/Simulator/testbench.v
FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/Simulator/testbench.v
!i122 11
L0 3 33
R7
r1
!s85 0
31
R8
!s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/Simulator/testbench.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/Simulator/testbench.v|
!i113 1
R11
R12
vtop
R1
!i10b 1
!s100 KMWiohFao7:aIZUCeZCAG1
R2
Id@FJ[F9P34Wn>^;ED1F892
R3
R0
w1610652038
8C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/top.v
FC:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/top.v
!i122 10
L0 1 18
R7
r1
!s85 0
31
R8
!s107 C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hp/Downloads/verilog_lab10_design_files/DE1-SoC/part3Verilog/top.v|
!i113 1
R11
R12
