{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366690313680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366690313681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 00:11:52 2013 " "Processing started: Tue Apr 23 00:11:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366690313681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366690313681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitTest -c bitTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitTest -c bitTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366690313681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1366690314547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/taglut_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/taglut_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TagLUT-Structure " "Found design unit 1: TagLUT-Structure" {  } { { "Processor_lib/hdl/TagLUT_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/TagLUT_Structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315189 ""} { "Info" "ISGN_ENTITY_NAME" "1 TagLUT " "Found entity 1: TagLUT" {  } { { "Processor_lib/hdl/TagLUT_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/TagLUT_Structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/mw_ramsp_6bd1b000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/mw_ramsp_6bd1b000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mw_ramsp_6bd1b000-MW " "Found design unit 1: mw_ramsp_6bd1b000-MW" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315191 ""} { "Info" "ISGN_ENTITY_NAME" "1 mw_ramsp_6bd1b000 " "Found entity 1: mw_ramsp_6bd1b000" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/cachememory_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/cachememory_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheMemory-Structure " "Found design unit 1: CacheMemory-Structure" {  } { { "Processor_lib/hdl/CacheMemory_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/CacheMemory_Structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315194 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheMemory " "Found entity 1: CacheMemory" {  } { { "Processor_lib/hdl/CacheMemory_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/CacheMemory_Structure.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/cachecomparer_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/cachecomparer_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheComparer-Behavior " "Found design unit 1: CacheComparer-Behavior" {  } { { "Processor_lib/hdl/CacheComparer_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/CacheComparer_Behavior.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315197 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheComparer " "Found entity 1: CacheComparer" {  } { { "Processor_lib/hdl/CacheComparer_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/CacheComparer_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/cache_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/cache_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-Structure " "Found design unit 1: Cache-Structure" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/cache_state_machine_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/cache_state_machine_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache_State_Machine-Behavioral " "Found design unit 1: Cache_State_Machine-Behavioral" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315201 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache_State_Machine " "Found entity 1: Cache_State_Machine" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/execute/executestage_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/execute/executestage_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteStage-behavior " "Found design unit 1: ExecuteStage-behavior" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315204 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/decode/twoonemux_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/twoonemux_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwoOneMux-Behavior " "Found design unit 1: TwoOneMux-Behavior" {  } { { "Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315207 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwoOneMux " "Found entity 1: TwoOneMux" {  } { { "Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/TwoOneMux_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/decode/instructionucode_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/instructionucode_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionUCode-Behavior " "Found design unit 1: InstructionUCode-Behavior" {  } { { "Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315211 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionUCode " "Found entity 1: InstructionUCode" {  } { { "Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/InstructionUCode_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/decode/decodestage_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/decode/decodestage_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-Structure " "Found design unit 1: DecodeStage-Structure" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315213 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/instructionfetch/instruction_fetch_stage_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/instructionfetch/instruction_fetch_stage_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instruction_Fetch_Stage-Structural " "Found design unit 1: Instruction_Fetch_Stage-Structural" {  } { { "Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315216 ""} { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch_Stage " "Found entity 1: Instruction_Fetch_Stage" {  } { { "Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/instructionfetch/if_state_machine_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/instructionfetch/if_state_machine_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_State_Machine-Behavior " "Found design unit 1: IF_State_Machine-Behavior" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315219 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_State_Machine " "Found entity 1: IF_State_Machine" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/registerfile/tristate_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/tristate_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TriState-Behavior " "Found design unit 1: TriState-Behavior" {  } { { "Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315221 ""} { "Info" "ISGN_ENTITY_NAME" "1 TriState " "Found entity 1: TriState" {  } { { "Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/TriState_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/registerfile/registerfileregister_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/registerfileregister_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileRegister-Behavior " "Found design unit 1: RegisterFileRegister-Behavior" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315224 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileRegister " "Found entity 1: RegisterFileRegister" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/registerfile/registerfile_structure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/registerfile_structure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-Structure " "Found design unit 1: RegisterFile-Structure" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315226 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/registerfile/decoder_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/registerfile/decoder_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-Behavior " "Found design unit 1: Decoder-Behavior" {  } { { "Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/Decoder_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_lib/hdl/memory/memstage_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processor_lib/hdl/memory/memstage_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemStage-Behavior " "Found design unit 1: MemStage-Behavior" {  } { { "Processor_lib/hdl/Memory/MemStage_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Memory/MemStage_Behavior.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315232 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "Processor_lib/hdl/Memory/MemStage_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Memory/MemStage_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopnew_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopnew_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopNew-Behavior " "Found design unit 1: FlipFlopNew-Behavior" {  } { { "FlipFlopNew_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FlipFlopNew_Behavior.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315234 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopNew " "Found entity 1: FlipFlopNew" {  } { { "FlipFlopNew_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FlipFlopNew_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiterstatemachinenew.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arbiterstatemachinenew.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArbiterStateMachineNew-Behavior " "Found design unit 1: ArbiterStateMachineNew-Behavior" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315236 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArbiterStateMachineNew " "Found entity 1: ArbiterStateMachineNew" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Reg_behavior.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315238 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Reg_behavior.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4_to_1-Behavior " "Found design unit 1: Mux_4_to_1-Behavior" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_to_1 " "Found entity 1: Mux_4_to_1" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_to_1-Behavior " "Found design unit 1: Mux_2_to_1-Behavior" {  } { { "Mux_2_to_1_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_2_to_1_Behavioral.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315242 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_2_to_1_Behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiterstatemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arbiterstatemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArbiterStateMachine-Behavior " "Found design unit 1: ArbiterStateMachine-Behavior" {  } { { "ArbiterStateMachine.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachine.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315244 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArbiterStateMachine " "Found entity 1: ArbiterStateMachine" {  } { { "ArbiterStateMachine.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachine.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/qsysout.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/qsysout.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt " "Found entity 1: qsysOUt" {  } { { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315266 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_rsp_xbar_mux " "Found entity 1: qsysOUt_rsp_xbar_mux" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_rsp_xbar_demux " "Found entity 1: qsysOUt_rsp_xbar_demux" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_cmd_xbar_demux " "Found entity 1: qsysOUt_cmd_xbar_demux" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_cmd_xbar_demux.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsysOUt/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsysOUt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qsysout/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_id_router_default_decode " "Found entity 1: qsysOUt_id_router_default_decode" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315290 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsysOUt_id_router " "Found entity 2: qsysOUt_id_router" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_addr_router_default_decode " "Found entity 1: qsysOUt_addr_router_default_decode" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315293 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsysOUt_addr_router " "Found entity 2: qsysOUt_addr_router" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_jtag_uart_0.v 7 7 " "Found 7 design units, including 7 entities, in source file qsysout/synthesis/submodules/qsysout_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_jtag_uart_0_log_module " "Found entity 1: qsysOUt_jtag_uart_0_log_module" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsysOUt_jtag_uart_0_sim_scfifo_w " "Found entity 2: qsysOUt_jtag_uart_0_sim_scfifo_w" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsysOUt_jtag_uart_0_scfifo_w " "Found entity 3: qsysOUt_jtag_uart_0_scfifo_w" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsysOUt_jtag_uart_0_drom_module " "Found entity 4: qsysOUt_jtag_uart_0_drom_module" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsysOUt_jtag_uart_0_sim_scfifo_r " "Found entity 5: qsysOUt_jtag_uart_0_sim_scfifo_r" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsysOUt_jtag_uart_0_scfifo_r " "Found entity 6: qsysOUt_jtag_uart_0_scfifo_r" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsysOUt_jtag_uart_0 " "Found entity 7: qsysOUt_jtag_uart_0" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_sdram_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qsysout/synthesis/submodules/qsysout_sdram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_sdram_0_input_efifo_module " "Found entity 1: qsysOUt_sdram_0_input_efifo_module" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315322 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsysOUt_sdram_0 " "Found entity 2: qsysOUt_sdram_0" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_up_clocks_0 " "Found entity 1: qsysOUt_up_clocks_0" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsysout/synthesis/submodules/qsysout_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsysout/synthesis/submodules/qsysout_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsysOUt_bridge_0 " "Found entity 1: qsysOUt_bridge_0" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "varregister_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file varregister_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VarRegister-Behavior " "Found design unit 1: VarRegister-Behavior" {  } { { "VarRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/VarRegister_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315329 ""} { "Info" "ISGN_ENTITY_NAME" "1 VarRegister " "Found entity 1: VarRegister" {  } { { "VarRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/VarRegister_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fouronemux_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fouronemux_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourOneMux-Behavior " "Found design unit 1: FourOneMux-Behavior" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315331 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourOneMux " "Found entity 1: FourOneMux" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_behavior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_behavior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlop-Behavior " "Found design unit 1: FlipFlop-Behavior" {  } { { "FlipFlop_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FlipFlop_Behavior.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315333 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FlipFlop_Behavior.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bittest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitTest-Structure " "Found design unit 1: bitTest-Structure" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1366690315336 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitTest " "Found entity 1: bitTest" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315336 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsysOUt_sdram_0.v(316) " "Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(316): conditional expression evaluates to a constant" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1366690315349 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsysOUt_sdram_0.v(326) " "Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(326): conditional expression evaluates to a constant" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1366690315349 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsysOUt_sdram_0.v(336) " "Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(336): conditional expression evaluates to a constant" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1366690315349 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsysOUt_sdram_0.v(680) " "Verilog HDL or VHDL warning at qsysOUt_sdram_0.v(680): conditional expression evaluates to a constant" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1 1366690315352 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitTest " "Elaborating entity \"bitTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366690315504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_readAddress bitTest.vhd(51) " "Verilog HDL or VHDL warning at bitTest.vhd(51): object \"IF_readAddress\" assigned a value but never read" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366690315508 "|bitTest"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..6\] bitTest.vhd(16) " "Using initial value X (don't care) for net \"LEDG\[7..6\]\" at bitTest.vhd(16)" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315533 "|bitTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MemStage MemStage:MemStage A:behavior " "Elaborating entity \"MemStage\" using architecture \"A:behavior\" for hierarchy \"MemStage:MemStage\"" {  } { { "bitTest.vhd" "MemStage" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 122 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux_2_to_1 MemStage:MemStage\|Mux_2_to_1:mux A:behavior " "Elaborating entity \"Mux_2_to_1\" using architecture \"A:behavior\" for hierarchy \"MemStage:MemStage\|Mux_2_to_1:mux\"" {  } { { "Processor_lib/hdl/Memory/MemStage_Behavior.vhd" "mux" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Memory/MemStage_Behavior.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterFile RegisterFile:RegisterFile A:structure " "Elaborating entity \"RegisterFile\" using architecture \"A:structure\" for hierarchy \"RegisterFile:RegisterFile\"" {  } { { "bitTest.vhd" "RegisterFile" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 128 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Decoder RegisterFile:RegisterFile\|Decoder:wDecoder A:behavior " "Elaborating entity \"Decoder\" using architecture \"A:behavior\" for hierarchy \"RegisterFile:RegisterFile\|Decoder:wDecoder\"" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" "wDecoder" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RegisterFileRegister RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock A:behavior " "Elaborating entity \"RegisterFileRegister\" using architecture \"A:behavior\" for hierarchy \"RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock\"" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" "\\regArr:0:regBlock" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFile_Structure.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clockBar RegisterFileRegister_Behavior.vhd(26) " "Verilog HDL or VHDL warning at RegisterFileRegister_Behavior.vhd(26): object \"clockBar\" assigned a value but never read" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366690315582 "|bitTest|RegisterFile:RegisterFile|RegisterFileRegister:egArr:0:regBlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock\|reg:reggy A:behavior " "Elaborating entity \"reg\" using architecture \"A:behavior\" for hierarchy \"RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock\|reg:reggy\"" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" "reggy" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315583 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e Reg_behavior.vhd(15) " "VHDL Process Statement warning at Reg_behavior.vhd(15): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Reg_behavior.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315583 "|bitTest|RegisterFile:RegisterFile|RegisterFileRegister:egArr:0:regBlock|reg:reggy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TriState RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock\|TriState:ts0 A:behavior " "Elaborating entity \"TriState\" using architecture \"A:behavior\" for hierarchy \"RegisterFile:RegisterFile\|RegisterFileRegister:\\regArr:0:regBlock\|TriState:ts0\"" {  } { { "Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" "ts0" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/RegisterFile/RegisterFileRegister_Behavior.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Instruction_Fetch_Stage Instruction_Fetch_Stage:IF_stage A:structural " "Elaborating entity \"Instruction_Fetch_Stage\" using architecture \"A:structural\" for hierarchy \"Instruction_Fetch_Stage:IF_stage\"" {  } { { "bitTest.vhd" "IF_stage" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 132 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315639 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "readAddress Instruction_Fetch_Stage_Structural.vhd(16) " "VHDL Signal Declaration warning at Instruction_Fetch_Stage_Structural.vhd(16): used implicit default value for signal \"readAddress\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1366690315641 "|bitTest|Instruction_Fetch_Stage:IF_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux_4_to_1 Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr A:behavior " "Elaborating entity \"Mux_4_to_1\" using architecture \"A:behavior\" for hierarchy \"Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr\"" {  } { { "Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" "mux_pre_maddr" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "IF_State_Machine Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM A:behavior " "Elaborating entity \"IF_State_Machine\" using architecture \"A:behavior\" for hierarchy \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\"" {  } { { "Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" "SM" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/Instruction_Fetch_Stage_Structural.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state IF_State_Machine_Behavioral.vhd(31) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(31): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state IF_State_Machine_Behavioral.vhd(41) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(41): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state IF_State_Machine_Behavioral.vhd(54) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(54): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state IF_State_Machine_Behavioral.vhd(27) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(27): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxPrePC_ctrl IF_State_Machine_Behavioral.vhd(72) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(72): inferring latch(es) for signal or variable \"MuxPrePC_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxPreMAddr_ctrl IF_State_Machine_Behavioral.vhd(72) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(72): inferring latch(es) for signal or variable \"MuxPreMAddr_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315649 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxPreInst_ctrl IF_State_Machine_Behavioral.vhd(72) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(72): inferring latch(es) for signal or variable \"MuxPreInst_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MuxPrePCVal_ctrl IF_State_Machine_Behavioral.vhd(72) " "VHDL Process Statement warning at IF_State_Machine_Behavioral.vhd(72): inferring latch(es) for signal or variable \"MuxPrePCVal_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPrePCVal_ctrl IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPrePCVal_ctrl\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPreInst_ctrl\[0\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPreInst_ctrl\[0\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPreInst_ctrl\[1\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPreInst_ctrl\[1\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPreMAddr_ctrl\[0\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPreMAddr_ctrl\[0\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPreMAddr_ctrl\[1\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPreMAddr_ctrl\[1\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPrePC_ctrl\[0\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPrePC_ctrl\[0\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MuxPrePC_ctrl\[1\] IF_State_Machine_Behavioral.vhd(72) " "Inferred latch for \"MuxPrePC_ctrl\[1\]\" at IF_State_Machine_Behavioral.vhd(72)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_state IF_State_Machine_Behavioral.vhd(27) " "Inferred latch for \"next_state.reset_state\" at IF_State_Machine_Behavioral.vhd(27)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315650 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.interrupt IF_State_Machine_Behavioral.vhd(27) " "Inferred latch for \"next_state.interrupt\" at IF_State_Machine_Behavioral.vhd(27)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315651 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.run IF_State_Machine_Behavioral.vhd(27) " "Inferred latch for \"next_state.run\" at IF_State_Machine_Behavioral.vhd(27)" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315651 "|bitTest|Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DecodeStage DecodeStage:DecodeStage A:structure " "Elaborating entity \"DecodeStage\" using architecture \"A:structure\" for hierarchy \"DecodeStage:DecodeStage\"" {  } { { "bitTest.vhd" "DecodeStage" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 137 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InstructionUCode DecodeStage:DecodeStage\|InstructionUCode:InstructionMicroCode A:behavior " "Elaborating entity \"InstructionUCode\" using architecture \"A:behavior\" for hierarchy \"DecodeStage:DecodeStage\|InstructionUCode:InstructionMicroCode\"" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "InstructionMicroCode" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TwoOneMux DecodeStage:DecodeStage\|TwoOneMux:destRegMux A:behavior " "Elaborating entity \"TwoOneMux\" using architecture \"A:behavior\" for hierarchy \"DecodeStage:DecodeStage\|TwoOneMux:destRegMux\"" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "destRegMux" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TwoOneMux DecodeStage:DecodeStage\|TwoOneMux:aluControlMux A:behavior " "Elaborating entity \"TwoOneMux\" using architecture \"A:behavior\" for hierarchy \"DecodeStage:DecodeStage\|TwoOneMux:aluControlMux\"" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "aluControlMux" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FourOneMux DecodeStage:DecodeStage\|FourOneMux:execMuxInput0 A:behavior " "Elaborating entity \"FourOneMux\" using architecture \"A:behavior\" for hierarchy \"DecodeStage:DecodeStage\|FourOneMux:execMuxInput0\"" {  } { { "Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" "execMuxInput0" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Decode/DecodeStage_Structure.vhd" 48 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ExecuteStage ExecuteStage:ExecuteStage A:behavior " "Elaborating entity \"ExecuteStage\" using architecture \"A:behavior\" for hierarchy \"ExecuteStage:ExecuteStage\"" {  } { { "bitTest.vhd" "ExecuteStage" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Extra ExecuteStage_behavior.vhd(54) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(54): signal \"Extra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(87) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(87): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(107) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(107): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(143) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(143): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(163) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(163): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(209) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(209): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315667 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(216) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(216): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(226) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(226): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(227) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(227): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(228) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(228): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conzOut ExecuteStage_behavior.vhd(229) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(229): signal \"conzOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Out ExecuteStage_behavior.vhd(27) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable \"ALU_Out\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch_Ctrl ExecuteStage_behavior.vhd(27) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable \"Branch_Ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "conzIn ExecuteStage_behavior.vhd(27) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable \"conzIn\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "testCarryLeft ExecuteStage_behavior.vhd(27) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable \"testCarryLeft\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "testCarryRight ExecuteStage_behavior.vhd(27) " "VHDL Process Statement warning at ExecuteStage_behavior.vhd(27): inferring latch(es) for signal or variable \"testCarryRight\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conzIn\[0\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"conzIn\[0\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315668 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conzIn\[1\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"conzIn\[1\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conzIn\[2\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"conzIn\[2\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "conzIn\[3\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"conzIn\[3\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch_Ctrl ExecuteStage_behavior.vhd(27) " "Inferred latch for \"Branch_Ctrl\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[0\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[0\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[1\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[1\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[2\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[2\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[3\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[3\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[4\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[4\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[5\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[5\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[6\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[6\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[7\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[7\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[8\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[8\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315669 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[9\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[9\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[10\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[10\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[11\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[11\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[12\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[12\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[13\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[13\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[14\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[14\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Out\[15\] ExecuteStage_behavior.vhd(27) " "Inferred latch for \"ALU_Out\[15\]\" at ExecuteStage_behavior.vhd(27)" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315670 "|bitTest|ExecuteStage:ExecuteStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg ExecuteStage:ExecuteStage\|reg:ccReg A:behavior " "Elaborating entity \"reg\" using architecture \"A:behavior\" for hierarchy \"ExecuteStage:ExecuteStage\|reg:ccReg\"" {  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "ccReg" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315671 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "e Reg_behavior.vhd(15) " "VHDL Process Statement warning at Reg_behavior.vhd(15): signal \"e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Reg_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Reg_behavior.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315672 "|bitTest|ExecuteStage:ExecuteStage|reg:ccReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Cache Cache:ICache A:structure " "Elaborating entity \"Cache\" using architecture \"A:structure\" for hierarchy \"Cache:ICache\"" {  } { { "bitTest.vhd" "ICache" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 147 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addressMuxControl Cache_Structure.vhd(39) " "Verilog HDL or VHDL warning at Cache_Structure.vhd(39): object \"addressMuxControl\" assigned a value but never read" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366690315675 "|bitTest|Cache:ICache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TagLUT Cache:ICache\|TagLUT:TagBlock A:structure " "Elaborating entity \"TagLUT\" using architecture \"A:structure\" for hierarchy \"Cache:ICache\|TagLUT:TagBlock\"" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "TagBlock" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheComparer Cache:ICache\|CacheComparer:TagComparer A:behavior " "Elaborating entity \"CacheComparer\" using architecture \"A:behavior\" for hierarchy \"Cache:ICache\|CacheComparer:TagComparer\"" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "TagComparer" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CacheMemory Cache:ICache\|CacheMemory:CacheBlock0 A:structure " "Elaborating entity \"CacheMemory\" using architecture \"A:structure\" for hierarchy \"Cache:ICache\|CacheMemory:CacheBlock0\"" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "CacheBlock0" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mw_ramsp_6bd1b000 Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0 A:mw " "Elaborating entity \"mw_ramsp_6bd1b000\" using architecture \"A:mw\" for hierarchy \"Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\"" {  } { { "Processor_lib/hdl/CacheMemory_Structure.vhd" "instanceName0" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/CacheMemory_Structure.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TwoOneMux Cache:ICache\|TwoOneMux:CacheBlockInMux0 A:behavior " "Elaborating entity \"TwoOneMux\" using architecture \"A:behavior\" for hierarchy \"Cache:ICache\|TwoOneMux:CacheBlockInMux0\"" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "CacheBlockInMux0" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 83 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Cache_State_Machine Cache:ICache\|Cache_State_Machine:CacheSM A:behavioral " "Elaborating entity \"Cache_State_Machine\" using architecture \"A:behavioral\" for hierarchy \"Cache:ICache\|Cache_State_Machine:CacheSM\"" {  } { { "Processor_lib/hdl/Cache_Structure.vhd" "CacheSM" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_Structure.vhd" 104 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315694 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(47) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(47): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(76) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(76): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(95) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(95): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(112) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(112): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Cache_State_Machine_Behavioral.vhd(43) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(43): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(133) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(133): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(196) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(196): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(234) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(234): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315696 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state Cache_State_Machine_Behavioral.vhd(272) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(272): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SRAM_control Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"SRAM_control\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Tag_LUT_control Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"Tag_LUT_control\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stall Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"stall\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pre_address_mux_ctrl Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"pre_address_mux_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_to_arbiter Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"read_to_arbiter\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_to_arbiter Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"write_to_arbiter\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cacheStateOut Cache_State_Machine_Behavioral.vhd(127) " "VHDL Process Statement warning at Cache_State_Machine_Behavioral.vhd(127): inferring latch(es) for signal or variable \"cacheStateOut\", which holds its previous value in one or more paths through the process" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cacheStateOut\[0\] Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"cacheStateOut\[0\]\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cacheStateOut\[1\] Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"cacheStateOut\[1\]\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cacheStateOut\[2\] Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"cacheStateOut\[2\]\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315697 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cacheStateOut\[3\] Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"cacheStateOut\[3\]\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_to_arbiter Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"write_to_arbiter\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_to_arbiter Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"read_to_arbiter\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_address_mux_ctrl Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"pre_address_mux_ctrl\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stall Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"stall\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Tag_LUT_control Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"Tag_LUT_control\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_control Cache_State_Machine_Behavioral.vhd(127) " "Inferred latch for \"SRAM_control\" at Cache_State_Machine_Behavioral.vhd(127)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.reset_state Cache_State_Machine_Behavioral.vhd(43) " "Inferred latch for \"next_state.reset_state\" at Cache_State_Machine_Behavioral.vhd(43)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.load_miss Cache_State_Machine_Behavioral.vhd(43) " "Inferred latch for \"next_state.load_miss\" at Cache_State_Machine_Behavioral.vhd(43)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.store Cache_State_Machine_Behavioral.vhd(43) " "Inferred latch for \"next_state.store\" at Cache_State_Machine_Behavioral.vhd(43)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ready Cache_State_Machine_Behavioral.vhd(43) " "Inferred latch for \"next_state.ready\" at Cache_State_Machine_Behavioral.vhd(43)" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315698 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ArbiterStateMachineNew ArbiterStateMachineNew:arb A:behavior " "Elaborating entity \"ArbiterStateMachineNew\" using architecture \"A:behavior\" for hierarchy \"ArbiterStateMachineNew:arb\"" {  } { { "bitTest.vhd" "arb" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 187 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315712 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(104) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(104): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315717 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(114) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(114): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315717 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(122) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(122): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DWData ArbiterStateMachineNew.vhd(124) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(124): signal \"DWData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(127) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(127): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DWData ArbiterStateMachineNew.vhd(129) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(129): signal \"DWData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(133) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(133): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DWData ArbiterStateMachineNew.vhd(135) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(135): signal \"DWData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(139) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(139): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DWData ArbiterStateMachineNew.vhd(140) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(140): signal \"DWData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DWData ArbiterStateMachineNew.vhd(146) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(146): signal \"DWData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRAddress ArbiterStateMachineNew.vhd(152) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(152): signal \"IRAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IRAddress ArbiterStateMachineNew.vhd(162) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(162): signal \"IRAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315718 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DAddress ArbiterStateMachineNew.vhd(173) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(173): signal \"DAddress\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "REnable ArbiterStateMachineNew.vhd(92) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable \"REnable\", which holds its previous value in one or more paths through the process" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Address ArbiterStateMachineNew.vhd(92) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable \"Address\", which holds its previous value in one or more paths through the process" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WData ArbiterStateMachineNew.vhd(92) " "VHDL Process Statement warning at ArbiterStateMachineNew.vhd(92): inferring latch(es) for signal or variable \"WData\", which holds its previous value in one or more paths through the process" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[0\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[0\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[1\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[1\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[2\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[2\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[3\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[3\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[4\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[4\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[5\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[5\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[6\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[6\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315719 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[7\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[7\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[8\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[8\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[9\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[9\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[10\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[10\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[11\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[11\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[12\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[12\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[13\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[13\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[14\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[14\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[15\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[15\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[16\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[16\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[17\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[17\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[18\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[18\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[19\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[19\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315720 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[20\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[20\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[21\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[21\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[22\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[22\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[23\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[23\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[24\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[24\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[25\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[25\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[26\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[26\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[27\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[27\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[28\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[28\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[29\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[29\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[30\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[30\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[31\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[31\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[32\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[32\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[33\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[33\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315721 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[34\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[34\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[35\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[35\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[36\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[36\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[37\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[37\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[38\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[38\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[39\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[39\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[40\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[40\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[41\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[41\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[42\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[42\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[43\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[43\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[44\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[44\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[45\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[45\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[46\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[46\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[47\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[47\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315722 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[48\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[48\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[49\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[49\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[50\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[50\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[51\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[51\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[52\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[52\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[53\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[53\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[54\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[54\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[55\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[55\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[56\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[56\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[57\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[57\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[58\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[58\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[59\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[59\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[60\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[60\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[61\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[61\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315723 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[62\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[62\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WData\[63\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"WData\[63\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[3\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[4\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[4\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[5\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[5\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[6\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[6\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[7\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[7\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[8\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[8\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[9\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[9\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[10\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[10\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[11\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[11\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[12\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[12\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[13\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[13\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315724 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[14\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[14\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315725 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[15\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[15\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315725 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[16\] ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"Address\[16\]\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315725 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REnable ArbiterStateMachineNew.vhd(92) " "Inferred latch for \"REnable\" at ArbiterStateMachineNew.vhd(92)" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1366690315725 "|bitTest|ArbiterStateMachineNew:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt qsysOUt:bridgeLOL " "Elaborating entity \"qsysOUt\" for hierarchy \"qsysOUt:bridgeLOL\"" {  } { { "bitTest.vhd" "bridgeLOL" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_bridge_0 qsysOUt:bridgeLOL\|qsysOUt_bridge_0:bridge_0 " "Elaborating entity \"qsysOUt_bridge_0\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_bridge_0:bridge_0\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "bridge_0" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_up_clocks_0 qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0 " "Elaborating entity \"qsysOUt_up_clocks_0\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "up_clocks_0" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315751 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK qsysOUt_up_clocks_0.v(97) " "Verilog HDL or VHDL warning at qsysOUt_up_clocks_0.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1366690315752 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "DE_Clock_Generator_System" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366690315808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315810 ""}  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366690315810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690315890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690315890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_sdram_0 qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0 " "Elaborating entity \"qsysOUt_sdram_0\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "sdram_0" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_sdram_0_input_efifo_module qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module " "Elaborating entity \"qsysOUt_sdram_0_input_efifo_module\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|qsysOUt_sdram_0_input_efifo_module:the_qsysOUt_sdram_0_input_efifo_module\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "the_qsysOUt_sdram_0_input_efifo_module" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_jtag_uart_0 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"qsysOUt_jtag_uart_0\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "jtag_uart_0" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_jtag_uart_0_scfifo_w qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w " "Elaborating entity \"qsysOUt_jtag_uart_0_scfifo_w\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "the_qsysOUt_jtag_uart_0_scfifo_w" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "wfifo" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690315975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366690315976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690315976 ""}  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366690315976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366690316358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366690316358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_jtag_uart_0_scfifo_r qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r " "Elaborating entity \"qsysOUt_jtag_uart_0_scfifo_r\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "the_qsysOUt_jtag_uart_0_scfifo_r" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "qsysOUt_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1366690316518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:qsysOUt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690316519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690316519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690316519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1366690316519 ""}  } { { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1366690316519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsysOUt:bridgeLOL\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "bridge_0_avalon_master_translator" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsysOUt:bridgeLOL\|altera_merlin_slave_translator:sdram_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_slave_translator:sdram_0_s1_translator\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "sdram_0_s1_translator" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsysOUt:bridgeLOL\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsysOUt:bridgeLOL\|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_master_agent:bridge_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "bridge_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsysOUt:bridgeLOL\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsysOUt:bridgeLOL\|altera_avalon_sc_fifo:sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "sdram_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsysOUt:bridgeLOL\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsysOUt:bridgeLOL\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_addr_router qsysOUt:bridgeLOL\|qsysOUt_addr_router:addr_router " "Elaborating entity \"qsysOUt_addr_router\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_addr_router:addr_router\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "addr_router" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_addr_router_default_decode qsysOUt:bridgeLOL\|qsysOUt_addr_router:addr_router\|qsysOUt_addr_router_default_decode:the_default_decode " "Elaborating entity \"qsysOUt_addr_router_default_decode\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_addr_router:addr_router\|qsysOUt_addr_router_default_decode:the_default_decode\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" "the_default_decode" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_id_router qsysOUt:bridgeLOL\|qsysOUt_id_router:id_router " "Elaborating entity \"qsysOUt_id_router\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_id_router:id_router\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "id_router" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_id_router_default_decode qsysOUt:bridgeLOL\|qsysOUt_id_router:id_router\|qsysOUt_id_router_default_decode:the_default_decode " "Elaborating entity \"qsysOUt_id_router_default_decode\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_id_router:id_router\|qsysOUt_id_router_default_decode:the_default_decode\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" "the_default_decode" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsysOUt:bridgeLOL\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "burst_adapter" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qsysOUt:bridgeLOL\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "rst_controller" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsysOUt/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_cmd_xbar_demux qsysOUt:bridgeLOL\|qsysOUt_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"qsysOUt_cmd_xbar_demux\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "cmd_xbar_demux" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_rsp_xbar_demux qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"qsysOUt_rsp_xbar_demux\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "rsp_xbar_demux" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsysOUt_rsp_xbar_mux qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"qsysOUt_rsp_xbar_mux\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "rsp_xbar_mux" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsysOUt:bridgeLOL\|qsysOUt_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "width_adapter" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qsysOUt/synthesis/qsysOUt.v" "width_adapter_001" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 1138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FlipFlopNew FlipFlopNew:ackLatch A:behavior " "Elaborating entity \"FlipFlopNew\" using architecture \"A:behavior\" for hierarchy \"FlipFlopNew:ackLatch\"" {  } { { "bitTest.vhd" "ackLatch" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VarRegister VarRegister:dataLatch A:behavior " "Elaborating entity \"VarRegister\" using architecture \"A:behavior\" for hierarchy \"VarRegister:dataLatch\"" {  } { { "bitTest.vhd" "dataLatch" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 226 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1366690316637 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en VarRegister_Behavior.vhd(26) " "VHDL Process Statement warning at VarRegister_Behavior.vhd(26): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VarRegister_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/VarRegister_Behavior.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1366690316638 "|bitTest|VarRegister:dataLatch"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "DE_Clock_Generator_System" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 -1 1366690317389 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 39 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 69 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 99 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 129 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 159 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 189 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 219 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\] " "Synthesized away node \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 249 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 515 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 642 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1366690318447 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_r:the_qsysOUt_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1366690318447 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1366690318447 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_master_translator:bridge_0_avalon_master_translator\|av_waitrequest " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_master_translator:bridge_0_avalon_master_translator\|av_waitrequest" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_master_translator.sv" 92 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_master_translator:bridge_0_avalon_master_translator|av_waitrequest"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p1_push_data_to_output\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p1_push_data_to_output\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 685 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p1_push_data_to_output[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_address_field\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_address_field[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|out_endofpacket " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|out_endofpacket" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|out_endofpacket"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 153 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[3\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_byte_cnt_field\[3\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_byte_cnt_field[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[3\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[3\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_endofpacket " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p0_endofpacket" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 636 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p0_endofpacket"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 153 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p1_valid " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_003\|p1_valid" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 671 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_003|p1_valid"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p1_push_data_to_output\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p1_push_data_to_output\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 685 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p1_push_data_to_output[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[0\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[0\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[1\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_address_field\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 639 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_address_field[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\|source_addr\[2\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 72 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|out_endofpacket " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|out_endofpacket" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|out_endofpacket"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 153 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[3\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_byte_cnt_field\[3\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 641 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_byte_cnt_field[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[3\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|source_byte_cnt\[3\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 74 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_byte_cnt[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_endofpacket " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p0_endofpacket" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 636 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p0_endofpacket"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\|last_packet_beat~synth" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 153 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_slave_agent:sdram_0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p1_valid " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter_001\|p1_valid" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 671 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter_001|p1_valid"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[32\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[32\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[32]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ArbiterStateMachineNew:arb\|byteEnable~synth " "Found clock multiplexer ArbiterStateMachineNew:arb\|byteEnable~synth" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|ArbiterStateMachineNew:arb|byteEnable"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Found clock multiplexer Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[13\] " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[13\]" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z[13]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr\|Mux15 " "Found clock multiplexer Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr\|Mux15" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr|Mux15"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr\|Mux14 " "Found clock multiplexer Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_maddr\|Mux14" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_maddr|Mux14"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1 " "Found clock multiplexer Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[14\] " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[14\]" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z[14]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Found clock multiplexer Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Instruction_Fetch_Stage:IF_stage|Mux_4_to_1:mux_pre_inst|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[15\] " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z\[15\]" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z[15]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth " "Found clock multiplexer Cache:ICache\|FourOneMux:CacheBlockOutMux\|z~synth" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|Cache:ICache|FourOneMux:CacheBlockOutMux|z"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[33\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[33\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[33]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[34\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[34\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[34]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ArbiterStateMachineNew:arb\|byteEnable~synth " "Found clock multiplexer ArbiterStateMachineNew:arb\|byteEnable~synth" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|ArbiterStateMachineNew:arb|byteEnable"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[35\] " "Found clock multiplexer qsysOUt:bridgeLOL\|altera_merlin_width_adapter:width_adapter\|out_data\[35\]" {  } { { "qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_merlin_width_adapter.sv" 84 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690318767 "|bitTest|qsysOUt:bridgeLOL|altera_merlin_width_adapter:width_adapter|out_data[35]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1366690318767 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Instruction_Fetch_Stage:IF_stage\|comb~synth " "Converted tri-state buffer \"Instruction_Fetch_Stage:IF_stage\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[15\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[15\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[14\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[14\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[13\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[13\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[12\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[12\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[11\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[11\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[10\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[10\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[9\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[9\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[8\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[8\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[7\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[7\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[6\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[6\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[5\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[5\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[4\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[4\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[3\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[3\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[2\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[2\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[1\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[1\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD0\[0\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD0\[0\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[15\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[15\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[14\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[14\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[13\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[13\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[12\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[12\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[11\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[11\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[10\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[10\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[9\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[9\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[8\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[8\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[7\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[7\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[6\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[6\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[5\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[5\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[4\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[4\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[3\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[3\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[2\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[2\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[1\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[1\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"RegisterFile:RegisterFile\|RD1\[0\]\" " "Converted tri-state node \"RegisterFile:RegisterFile\|RD1\[0\]\" into a selector" {  } { { "FourOneMux_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FourOneMux_Behavior.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1 1366690319093 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1 1366690319093 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ArbiterStateMachineNew:arb\|byteEnable~synth " "Found clock multiplexer ArbiterStateMachineNew:arb\|byteEnable~synth" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690320137 "|bitTest|ArbiterStateMachineNew:arb|byteEnable"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1366690320137 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "10 " "Found 10 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:DCache\|TagLUT:TagBlock\|mw_ram_table " "RAM logic \"Cache:DCache\|TagLUT:TagBlock\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/TagLUT_Structure.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/TagLUT_Structure.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:ICache\|TagLUT:TagBlock\|mw_ram_table " "RAM logic \"Cache:ICache\|TagLUT:TagBlock\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/TagLUT_Structure.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/TagLUT_Structure.vhd" 26 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:DCache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:DCache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:DCache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:DCache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:DCache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:DCache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Cache:DCache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table " "RAM logic \"Cache:DCache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table\" is uninferred due to inappropriate RAM size" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "mw_ram_table" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1366690320209 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1366690320209 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreInst_ctrl\[1\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreInst_ctrl\[1\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreMAddr_ctrl\[0\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreMAddr_ctrl\[0\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreMAddr_ctrl\[1\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreMAddr_ctrl\[1\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreInst_ctrl\[0\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPreInst_ctrl\[0\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPrePC_ctrl\[0\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPrePC_ctrl\[0\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPrePC_ctrl\[1\] " "LATCH primitive \"Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|MuxPrePC_ctrl\[1\]\" is permanently enabled" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 72 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690320862 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.ready_284 " "LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.ready_284\" is permanently enabled" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690321059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.reset_state_256 " "LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.reset_state_256\" is permanently enabled" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690321059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.ready_284 " "LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.ready_284\" is permanently enabled" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690321059 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.reset_state_256 " "LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.reset_state_256\" is permanently enabled" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1 1366690321059 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ArbiterStateMachineNew:arb\|byteEnable\[2\]~synth " "Found clock multiplexer ArbiterStateMachineNew:arb\|byteEnable\[2\]~synth" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|ArbiterStateMachineNew:arb|byteEnable[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock1\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock1|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock2\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock2|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth " "Found clock multiplexer Cache:ICache\|CacheMemory:CacheBlock3\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~synth" {  } { { "Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/mw_ramsp_6bd1b000.vhd" 28 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|Cache:ICache|CacheMemory:CacheBlock3|mw_ramsp_6bd1b000:instanceName0|mw_ram_table"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ArbiterStateMachineNew:arb\|byteEnable\[0\]~synth " "Found clock multiplexer ArbiterStateMachineNew:arb\|byteEnable\[0\]~synth" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1366690321850 "|bitTest|ArbiterStateMachineNew:arb|byteEnable[0]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1366690321850 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1366690324796 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1366690324984 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1366690324984 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.load_miss_264 Cache:DCache\|Cache_State_Machine:CacheSM\|read_to_arbiter " "Duplicate LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.load_miss_264\" merged with LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|read_to_arbiter\"" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1366690325074 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.load_miss_264 Cache:ICache\|Cache_State_Machine:CacheSM\|read_to_arbiter " "Duplicate LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.load_miss_264\" merged with LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|read_to_arbiter\"" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1366690325074 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.store_272 Cache:DCache\|Cache_State_Machine:CacheSM\|write_to_arbiter " "Duplicate LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|next_state.store_272\" merged with LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|write_to_arbiter\"" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1366690325074 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Cache:ICache\|Cache_State_Machine:CacheSM\|Tag_LUT_control Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control " "Duplicate LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|Tag_LUT_control\" merged with LATCH primitive \"Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control\"" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1366690325074 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Cache:DCache\|Cache_State_Machine:CacheSM\|SRAM_control Cache:DCache\|Cache_State_Machine:CacheSM\|Tag_LUT_control " "Duplicate LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|SRAM_control\" merged with LATCH primitive \"Cache:DCache\|Cache_State_Machine:CacheSM\|Tag_LUT_control\"" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1366690325074 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1366690325074 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:DCache\|Cache_State_Machine:CacheSM\|read_to_arbiter " "Latch Cache:DCache\|Cache_State_Machine:CacheSM\|read_to_arbiter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325082 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:ICache\|Cache_State_Machine:CacheSM\|read_to_arbiter " "Latch Cache:ICache\|Cache_State_Machine:CacheSM\|read_to_arbiter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325082 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:DCache\|Cache_State_Machine:CacheSM\|write_to_arbiter " "Latch Cache:DCache\|Cache_State_Machine:CacheSM\|write_to_arbiter has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.store " "Ports D and ENA on the latch are fed by the same signal Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.store" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325083 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:ICache\|Cache_State_Machine:CacheSM\|stall " "Latch Cache:ICache\|Cache_State_Machine:CacheSM\|stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325083 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[3\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325084 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325084 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[2\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325084 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325084 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[4\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325085 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325085 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[5\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325086 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325086 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[6\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325087 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325087 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[7\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325087 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325087 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[8\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325088 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325088 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[9\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325088 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325088 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[10\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325089 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325089 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[11\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325089 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325089 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[12\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325090 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325090 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[13\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325090 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325090 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[14\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325091 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325091 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[15\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325091 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325091 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[0\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux1" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325092 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325092 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|ALU_Out\[1\] " "Latch ExecuteStage:ExecuteStage\|ALU_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325092 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux0" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325092 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control " "Latch Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325092 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.run_340 " "Latch Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.run_340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.reset_state " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.reset_state" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325093 ""}  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:DCache\|Cache_State_Machine:CacheSM\|stall " "Latch Cache:DCache\|Cache_State_Machine:CacheSM\|stall has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325093 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|Branch_Ctrl " "Latch ExecuteStage:ExecuteStage\|Branch_Ctrl has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325093 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports ENA and CLR on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325093 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325093 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.interrupt_318 " "Latch Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.interrupt_318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[17\] " "Ports D and ENA on the latch are fed by the same signal SW\[17\]" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325094 ""}  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.reset_state_300 " "Latch Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.reset_state_300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.reset_state " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.reset_state" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325094 ""}  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 27 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:DCache\|Cache_State_Machine:CacheSM\|Tag_LUT_control " "Latch Cache:DCache\|Cache_State_Machine:CacheSM\|Tag_LUT_control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Ports D and ENA on the latch are fed by the same signal Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325094 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.store_272 " "Latch Cache:ICache\|Cache_State_Machine:CacheSM\|next_state.store_272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.store " "Ports D and ENA on the latch are fed by the same signal Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.store" {  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325094 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325094 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|conzIn\[3\] " "Latch ExecuteStage:ExecuteStage\|conzIn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2 " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|Mux_4_to_1:mux_pre_inst\|Mux2" {  } { { "Mux_4_to_1_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Mux_4_to_1_Behavior.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325095 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325095 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|conzIn\[2\] " "Latch ExecuteStage:ExecuteStage\|conzIn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325096 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|conzIn\[1\] " "Latch ExecuteStage:ExecuteStage\|conzIn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325096 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325096 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ExecuteStage:ExecuteStage\|conzIn\[0\] " "Latch ExecuteStage:ExecuteStage\|conzIn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run " "Ports D and ENA on the latch are fed by the same signal Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|current_state.run" {  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1366690325096 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1366690325096 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 440 -1 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 354 -1 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 606 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1366690325134 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1366690325134 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690328066 "|bitTest|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690328066 "|bitTest|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690328066 "|bitTest|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690328066 "|bitTest|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690328066 "|bitTest|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366690328066 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1366690328516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "261 " "261 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1366690332979 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altsyncram_r1m1.tdf" 35 2 0 } } { "db/dpram_nl21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/dpram_nl21.tdf" 36 2 0 } } { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/a_dpfifo_q131.tdf" 43 2 0 } } { "db/scfifo_jr21.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/scfifo_jr21.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 186 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_jtag_uart_0.v" 628 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 274 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1 1366690332999 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1366690333145 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1366690333145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1366690333250 "|bitTest|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1366690333250 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1366690333419 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1366690334726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1366690334726 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_up_clocks_0.v" 162 0 0 } } { "qsysOUt/synthesis/qsysOUt.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/qsysOUt.v" 238 0 0 } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 194 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "" 0 -1 1366690335030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1366690335395 "|bitTest|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1366690335395 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4918 " "Implemented 4918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1366690335397 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1366690335397 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1366690335397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4759 " "Implemented 4759 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1366690335397 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1366690335397 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1366690335397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1366690335397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 386 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 386 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "413 " "Peak virtual memory: 413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366690335516 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 00:12:15 2013 " "Processing ended: Tue Apr 23 00:12:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366690335516 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366690335516 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366690335516 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366690335516 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366690337760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366690337761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 00:12:16 2013 " "Processing started: Tue Apr 23 00:12:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366690337761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366690337761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bitTest -c bitTest " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bitTest -c bitTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366690337761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1366690338191 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bitTest EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"bitTest\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1366690338249 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1366690338314 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1366690338314 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1259 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1366690338444 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1260 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1366690338444 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 27 2 0 } } { "" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1259 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1366690338444 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a7 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a0 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a1 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a2 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a3 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a4 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a5 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a6 " "Atom \"qsysOUt:bridgeLOL\|qsysOUt_jtag_uart_0:jtag_uart_0\|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 "|bitTest|qsysOUt:bridgeLOL|qsysOUt_jtag_uart_0:jtag_uart_0|qsysOUt_jtag_uart_0_scfifo_w:the_qsysOUt_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1366690338446 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1366690338677 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1366690338689 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1366690339338 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1366690339338 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6964 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366690339355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6966 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366690339355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6968 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366690339355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6970 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366690339355 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6972 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1366690339355 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1366690339355 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1366690339359 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1366690339411 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 145 " "No exact pin location assignment(s) for 36 pins of 145 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[0\] " "Pin GPIO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[1\] " "Pin GPIO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[2\] " "Pin GPIO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[3\] " "Pin GPIO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[4\] " "Pin GPIO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[5\] " "Pin GPIO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[6\] " "Pin GPIO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[7\] " "Pin GPIO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[8\] " "Pin GPIO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[9\] " "Pin GPIO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[10\] " "Pin GPIO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[11\] " "Pin GPIO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[12\] " "Pin GPIO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[13\] " "Pin GPIO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[14\] " "Pin GPIO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[15\] " "Pin GPIO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[16\] " "Pin GPIO\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[17\] " "Pin GPIO\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[18\] " "Pin GPIO\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[19\] " "Pin GPIO\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[20\] " "Pin GPIO\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[21\] " "Pin GPIO\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[22\] " "Pin GPIO\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[23\] " "Pin GPIO\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[24\] " "Pin GPIO\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[25\] " "Pin GPIO\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[26\] " "Pin GPIO\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[27\] " "Pin GPIO\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[28\] " "Pin GPIO\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[29\] " "Pin GPIO\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[30\] " "Pin GPIO\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[31\] " "Pin GPIO\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[32\] " "Pin GPIO\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[33\] " "Pin GPIO\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[34\] " "Pin GPIO\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GPIO\[35\] " "Pin GPIO\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1366690341603 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1366690341603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "110 " "TimeQuest Timing Analyzer is analyzing 110 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1366690342893 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690342900 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1366690342900 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1366690342900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter: *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690342924 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter: *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690342926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690342939 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690342939 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|read register " "Ignored filter: *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343020 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|read1* register " "Ignored filter: *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343021 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|read_req register " "Ignored filter: *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343032 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343042 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter: *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter: *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343108 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343127 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343147 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <from> is an empty collection " "Ignored set_false_path: Argument <from> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343157 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter: *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } {  } 0 332173 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1 1366690343181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is an empty collection " "Ignored set_false_path: Argument <to> is an empty collection" {  } {  } 0 332048 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1 1366690343191 ""}
{ "Info" "ISTA_SDC_FOUND" "qsysOUt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsysOUt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1366690343220 ""}
{ "Info" "ISTA_SDC_FOUND" "bitTest.SDC " "Reading SDC File: 'bitTest.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1366690343232 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690343262 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690343262 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690343262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1366690343262 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343285 "|bitTest|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343285 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343285 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343285 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343285 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|REnable " "Node: ArbiterStateMachineNew:arb\|REnable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343286 "|bitTest|ArbiterStateMachineNew:arb|REnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[17\] " "Node: SW\[17\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343286 "|bitTest|SW[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 " "Node: Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343286 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_idle " "Node: ArbiterStateMachineNew:arb\|current_state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343286 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_dw " "Node: ArbiterStateMachineNew:arb\|current_state.state_dw was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690343286 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_dw"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1366690343324 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1366690343335 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " "  20.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\] " "  20.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1366690343335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343667 ""}  } { { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6950 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343667 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1259 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node qsysOUt:bridgeLOL\|qsysOUt_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343668 ""}  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/db/altpll_6rb2.tdf" 32 2 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System|altpll_6rb2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1259 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343668 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 6489 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ArbiterStateMachineNew:arb\|current_state.state_dw  " "Automatically promoted node ArbiterStateMachineNew:arb\|current_state.state_dw " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state~3 " "Destination node ArbiterStateMachineNew:arb\|next_state~3" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3417 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_idle~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_idle~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3419 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_dw~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_dw~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_dw~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3422 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|WideOr0 " "Destination node ArbiterStateMachineNew:arb\|WideOr0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 194 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|WideOr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1376 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FlipFlopNew:ackLatch\|mw_reg_cval~0 " "Destination node FlipFlopNew:ackLatch\|mw_reg_cval~0" {  } { { "FlipFlopNew_Behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/FlipFlopNew_Behavior.vhd" 33 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FlipFlopNew:ackLatch|mw_reg_cval~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3953 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|comb~1 " "Destination node ArbiterStateMachineNew:arb\|comb~1" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 4477 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|comb~2 " "Destination node ArbiterStateMachineNew:arb\|comb~2" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|comb~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 4478 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|byteEnable~3 " "Destination node ArbiterStateMachineNew:arb\|byteEnable~3" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|byteEnable~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5262 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|byteEnable~6 " "Destination node ArbiterStateMachineNew:arb\|byteEnable~6" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 20 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|byteEnable~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5266 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_bridge_0:bridge_0\|acknowledge " "Destination node qsysOUt:bridgeLOL\|qsysOUt_bridge_0:bridge_0\|acknowledge" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_bridge_0.v" 115 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_bridge_0:bridge_0|acknowledge } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1279 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1366690343668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366690343668 ""}  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|current_state.state_dw } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1373 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ExecuteStage:ExecuteStage\|ALU_Out\[15\]~21  " "Automatically promoted node ExecuteStage:ExecuteStage\|ALU_Out\[15\]~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343670 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExecuteStage:ExecuteStage|ALU_Out[15]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 4781 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ArbiterStateMachineNew:arb\|current_state.state_idle  " "Automatically promoted node ArbiterStateMachineNew:arb\|current_state.state_idle " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_ir~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_ir~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_ir~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3414 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_ir~1 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_ir~1" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_ir~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3415 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_dr~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_dr~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_dr~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3416 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_idle~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_idle~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_idle~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3419 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_idle~1 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_idle~1" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_idle~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3420 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_dw~0 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_dw~0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_dw~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3422 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|next_state.state_dw~1 " "Destination node ArbiterStateMachineNew:arb\|next_state.state_dw~1" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|next_state.state_dw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3423 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|WideOr1 " "Destination node ArbiterStateMachineNew:arb\|WideOr1" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 194 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|WideOr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1377 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|WideOr0 " "Destination node ArbiterStateMachineNew:arb\|WideOr0" {  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 194 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|WideOr0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1376 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ArbiterStateMachineNew:arb\|comb~0 " "Destination node ArbiterStateMachineNew:arb\|comb~0" {  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 4476 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1366690343670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366690343670 ""}  } { { "ArbiterStateMachineNew.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/ArbiterStateMachineNew.vhd" 29 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ArbiterStateMachineNew:arb|current_state.state_idle } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 1383 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:DCache\|Cache_State_Machine:CacheSM\|SRAM_control~1  " "Automatically promoted node Cache:DCache\|Cache_State_Machine:CacheSM\|SRAM_control~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343672 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:DCache|Cache_State_Machine:CacheSM|SRAM_control~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3948 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control~1  " "Automatically promoted node Cache:ICache\|Cache_State_Machine:CacheSM\|SRAM_control~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343672 ""}  } { { "Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Cache_State_Machine_Behavioral.vhd" 18 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cache:ICache|Cache_State_Machine:CacheSM|SRAM_control~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 3880 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ExecuteStage:ExecuteStage\|conzIn\[2\]~9  " "Automatically promoted node ExecuteStage:ExecuteStage\|conzIn\[2\]~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343672 ""}  } { { "Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/Execute/ExecuteStage_behavior.vhd" 27 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExecuteStage:ExecuteStage|conzIn[2]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5785 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.reset_state~1  " "Automatically promoted node Instruction_Fetch_Stage:IF_stage\|IF_State_Machine:SM\|next_state.reset_state~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343672 ""}  } { { "Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/Processor_lib/hdl/InstructionFetch/IF_State_Machine_Behavioral.vhd" 25 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instruction_Fetch_Stage:IF_stage|IF_State_Machine:SM|next_state.reset_state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5344 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343672 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node qsysOUt:bridgeLOL\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1366690343673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|active_rnw~2 " "Destination node qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|active_rnw~2" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 213 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_rnw~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5490 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|active_cs_n~0 " "Destination node qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|active_cs_n~0" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 210 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|active_cs_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 5525 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[0\] " "Destination node qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[0\]" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 354 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 954 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[2\] " "Destination node qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[2\]" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 354 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 952 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343673 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[1\] " "Destination node qsysOUt:bridgeLOL\|qsysOUt_sdram_0:sdram_0\|i_refs\[1\]" {  } { { "qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/qsysOUt_sdram_0.v" 354 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|qsysOUt_sdram_0:sdram_0|i_refs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 953 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1366690343673 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1366690343673 ""}  } { { "qsysOUt/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/qsysOUt/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { qsysOUt:bridgeLOL|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 587 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1366690343673 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1366690345435 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366690345449 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1366690345450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366690345465 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1366690348700 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1366690348701 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1366690348701 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1366690348704 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1366690348719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1366690348719 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1366690348733 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1366690348862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1366690348876 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "85 I/O Output Buffer " "Packed 85 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1366690348876 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1366690348876 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1366690348876 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 0 0 36 " "Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 36 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1366690348928 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1366690348928 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366690348928 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 19 41 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 17 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 71 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 70 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 19 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 19 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 27 45 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1366690348930 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1366690348930 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1366690348930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366690349186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1366690354438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366690355986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1366690356218 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1366690359539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366690359539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1366690362028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1366690370452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1366690370452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366690373720 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1366690373725 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1366690373725 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1366690373725 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366690373976 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1366690375278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366690375376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1366690376661 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1366690378724 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1366690380322 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "93 Cyclone IV E " "93 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 12 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 13 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { KEY[1] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { KEY[2] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[1] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[2] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[3] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[4] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[5] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[6] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[7] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[10] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[11] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[12] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[13] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[14] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[15] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[16] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AC12 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AG17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AG17" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AF13 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL AF4 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AE19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AE19" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL C7 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL G25 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at G25" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL D5 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AF21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL D10 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at D10" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL V26 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at V26" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AH4 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AG4 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL G4 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL C11 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AD19 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL R27 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at R27" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL H10 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL U23 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at U23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL U25 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at U25" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AG23 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AF3 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL J12 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AE16 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AC7 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AC7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AB16 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL Y17 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL F2 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL C14 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AE24 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AD10 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AD17 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AD17" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AH17 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AH17" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL J3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL E5 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AD4 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AD4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 267 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 270 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 271 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 272 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 273 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 274 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 275 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 276 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 277 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 278 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 279 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 296 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 297 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 31 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 298 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[9] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[8] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { SW[17] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 22 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { KEY[0] } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 20 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1366690380379 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1366690380379 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[0] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 303 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[1] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 304 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[2] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[3] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 306 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[4] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 307 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[5] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 308 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[6] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 309 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[7] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 310 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[8] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 311 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[9] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 312 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[10] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[11] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[12] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 315 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[13] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 316 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[14] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 317 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[15] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[16] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[17] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[18] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[19] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[20] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[21] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 324 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[22] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 325 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[23] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 326 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[24] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 327 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[25] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[26] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[27] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[28] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[29] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[30] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[31] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 334 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[32] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 335 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[33] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 336 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[34] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 337 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO[35] } } } { "bitTest.vhd" "" { Text "C:/Users/Kevin/Desktop/bitTestFull/bitTest.vhd" 36 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Kevin/Desktop/bitTestFull/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1366690380393 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1366690380393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kevin/Desktop/bitTestFull/bitTest.fit.smsg " "Generated suppressed messages file C:/Users/Kevin/Desktop/bitTestFull/bitTest.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1366690381136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "733 " "Peak virtual memory: 733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366690382724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 00:13:02 2013 " "Processing ended: Tue Apr 23 00:13:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366690382724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366690382724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366690382724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366690382724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366690385013 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366690385014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 00:13:03 2013 " "Processing started: Tue Apr 23 00:13:03 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366690385014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366690385014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bitTest -c bitTest " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bitTest -c bitTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366690385014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1366690391518 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1366690391680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "377 " "Peak virtual memory: 377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366690394101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 00:13:14 2013 " "Processing ended: Tue Apr 23 00:13:14 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366690394101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366690394101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366690394101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366690394101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1366690394805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366690396472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366690396473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 00:13:15 2013 " "Processing started: Tue Apr 23 00:13:15 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366690396473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366690396473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bitTest -c bitTest " "Command: quartus_sta bitTest -c bitTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366690396473 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1366690396555 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1366690397243 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1366690397312 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1 1366690397312 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "110 " "TimeQuest Timing Analyzer is analyzing 110 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1366690398107 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1366690398246 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1366690398246 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1366690398246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398275 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398281 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398282 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398282 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398282 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398287 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398289 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398290 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398290 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398290 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398291 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398291 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398291 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398291 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398292 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398292 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <from> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398292 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398292 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1028 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qsta_default_script.tcl(1028): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1366690398297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1028 Argument <to> is an empty collection " "Ignored set_false_path at qsta_default_script.tcl(1028): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1366690398298 ""}  } { { "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "C:/altera/12.1/quartus/common/tcl/internal/qsta_default_script.tcl" 1028 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1366690398298 ""}
{ "Info" "ISTA_SDC_FOUND" "qsysOUt/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsysOUt/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1366690398299 ""}
{ "Info" "ISTA_SDC_FOUND" "bitTest.SDC " "Reading SDC File: 'bitTest.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1366690398313 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690398315 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\} \{bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690398315 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1366690398315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1366690398315 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398340 "|bitTest|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398340 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398340 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398340 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[17\] " "Node: SW\[17\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398340 "|bitTest|SW[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|REnable " "Node: ArbiterStateMachineNew:arb\|REnable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398341 "|bitTest|ArbiterStateMachineNew:arb|REnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 " "Node: Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398341 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_idle " "Node: ArbiterStateMachineNew:arb\|current_state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398341 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398341 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_dw " "Node: ArbiterStateMachineNew:arb\|current_state.state_dw was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690398341 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_dw"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1366690398832 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1366690398847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1366690398873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.784 " "Worst-case setup slack is 8.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.784         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    8.784         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.326         0.000 CLOCK_50  " "   12.326         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.772         0.000 altera_reserved_tck  " "   46.772         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690398902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    0.401         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 altera_reserved_tck  " "    0.403         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.559         0.000 CLOCK_50  " "    1.559         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690398912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.397 " "Worst-case recovery slack is 12.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.397         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "   12.397         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.039         0.000 altera_reserved_tck  " "   48.039         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690398917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.035 " "Worst-case removal slack is 1.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035         0.000 altera_reserved_tck  " "    1.035         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.290         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    6.290         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690398922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.681 " "Worst-case minimum pulse width slack is 9.681" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681         0.000 CLOCK_50  " "    9.681         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    9.708         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.557         0.000 altera_reserved_tck  " "   49.557         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690398925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690398925 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1366690399437 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1366690399490 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1366690400970 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[17\] " "Node: SW\[17\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|SW[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|REnable " "Node: ArbiterStateMachineNew:arb\|REnable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|ArbiterStateMachineNew:arb|REnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 " "Node: Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401334 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_idle " "Node: ArbiterStateMachineNew:arb\|current_state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401335 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401335 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_dw " "Node: ArbiterStateMachineNew:arb\|current_state.state_dw was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690401335 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_dw"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1366690401341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.739 " "Worst-case setup slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    9.739         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.766         0.000 CLOCK_50  " "   12.766         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.130         0.000 altera_reserved_tck  " "   47.130         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690401395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    0.353         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 altera_reserved_tck  " "    0.354         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529         0.000 CLOCK_50  " "    1.529         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690401410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.947 " "Worst-case recovery slack is 12.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.947         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "   12.947         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.318         0.000 altera_reserved_tck  " "   48.318         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690401422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.934 " "Worst-case removal slack is 0.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934         0.000 altera_reserved_tck  " "    0.934         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.603         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    5.603         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690401433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.689 " "Worst-case minimum pulse width slack is 9.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.689         0.000 CLOCK_50  " "    9.689         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    9.709         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490         0.000 altera_reserved_tck  " "   49.490         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690401442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690401442 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1366690402006 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402546 "|bitTest|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402546 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.load_miss was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.load_miss"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:DCache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|Cache:DCache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[17\] " "Node: SW\[17\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|SW[17]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|REnable " "Node: ArbiterStateMachineNew:arb\|REnable was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|ArbiterStateMachineNew:arb|REnable"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 " "Node: Cache:ICache\|CacheMemory:CacheBlock0\|mw_ramsp_6bd1b000:instanceName0\|mw_ram_table~100 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|Cache:ICache|CacheMemory:CacheBlock0|mw_ramsp_6bd1b000:instanceName0|mw_ram_table~100"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_idle " "Node: ArbiterStateMachineNew:arb\|current_state.state_idle was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_idle"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready " "Node: Cache:ICache\|Cache_State_Machine:CacheSM\|current_state.ready was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|Cache:ICache|Cache_State_Machine:CacheSM|current_state.ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ArbiterStateMachineNew:arb\|current_state.state_dw " "Node: ArbiterStateMachineNew:arb\|current_state.state_dw was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1366690402547 "|bitTest|ArbiterStateMachineNew:arb|current_state.state_dw"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1366690402554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.050 " "Worst-case setup slack is 14.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.050         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "   14.050         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.072         0.000 CLOCK_50  " "   16.072         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.784         0.000 altera_reserved_tck  " "   48.784         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690402590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    0.180         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "    0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575         0.000 CLOCK_50  " "    0.575         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690402613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.940 " "Worst-case recovery slack is 15.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.940         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "   15.940         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.356         0.000 altera_reserved_tck  " "   49.356         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690402629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.502 " "Worst-case removal slack is 0.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502         0.000 altera_reserved_tck  " "    0.502         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.189         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    3.189         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690402646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.266 " "Worst-case minimum pulse width slack is 9.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.266         0.000 CLOCK_50  " "    9.266         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.754         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\]  " "    9.754         0.000 bridgeLOL\|up_clocks_0\|DE_Clock_Generator_System\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.300         0.000 altera_reserved_tck  " "   49.300         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1366690402660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1366690402660 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366690404235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1366690404237 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366690404598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 00:13:24 2013 " "Processing ended: Tue Apr 23 00:13:24 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366690404598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366690404598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366690404598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366690404598 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 482 s " "Quartus II Full Compilation was successful. 0 errors, 482 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366690405550 ""}
