Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  6 19:32:48 2024
| Host         : LAPTOP-24U2CQ3S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_pipeline_timing_summary_routed.rpt -pb CSSTE_pipeline_timing_summary_routed.pb -rpx CSSTE_pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE_pipeline
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9241)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10119)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9241)
---------------------------
 There are 759 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[1]/Q (HIGH)

 There are 1671 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[24]/Q (HIGH)

 There are 1671 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: u8/clkdiv_reg[9]/Q (HIGH)

 There are 1671 register/latch pins with no clock driven by root clock pin: u9/u1/sw_reg[10]/Q (HIGH)

 There are 1671 register/latch pins with no clock driven by root clock pin: u9/u1/sw_reg[2]/Q (HIGH)

 There are 1671 register/latch pins with no clock driven by root clock pin: u9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10119)
----------------------------------------------------
 There are 10119 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                10165          inf        0.000                      0                10165           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         10165 Endpoints
Min Delay         10165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.208ns  (logic 8.305ns (21.737%)  route 29.902ns (78.263%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.116    34.669    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    38.208 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.208    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.064ns  (logic 8.302ns (21.811%)  route 29.761ns (78.189%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.975    34.528    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    38.064 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.064    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.925ns  (logic 8.314ns (21.922%)  route 29.611ns (78.078%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.824    34.378    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    37.925 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    37.925    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.773ns  (logic 8.313ns (22.009%)  route 29.460ns (77.991%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.673    34.227    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    37.773 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.773    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.622ns  (logic 8.313ns (22.097%)  route 29.309ns (77.903%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.522    34.076    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    37.622 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.622    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.469ns  (logic 8.312ns (22.182%)  route 29.158ns (77.818%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.371    33.925    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    37.469 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.469    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.325ns  (logic 8.319ns (22.287%)  route 29.007ns (77.713%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.220    33.774    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    37.325 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.325    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.174ns  (logic 8.318ns (22.376%)  route 28.856ns (77.624%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.069    33.623    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    37.174 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.174    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.853ns  (logic 8.290ns (22.496%)  route 28.563ns (77.504%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.776    33.330    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    36.853 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    36.853    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.726ns  (logic 8.315ns (22.641%)  route 28.411ns (77.359%))
  Logic Levels:           24  (CARRY4=3 FDRE=1 LUT2=2 LUT4=1 LUT5=3 LUT6=8 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE                         0.000     0.000 r  u11/vga_controller/v_count_reg[1]/C
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u11/vga_controller/v_count_reg[1]/Q
                         net (fo=34, routed)          1.782     2.201    u11/vga_controller/v_count_reg_n_0_[1]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.296     2.497 f  u11/vga_controller/display_data_reg_0_63_0_2_i_40/O
                         net (fo=7, routed)           0.703     3.200    u11/vga_controller/display_data_reg_0_63_0_2_i_40_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.124     3.324 f  u11/vga_controller/Blue_OBUF[3]_inst_i_7/O
                         net (fo=24, routed)          0.846     4.170    u11/vga_controller/Blue_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y94         LUT5 (Prop_lut5_I0_O)        0.124     4.294 r  u11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=43, routed)          1.075     5.369    u11/vga_controller/h_count_reg[7]_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I0_O)        0.124     5.493 r  u11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=11, routed)          0.651     6.144    u11/vga_display/C__0[1]
    SLICE_X36Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.268 r  u11/vga_display/display_data_reg_0_63_0_2_i_20/O
                         net (fo=1, routed)           0.000     6.268    u11/vga_controller/S[0]
    SLICE_X36Y92         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     6.495 r  u11/vga_controller/display_data_reg_0_63_0_2_i_5/O[1]
                         net (fo=446, routed)         4.975    11.470    u11/vga_display/display_data_reg_384_447_0_2/ADDRA4
    SLICE_X34Y72         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.303    11.773 r  u11/vga_display/display_data_reg_384_447_0_2/RAMA/O
                         net (fo=1, routed)           1.016    12.789    u11/vga_display/display_data_reg_384_447_0_2_n_0
    SLICE_X36Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.913 r  u11/vga_display/text_ascii_carry_i_128/O
                         net (fo=1, routed)           0.000    12.913    u11/vga_display/text_ascii_carry_i_128_n_0
    SLICE_X36Y75         MUXF7 (Prop_muxf7_I1_O)      0.245    13.158 r  u11/vga_display/text_ascii_carry_i_64/O
                         net (fo=1, routed)           0.000    13.158    u11/vga_display/text_ascii_carry_i_64_n_0
    SLICE_X36Y75         MUXF8 (Prop_muxf8_I0_O)      0.104    13.262 r  u11/vga_display/text_ascii_carry_i_26/O
                         net (fo=1, routed)           1.232    14.494    u11/vga_display/text_ascii_carry_i_26_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I5_O)        0.316    14.810 r  u11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.594    15.404    u11/vga_display/text_ascii0[0]
    SLICE_X36Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.528 r  u11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    15.528    u11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X36Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    15.775 r  u11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.706    16.481    u11/vga_display/font_addr0[0]
    SLICE_X37Y88         LUT2 (Prop_lut2_I0_O)        0.299    16.780 r  u11/vga_display/Blue_OBUF[3]_inst_i_72/O
                         net (fo=1, routed)           0.000    16.780    u11/vga_display/Blue_OBUF[3]_inst_i_72_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    17.007 r  u11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=412, routed)         7.416    24.424    u11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.303    24.727 r  u11/vga_display/Blue_OBUF[3]_inst_i_410/O
                         net (fo=2, routed)           0.958    25.685    u11/vga_display/Blue_OBUF[3]_inst_i_410_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I0_O)        0.124    25.809 r  u11/vga_display/Blue_OBUF[3]_inst_i_172/O
                         net (fo=1, routed)           0.418    26.226    u11/vga_display/Blue_OBUF[3]_inst_i_172_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I1_O)        0.124    26.350 r  u11/vga_display/Blue_OBUF[3]_inst_i_63/O
                         net (fo=1, routed)           0.000    26.350    u11/vga_display/Blue_OBUF[3]_inst_i_63_n_0
    SLICE_X51Y93         MUXF7 (Prop_muxf7_I1_O)      0.245    26.595 r  u11/vga_display/Blue_OBUF[3]_inst_i_25/O
                         net (fo=1, routed)           0.000    26.595    u11/vga_display/Blue_OBUF[3]_inst_i_25_n_0
    SLICE_X51Y93         MUXF8 (Prop_muxf8_I0_O)      0.104    26.699 r  u11/vga_display/Blue_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           0.981    27.681    u11/vga_display/font_data[4]
    SLICE_X43Y94         LUT6 (Prop_lut6_I0_O)        0.316    27.997 r  u11/vga_display/Blue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433    28.430    u11/vga_display/Blue_OBUF[3]_inst_i_3_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.124    28.554 r  u11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.625    33.178    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    36.726 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.726    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/ID_reg_Ex/Rs2_out_IDEX_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/Ex_reg_Mem/Rs2_out_EXMem_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDCE                         0.000     0.000 r  u1/ID_reg_Ex/Rs2_out_IDEX_reg[28]/C
    SLICE_X41Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/ID_reg_Ex/Rs2_out_IDEX_reg[28]/Q
                         net (fo=5, routed)           0.068     0.209    u1/Ex_reg_Mem/Rs2_IDEX_EX[28]
    SLICE_X41Y76         FDCE                                         r  u1/Ex_reg_Mem/Rs2_out_EXMem_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/Ex_reg_Mem/PC4_out_EXMem_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/Mem_reg_WB/PC4_out_MemWB_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDCE                         0.000     0.000 r  u1/Ex_reg_Mem/PC4_out_EXMem_reg[0]/C
    SLICE_X36Y59         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/Ex_reg_Mem/PC4_out_EXMem_reg[0]/Q
                         net (fo=1, routed)           0.119     0.247    u1/Mem_reg_WB/PC4_out_MemWB_reg[31]_1[0]
    SLICE_X36Y59         FDCE                                         r  u1/Mem_reg_WB/PC4_out_MemWB_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/Ex_reg_Mem/MemtoReg_out_EXMem_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/Mem_reg_WB/MemtoReg_out_MemWB_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE                         0.000     0.000 r  u1/Ex_reg_Mem/MemtoReg_out_EXMem_reg[1]/C
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u1/Ex_reg_Mem/MemtoReg_out_EXMem_reg[1]/Q
                         net (fo=1, routed)           0.120     0.248    u1/Mem_reg_WB/MemtoReg_out_MemWB_reg[1]_1[1]
    SLICE_X31Y53         FDCE                                         r  u1/Mem_reg_WB/MemtoReg_out_MemWB_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/counter1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDCE                         0.000     0.000 r  u10/counter1_Lock_reg[6]/C
    SLICE_X3Y66          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.065     0.206    u10/counter1_Lock_reg_n_0_[6]
    SLICE_X2Y66          LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  u10/counter1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.251    u10/p_1_in[5]
    SLICE_X2Y66          FDCE                                         r  u10/counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/ID_reg_Ex/Branch_out_IDEX_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/Ex_reg_Mem/Branch_out_EXMem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.760%)  route 0.112ns (44.240%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDCE                         0.000     0.000 r  u1/ID_reg_Ex/Branch_out_IDEX_reg/C
    SLICE_X40Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/ID_reg_Ex/Branch_out_IDEX_reg/Q
                         net (fo=2, routed)           0.112     0.253    u1/Ex_reg_Mem/Branch_IDEX_EXMem
    SLICE_X39Y53         FDCE                                         r  u1/Ex_reg_Mem/Branch_out_EXMem_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/counter1_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE                         0.000     0.000 r  u10/counter1_Lock_reg[2]/C
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/counter1_Lock_reg[2]/Q
                         net (fo=2, routed)           0.069     0.210    u10/counter1_Lock_reg_n_0_[2]
    SLICE_X4Y65          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  u10/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    u10/p_1_in[2]
    SLICE_X4Y65          FDCE                                         r  u10/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/counter1_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/counter1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE                         0.000     0.000 r  u10/counter1_Lock_reg[2]/C
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/counter1_Lock_reg[2]/Q
                         net (fo=2, routed)           0.070     0.211    u10/counter1_Lock_reg_n_0_[2]
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  u10/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.256    u10/p_1_in[1]
    SLICE_X4Y65          FDCE                                         r  u10/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u10/counter1_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u10/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDCE                         0.000     0.000 r  u10/counter1_Lock_reg[1]/C
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u10/counter1_Lock_reg[1]/Q
                         net (fo=2, routed)           0.071     0.212    u10/counter1_Lock_reg_n_0_[1]
    SLICE_X4Y65          LUT6 (Prop_lut6_I4_O)        0.045     0.257 r  u10/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.257    u10/p_1_in[0]
    SLICE_X4Y65          FDCE                                         r  u10/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            u11/vga_display/display_data_reg_3072_3135_0_2/RAMA/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.169%)  route 0.119ns (45.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE                         0.000     0.000 r  u11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=325, routed)         0.119     0.260    u11/vga_display/display_data_reg_3072_3135_0_2/ADDRD5
    SLICE_X30Y81         RAMD64E                                      r  u11/vga_display/display_data_reg_3072_3135_0_2/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u11/vga_debugger/display_addr_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            u11/vga_display/display_data_reg_3072_3135_0_2/RAMB/WADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.169%)  route 0.119ns (45.831%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE                         0.000     0.000 r  u11/vga_debugger/display_addr_reg[5]_rep__0/C
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u11/vga_debugger/display_addr_reg[5]_rep__0/Q
                         net (fo=325, routed)         0.119     0.260    u11/vga_display/display_data_reg_3072_3135_0_2/ADDRD5
    SLICE_X30Y81         RAMD64E                                      r  u11/vga_display/display_data_reg_3072_3135_0_2/RAMB/WADR5
  -------------------------------------------------------------------    -------------------





