library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity tb is
end tb;

architecture behavior of tb is

  signal clk  : std_logic := '0';
  signal rst  : std_logic := '1';
  signal go   : std_logic := '0';
  signal done : std_logic;
  signal n_ge_1 : std_logic;
	signal regN_sel : std_logic;
signal regN_en : std_logic;
	signal output_en : std_logic;


begin

  UUT : entity work.ctrl1
	
	generic map (
      WIDTH  => WIDTH)

	port map (
    clk  => clk,
    rst  => rst,
    go   => go,
    done => done,
    n_ge_1 => n_ge_1
    regN_sel      => regN_sel;
    regN_en       => regN_en;
    output_en     => output_en);

  clk <= not clk after 5 ns;

  process
  begin
    rst <= '1';
    go  <= '0';
    wait for 200 ns;

    rst <= '0';
    go  <= '1';
    wait;

  end process;

end;
